###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID linuxlab005.seas.wustl.edu)
#  Generated on:      Tue Dec 12 18:55:01 2017
#  Design:            Top
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix Top_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][2]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][2]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.199
+ Phase Shift                 50000.000
= Required Time               48500.902
- Arrival Time                4102.301
= Slack Time                  44398.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.602 | 44840.203 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.301 | 44856.902 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  618.000 | 45016.602 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.398 | 45017.000 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  773.000 | 45171.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.699 | 45172.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  245.800 | 1019.500 | 45418.102 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1019.801 | 45418.402 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.200 | 1098.000 | 45496.602 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1098.199 | 45496.801 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.100 | 1209.301 | 45607.902 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1209.402 | 45608.004 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1094.500 | 2303.902 | 46702.504 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.600 | 2315.504 | 46714.105 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.700 | 2436.203 | 46834.805 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2436.305 | 46834.906 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1112.400 | 3548.703 | 47947.305 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.700 | 3553.402 | 47952.004 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.500 | 3886.902 | 48285.504 | 
     | U8793/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.400 | 3890.301 | 48288.902 | 
     | U8793/op                     |   v   | n3955                    | mux2_1 |  211.800 | 4102.102 | 48500.703 | 
     | WEIGHT_2/mem_w2_reg[3][2]/ip |   v   | n3955                    | dp_1   |    0.200 | 4102.301 | 48500.902 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 0.000 | -1346.898 | -45745.500 | 
     | WEIGHT_2/mem_w2_reg[3][2]/ck |   ^   | n_240 | dp_1  | 0.000 | -1346.898 | -45745.500 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][4]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.898
+ Phase Shift                 50000.000
= Required Time               48501.203
- Arrival Time                4098.602
= Slack Time                  44402.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.602 | 44844.203 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.301 | 44860.902 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  618.000 | 45020.602 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.398 | 45021.000 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  773.000 | 45175.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.699 | 45176.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  245.800 | 1019.500 | 45422.102 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1019.801 | 45422.402 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.200 | 1098.000 | 45500.602 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1098.199 | 45500.801 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.100 | 1209.301 | 45611.902 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1209.402 | 45612.004 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1094.500 | 2303.902 | 46706.504 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.600 | 2315.504 | 46718.105 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.700 | 2436.203 | 46838.805 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2436.305 | 46838.906 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1112.400 | 3548.703 | 47951.305 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.700 | 3553.402 | 47956.004 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.500 | 3886.902 | 48289.504 | 
     | U8795/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    0.900 | 3887.801 | 48290.402 | 
     | U8795/op                     |   v   | n3953                    | mux2_1 |  210.600 | 4098.402 | 48501.004 | 
     | WEIGHT_2/mem_w2_reg[3][4]/ip |   v   | n3953                    | dp_1   |    0.200 | 4098.602 | 48501.203 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 0.000 | -1346.898 | -45749.500 | 
     | WEIGHT_2/mem_w2_reg[3][4]/ck |   ^   | n_256 | dp_1  | 0.000 | -1346.898 | -45749.500 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][1]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][1]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.301
+ Phase Shift                 50000.000
= Required Time               48501.801
- Arrival Time                4098.199
= Slack Time                  44403.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.598 | 44845.199 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 44861.898 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45021.598 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45021.996 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45176.598 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45177.297 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  245.800 | 1019.496 | 45423.098 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1019.797 | 45423.398 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.200 | 1097.996 | 45501.598 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1098.195 | 45501.797 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.100 | 1209.297 | 45612.898 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1209.398 | 45613.000 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1094.500 | 2303.898 | 46707.500 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.600 | 2315.500 | 46719.102 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.700 | 2436.199 | 46839.801 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2436.301 | 46839.902 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1112.400 | 3548.699 | 47952.301 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.700 | 3553.398 | 47957.000 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.500 | 3886.898 | 48290.500 | 
     | U8792/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.100 | 3890.000 | 48293.602 | 
     | U8792/op                     |   v   | n3956                    | mux2_1 |  208.000 | 4098.000 | 48501.602 | 
     | WEIGHT_2/mem_w2_reg[3][1]/ip |   v   | n3956                    | dp_1   |    0.200 | 4098.199 | 48501.801 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 0.000 | -1346.898 | -45750.500 | 
     | WEIGHT_2/mem_w2_reg[3][1]/ck |   ^   | n_240 | dp_1  | 0.000 | -1346.898 | -45750.500 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][0]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][0]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.301
+ Phase Shift                 50000.000
= Required Time               48501.801
- Arrival Time                4097.699
= Slack Time                  44404.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.598 | 44845.699 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 44862.398 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45022.098 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45022.496 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45177.098 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45177.797 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  245.800 | 1019.496 | 45423.598 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1019.797 | 45423.898 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.200 | 1097.996 | 45502.098 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1098.195 | 45502.297 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.100 | 1209.297 | 45613.398 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1209.398 | 45613.500 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1094.500 | 2303.898 | 46708.000 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.600 | 2315.500 | 46719.602 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.700 | 2436.199 | 46840.301 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2436.301 | 46840.402 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1112.400 | 3548.699 | 47952.801 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.700 | 3553.398 | 47957.500 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.500 | 3886.898 | 48291.000 | 
     | U8791/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    3.300 | 3890.199 | 48294.301 | 
     | U8791/op                     |   v   | n3957                    | mux2_1 |  207.400 | 4097.598 | 48501.699 | 
     | WEIGHT_2/mem_w2_reg[3][0]/ip |   v   | n3957                    | dp_1   |    0.100 | 4097.699 | 48501.801 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 0.000 | -1346.898 | -45751.000 | 
     | WEIGHT_2/mem_w2_reg[3][0]/ck |   ^   | n_240 | dp_1  | 0.000 | -1346.898 | -45751.000 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][6]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][6]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.199
+ Phase Shift                 50000.000
= Required Time               48501.902
- Arrival Time                4096.699
= Slack Time                  44405.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.594 | 44846.797 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 44863.496 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45023.195 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45023.594 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45178.195 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45178.895 | 
     | U4298/op                     |   v   | n4051                    | mux2_1 |  245.800 | 1019.492 | 45424.695 | 
     | U4302/ip                     |   v   | n4051                    | inv_1  |    0.300 | 1019.793 | 45424.996 | 
     | U4302/op                     |   ^   | n4053                    | inv_1  |   78.200 | 1097.992 | 45503.195 | 
     | U4312/ip2                    |   ^   | n4053                    | or2_1  |    0.200 | 1098.191 | 45503.395 | 
     | U4312/op                     |   ^   | n4064                    | or2_1  |  111.100 | 1209.293 | 45614.496 | 
     | U4313/ip2                    |   ^   | n4064                    | nor2_1 |    0.100 | 1209.395 | 45614.598 | 
     | U4313/op                     |   v   | n8726                    | nor2_1 | 1094.500 | 2303.895 | 46709.098 | 
     | U8789/ip                     |   v   | n8726                    | inv_1  |   11.600 | 2315.496 | 46720.699 | 
     | U8789/op                     |   ^   | n8727                    | inv_1  |  120.700 | 2436.195 | 46841.398 | 
     | U8790/ip1                    |   ^   | n8727                    | nor2_1 |    0.100 | 2436.297 | 46841.500 | 
     | U8790/op                     |   v   | n8728                    | nor2_1 | 1112.400 | 3548.695 | 47953.898 | 
     | FE_OFC6_n8728/ip             |   v   | n8728                    | buf_1  |    4.700 | 3553.395 | 47958.598 | 
     | FE_OFC6_n8728/op             |   v   | FE_OFN6_n8728            | buf_1  |  333.500 | 3886.895 | 48292.098 | 
     | U8797/s                      |   v   | FE_OFN6_n8728            | mux2_1 |    2.600 | 3889.496 | 48294.699 | 
     | U8797/op                     |   v   | n3951                    | mux2_1 |  207.100 | 4096.598 | 48501.801 | 
     | WEIGHT_2/mem_w2_reg[3][6]/ip |   v   | n3951                    | dp_1   |    0.100 | 4096.699 | 48501.902 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 0.000 | -1346.898 | -45752.102 | 
     | WEIGHT_2/mem_w2_reg[3][6]/ck |   ^   | n_240 | dp_1  | 0.000 | -1346.898 | -45752.102 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][5]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.699
+ Phase Shift                 50000.000
= Required Time               48501.402
- Arrival Time                3897.699
= Slack Time                  44603.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45045.301 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45062.000 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45221.699 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45222.098 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45376.699 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45377.398 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45623.199 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45623.500 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45701.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45701.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45822.598 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45822.898 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2217.996 | 46821.699 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.395 | 46826.098 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.395 | 46889.098 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.496 | 46889.199 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.297 | 48059.000 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.600 | 3459.898 | 48063.602 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.500 | 3693.398 | 48297.102 | 
     | U8832/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    1.000 | 3694.398 | 48298.102 | 
     | U8832/op                     |   v   | n3920                    | mux2_1  |  203.200 | 3897.598 | 48501.301 | 
     | WEIGHT_2/mem_w2_reg[5][5]/ip |   v   | n3920                    | dp_1    |    0.100 | 3897.699 | 48501.402 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 0.000 | -1346.898 | -45950.602 | 
     | WEIGHT_2/mem_w2_reg[5][5]/ck |   ^   | n_255 | dp_1  | 0.000 | -1346.898 | -45950.602 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.602
+ Phase Shift                 50000.000
= Required Time               48501.500
- Arrival Time                3897.000
= Slack Time                  44604.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45046.098 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45062.797 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45222.496 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45222.895 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45377.496 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45378.195 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45623.996 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45624.297 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45702.496 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45702.695 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45823.395 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45823.695 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2217.996 | 46822.496 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.395 | 46826.895 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.395 | 46889.895 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.496 | 46889.996 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.297 | 48059.797 | 
     | FE_OFC11_n8734/ip             |   ^   | n8734                    | buf_2   |    4.600 | 3459.898 | 48064.398 | 
     | FE_OFC11_n8734/op             |   ^   | FE_OFN11_n8734           | buf_2   |  233.500 | 3693.398 | 48297.898 | 
     | U8842/s                       |   ^   | FE_OFN11_n8734           | mux2_1  |    2.500 | 3695.898 | 48300.398 | 
     | U8842/op                      |   v   | n3910                    | mux2_1  |  201.000 | 3896.898 | 48501.398 | 
     | WEIGHT_2/mem_w2_reg[5][15]/ip |   v   | n3910                    | dp_1    |    0.100 | 3897.000 | 48501.500 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L7_38/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -45951.398 | 
     | AZ_ccl_BUF_clk_G0_L7_38/op    |   ^   | n_238 | buf_2 | 0.000 | -1346.898 | -45951.398 | 
     | WEIGHT_2/mem_w2_reg[5][15]/ck |   ^   | n_238 | dp_1  | 0.000 | -1346.898 | -45951.398 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.398
+ Phase Shift                 50000.000
= Required Time               48501.703
- Arrival Time                3897.199
= Slack Time                  44604.504
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.594 | 45046.098 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.293 | 45062.797 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.992 | 45222.496 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.391 | 45222.895 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.992 | 45377.496 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.691 | 45378.195 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.492 | 45623.996 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.793 | 45624.297 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1097.992 | 45702.496 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.191 | 45702.695 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.891 | 45823.395 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.191 | 45823.695 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2217.992 | 46822.496 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.391 | 46826.895 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.391 | 46889.895 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.492 | 46889.996 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.293 | 48059.797 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.600 | 3459.895 | 48064.398 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.500 | 3693.395 | 48297.898 | 
     | U8834/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    1.600 | 3694.996 | 48299.500 | 
     | U8834/op                     |   v   | n3918                    | mux2_1  |  202.100 | 3897.098 | 48501.602 | 
     | WEIGHT_2/mem_w2_reg[5][7]/ip |   v   | n3918                    | dp_1    |    0.100 | 3897.199 | 48501.703 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 0.000 | -1346.898 | -45951.402 | 
     | WEIGHT_2/mem_w2_reg[5][7]/ck |   ^   | n_255 | dp_1  | 0.000 | -1346.898 | -45951.402 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.398
+ Phase Shift                 50000.000
= Required Time               48501.703
- Arrival Time                3896.699
= Slack Time                  44605.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45046.605 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45063.305 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45223.004 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45223.402 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45378.004 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45378.703 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45624.504 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45624.805 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45703.004 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45703.203 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45823.902 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45824.203 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46823.004 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46827.402 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 46890.402 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 46890.504 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48060.305 | 
     | FE_OFC11_n8734/ip             |   ^   | n8734                    | buf_2   |    4.600 | 3459.902 | 48064.906 | 
     | FE_OFC11_n8734/op             |   ^   | FE_OFN11_n8734           | buf_2   |  233.500 | 3693.402 | 48298.406 | 
     | U8841/s                       |   ^   | FE_OFN11_n8734           | mux2_1  |    2.400 | 3695.801 | 48300.805 | 
     | U8841/op                      |   v   | n3911                    | mux2_1  |  200.700 | 3896.500 | 48501.504 | 
     | WEIGHT_2/mem_w2_reg[5][14]/ip |   v   | n3911                    | dp_1    |    0.200 | 3896.699 | 48501.703 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -45951.902 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op    |   ^   | n_233 | buf_2 | 0.000 | -1346.898 | -45951.902 | 
     | WEIGHT_2/mem_w2_reg[5][14]/ck |   ^   | n_233 | dp_1  | 0.000 | -1346.898 | -45951.902 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.199
+ Phase Shift                 50000.000
= Required Time               48501.902
- Arrival Time                3895.500
= Slack Time                  44606.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45048.004 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45064.703 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45224.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45224.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45379.402 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45380.102 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45625.902 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45626.203 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45704.402 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45704.602 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45825.301 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45825.602 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46824.402 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46828.801 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 46891.801 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 46891.902 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48061.703 | 
     | FE_OFC11_n8734/ip            |   ^   | n8734                    | buf_2   |    4.600 | 3459.902 | 48066.305 | 
     | FE_OFC11_n8734/op            |   ^   | FE_OFN11_n8734           | buf_2   |  233.500 | 3693.402 | 48299.805 | 
     | U8836/s                      |   ^   | FE_OFN11_n8734           | mux2_1  |    2.000 | 3695.402 | 48301.805 | 
     | U8836/op                     |   v   | n3916                    | mux2_1  |  199.900 | 3895.301 | 48501.703 | 
     | WEIGHT_2/mem_w2_reg[5][9]/ip |   v   | n3916                    | dp_1    |    0.200 | 3895.500 | 48501.902 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip   |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -45953.301 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op   |   ^   | n_233 | buf_2 | 0.000 | -1346.898 | -45953.301 | 
     | WEIGHT_2/mem_w2_reg[5][9]/ck |   ^   | n_233 | dp_1  | 0.000 | -1346.898 | -45953.301 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.301
+ Phase Shift                 50000.000
= Required Time               48500.801
- Arrival Time                3856.801
= Slack Time                  44644.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45085.602 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45102.301 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45262.000 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45262.398 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45417.000 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45417.699 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45663.500 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45663.801 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45742.000 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45742.199 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45862.898 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45863.199 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 46898.500 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 46901.000 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 46965.398 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 46965.500 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48020.301 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.200 | 3381.500 | 48025.500 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.602 | 48286.602 | 
     | U8822/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.200 | 3647.801 | 48291.801 | 
     | U8822/op                      |   v   | n3928                    | mux2_1  |  208.800 | 3856.602 | 48500.602 | 
     | WEIGHT_2/mem_w2_reg[4][13]/ip |   v   | n3928                    | dp_1    |    0.200 | 3856.801 | 48500.801 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -45990.898 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -45990.898 | 
     | WEIGHT_2/mem_w2_reg[4][13]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -45990.898 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.102
+ Phase Shift                 50000.000
= Required Time               48501.000
- Arrival Time                3856.898
= Slack Time                  44644.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45085.699 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45102.398 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45262.098 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45262.496 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45417.098 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45417.797 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45663.598 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45663.898 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45742.098 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45742.297 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45862.996 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45863.297 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.496 | 46898.598 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.500 | 2256.996 | 46901.098 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.400 | 2321.395 | 46965.496 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2321.496 | 46965.598 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.297 | 48020.398 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.200 | 3381.496 | 48025.598 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.598 | 48286.699 | 
     | U8816/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    4.000 | 3646.598 | 48290.699 | 
     | U8816/op                     |   v   | n3934                    | mux2_1  |  210.100 | 3856.699 | 48500.801 | 
     | WEIGHT_2/mem_w2_reg[4][7]/ip |   v   | n3934                    | dp_1    |    0.200 | 3856.898 | 48501.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -45991.000 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -45991.000 | 
     | WEIGHT_2/mem_w2_reg[4][7]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -45991.000 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][11]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.301
+ Phase Shift                 50000.000
= Required Time               48507.801
- Arrival Time                3863.500
= Slack Time                  44644.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45085.898 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45102.598 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45262.297 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45262.695 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45417.297 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45417.996 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45647.797 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45648.098 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45715.996 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45716.195 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45866.496 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45866.598 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46934.199 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46945.801 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47007.699 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47007.801 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48178.102 | 
     | U8802/s                       |   ^   | n8728                    | mux2_1 |   11.800 | 3545.602 | 48189.902 | 
     | U8802/op                      |   ^   | n3946                    | mux2_1 |  317.700 | 3863.301 | 48507.602 | 
     | WEIGHT_2/mem_w2_reg[3][11]/ip |   ^   | n3946                    | dp_1   |    0.200 | 3863.500 | 48507.801 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L5_160/ip   |   ^   | n_308 | buf_2 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L5_160/op   |   ^   | n_307 | buf_2 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L6_20/ip    |   ^   | n_307 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L6_20/op    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L7_90/ip    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L7_90/op    |   ^   | n_302 | buf_4 | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L8_7/ip     |   ^   | n_302 | cd_8  | 0.000 | -1346.898 | -45991.199 | 
     | AZ_ccl_BUF_clk_G0_L8_7/op     |   ^   | n_304 | cd_8  | 0.000 | -1346.898 | -45991.199 | 
     | WEIGHT_2/mem_w2_reg[3][11]/ck |   ^   | n_304 | dp_1  | 0.000 | -1346.898 | -45991.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][5]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.199
+ Phase Shift                 50000.000
= Required Time               48500.902
- Arrival Time                3856.199
= Slack Time                  44644.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45086.301 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45103.000 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45262.699 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45263.098 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45417.699 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45418.398 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45664.199 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45664.500 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45742.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45742.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45863.598 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45863.898 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.496 | 46899.199 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.500 | 2256.996 | 46901.699 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.400 | 2321.395 | 46966.098 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2321.496 | 46966.199 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.297 | 48021.000 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.200 | 3381.496 | 48026.199 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.598 | 48287.301 | 
     | U8814/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    3.300 | 3645.898 | 48290.602 | 
     | U8814/op                     |   v   | n3936                    | mux2_1  |  210.100 | 3856.000 | 48500.703 | 
     | WEIGHT_2/mem_w2_reg[4][5]/ip |   v   | n3936                    | dp_1    |    0.200 | 3856.199 | 48500.902 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -45991.602 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -45991.602 | 
     | WEIGHT_2/mem_w2_reg[4][5]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -45991.602 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.898
+ Phase Shift                 50000.000
= Required Time               48501.203
- Arrival Time                3854.801
= Slack Time                  44646.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45088.004 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45104.703 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45264.402 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45264.801 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45419.402 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45420.102 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45665.902 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45666.203 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45744.402 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45744.602 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45865.301 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45865.602 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 46900.902 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 46903.402 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 46967.801 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 46967.902 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48022.703 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.200 | 3381.500 | 48027.902 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.602 | 48289.004 | 
     | U8824/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.200 | 3647.801 | 48294.203 | 
     | U8824/op                      |   v   | n3926                    | mux2_1  |  206.800 | 3854.602 | 48501.004 | 
     | WEIGHT_2/mem_w2_reg[4][15]/ip |   v   | n3926                    | dp_1    |    0.200 | 3854.801 | 48501.203 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -45993.301 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -45993.301 | 
     | WEIGHT_2/mem_w2_reg[4][15]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -45993.301 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][14]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.000
+ Phase Shift                 50000.000
= Required Time               48508.102
- Arrival Time                3860.398
= Slack Time                  44647.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.594 | 45089.297 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 45105.996 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45265.695 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45266.094 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45420.695 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45421.395 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.492 | 45651.195 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.793 | 45651.496 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.691 | 45719.395 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.891 | 45719.594 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.191 | 45869.895 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.293 | 45869.996 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.895 | 46937.598 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.496 | 46949.199 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.395 | 47011.098 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.496 | 47011.199 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.797 | 48181.500 | 
     | U8805/s                       |   ^   | n8728                    | mux2_1 |   11.100 | 3544.898 | 48192.602 | 
     | U8805/op                      |   ^   | n3943                    | mux2_1 |  315.300 | 3860.199 | 48507.902 | 
     | WEIGHT_2/mem_w2_reg[3][14]/ip |   ^   | n3943                    | dp_1   |    0.200 | 3860.398 | 48508.102 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -45994.602 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 0.000 | -1346.898 | -45994.602 | 
     | WEIGHT_2/mem_w2_reg[3][14]/ck |   ^   | n_235 | dp_1  | 0.000 | -1346.898 | -45994.602 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.500
+ Phase Shift                 50000.000
= Required Time               48501.602
- Arrival Time                3853.699
= Slack Time                  44647.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45089.504 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45106.203 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45265.902 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45266.301 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45420.902 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45421.602 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45667.402 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45667.703 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45745.902 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45746.102 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45866.801 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45867.102 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 46902.402 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 46904.902 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 46969.301 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 46969.402 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48024.203 | 
     | FE_OFC8_n8731/ip              |   ^   | n8731                    | buf_2   |    5.200 | 3381.500 | 48029.402 | 
     | FE_OFC8_n8731/op              |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.602 | 48290.504 | 
     | U8823/s                       |   ^   | FE_OFN8_n8731            | mux2_1  |    5.000 | 3647.602 | 48295.504 | 
     | U8823/op                      |   v   | n3927                    | mux2_1  |  205.900 | 3853.500 | 48501.402 | 
     | WEIGHT_2/mem_w2_reg[4][14]/ip |   v   | n3927                    | dp_1    |    0.200 | 3853.699 | 48501.602 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op    |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip    |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -45994.801 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op    |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -45994.801 | 
     | WEIGHT_2/mem_w2_reg[4][14]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -45994.801 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][12]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.801
+ Phase Shift                 50000.000
= Required Time               48508.301
- Arrival Time                3859.602
= Slack Time                  44648.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45090.297 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45106.996 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45266.695 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45267.094 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45421.695 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45422.395 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45652.195 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45652.496 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45720.395 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45720.594 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45870.895 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45870.996 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46938.598 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46950.199 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47012.098 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47012.199 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48182.500 | 
     | U8803/s                       |   ^   | n8728                    | mux2_1 |   11.800 | 3545.602 | 48194.301 | 
     | U8803/op                      |   ^   | n3945                    | mux2_1 |  313.900 | 3859.500 | 48508.199 | 
     | WEIGHT_2/mem_w2_reg[3][12]/ip |   ^   | n3945                    | dp_1   |    0.100 | 3859.602 | 48508.301 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -45995.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 0.000 | -1346.898 | -45995.598 | 
     | WEIGHT_2/mem_w2_reg[3][12]/ck |   ^   | n_235 | dp_1  | 0.000 | -1346.898 | -45995.598 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][15]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.801
+ Phase Shift                 50000.000
= Required Time               48508.301
- Arrival Time                3858.602
= Slack Time                  44649.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45091.297 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45107.996 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45267.695 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45268.094 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45422.695 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45423.395 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45653.195 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45653.496 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45721.395 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45721.594 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45871.895 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45871.996 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46939.598 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46951.199 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47013.098 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47013.199 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48183.500 | 
     | U8806/s                       |   ^   | n8728                    | mux2_1 |   11.200 | 3545.000 | 48194.699 | 
     | U8806/op                      |   ^   | n3942                    | mux2_1 |  313.500 | 3858.500 | 48508.199 | 
     | WEIGHT_2/mem_w2_reg[3][15]/ip |   ^   | n3942                    | dp_1   |    0.100 | 3858.602 | 48508.301 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -45996.598 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -45996.598 | 
     | WEIGHT_2/mem_w2_reg[3][15]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -45996.598 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][8]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.301
+ Phase Shift                 50000.000
= Required Time               48501.801
- Arrival Time                3850.000
= Slack Time                  44651.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45093.402 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45110.102 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45269.801 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45270.199 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45424.801 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45425.500 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45671.301 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45671.602 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45749.801 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45750.000 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45870.699 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45871.000 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 46906.301 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 46908.801 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 46973.199 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 46973.301 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48028.102 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.200 | 3381.500 | 48033.301 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.602 | 48294.402 | 
     | U8817/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    1.400 | 3644.000 | 48295.801 | 
     | U8817/op                     |   v   | n3933                    | mux2_1  |  205.800 | 3849.801 | 48501.602 | 
     | WEIGHT_2/mem_w2_reg[4][8]/ip |   v   | n3933                    | dp_1    |    0.200 | 3850.000 | 48501.801 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 0.000 | -1346.898 | -45998.699 | 
     | WEIGHT_2/mem_w2_reg[4][8]/ck |   ^   | n_256 | dp_1  | 0.000 | -1346.898 | -45998.699 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       150.801
+ Phase Shift                 50000.000
= Required Time               48502.301
- Arrival Time                3849.398
= Slack Time                  44652.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45094.500 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45111.199 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45270.898 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45271.297 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45425.898 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45426.598 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45672.398 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45672.699 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45750.898 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45751.098 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45871.797 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45872.098 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.496 | 46907.398 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.500 | 2256.996 | 46909.898 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.400 | 2321.395 | 46974.297 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2321.496 | 46974.398 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.297 | 48029.199 | 
     | FE_OFC8_n8731/ip             |   ^   | n8731                    | buf_2   |    5.200 | 3381.496 | 48034.398 | 
     | FE_OFC8_n8731/op             |   ^   | FE_OFN8_n8731            | buf_2   |  261.100 | 3642.598 | 48295.500 | 
     | U8818/s                      |   ^   | FE_OFN8_n8731            | mux2_1  |    4.700 | 3647.297 | 48300.199 | 
     | U8818/op                     |   v   | n3932                    | mux2_1  |  202.000 | 3849.297 | 48502.199 | 
     | WEIGHT_2/mem_w2_reg[4][9]/ip |   v   | n3932                    | dp_1    |    0.100 | 3849.398 | 48502.301 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | WEIGHT_2/mem_w2_reg[4][9]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -45999.801 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][13]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.398
+ Phase Shift                 50000.000
= Required Time               48508.703
- Arrival Time                3855.801
= Slack Time                  44652.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.594 | 45094.496 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 45111.195 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45270.895 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45271.293 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45425.895 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45426.594 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.492 | 45656.395 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.793 | 45656.695 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.691 | 45724.594 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.891 | 45724.793 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.191 | 45875.094 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.293 | 45875.195 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.895 | 46942.797 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.496 | 46954.398 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.395 | 47016.297 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.496 | 47016.398 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.797 | 48186.699 | 
     | U8804/s                       |   ^   | n8728                    | mux2_1 |   11.300 | 3545.098 | 48198.000 | 
     | U8804/op                      |   ^   | n3944                    | mux2_1 |  310.600 | 3855.699 | 48508.602 | 
     | WEIGHT_2/mem_w2_reg[3][13]/ip |   ^   | n3944                    | dp_1   |    0.100 | 3855.801 | 48508.703 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -45999.801 | 
     | WEIGHT_2/mem_w2_reg[3][13]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -45999.801 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][7]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.801
+ Phase Shift                 50000.000
= Required Time               48508.301
- Arrival Time                3855.199
= Slack Time                  44653.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.594 | 45094.695 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 45111.395 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45271.094 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45271.492 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45426.094 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45426.793 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  229.800 | 1003.492 | 45656.594 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1003.793 | 45656.895 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1071.691 | 45724.793 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1071.891 | 45724.992 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1222.191 | 45875.293 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1222.293 | 45875.395 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.895 | 46942.996 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.600 | 2301.496 | 46954.598 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2363.395 | 47016.496 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2363.496 | 47016.598 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.797 | 48186.898 | 
     | U8798/s                      |   ^   | n8728                    | mux2_1 |    7.600 | 3541.398 | 48194.500 | 
     | U8798/op                     |   ^   | n3950                    | mux2_1 |  313.600 | 3855.000 | 48508.102 | 
     | WEIGHT_2/mem_w2_reg[3][7]/ip |   ^   | n3950                    | dp_1   |    0.200 | 3855.199 | 48508.301 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L7_40/ip   |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46000.000 | 
     | AZ_ccl_BUF_clk_G0_L7_40/op   |   ^   | n_233 | buf_2 | 0.000 | -1346.898 | -46000.000 | 
     | WEIGHT_2/mem_w2_reg[3][7]/ck |   ^   | n_233 | dp_1  | 0.000 | -1346.898 | -46000.000 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][9]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.301
+ Phase Shift                 50000.000
= Required Time               48508.801
- Arrival Time                3855.102
= Slack Time                  44653.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45095.297 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45111.996 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45271.695 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45272.094 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45426.695 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45427.395 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45657.195 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45657.496 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45725.395 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45725.594 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45875.895 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45875.996 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46943.598 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46955.199 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47017.098 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47017.199 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48187.500 | 
     | U8800/s                      |   ^   | n8728                    | mux2_1 |   11.400 | 3545.199 | 48198.898 | 
     | U8800/op                     |   ^   | n3948                    | mux2_1 |  309.800 | 3855.000 | 48508.699 | 
     | WEIGHT_2/mem_w2_reg[3][9]/ip |   ^   | n3948                    | dp_1   |    0.100 | 3855.102 | 48508.801 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op   |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip   |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46000.598 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op   |   ^   | n_235 | buf_2 | 0.000 | -1346.898 | -46000.598 | 
     | WEIGHT_2/mem_w2_reg[3][9]/ck |   ^   | n_235 | dp_1  | 0.000 | -1346.898 | -46000.598 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][3]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][3]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.898
+ Phase Shift                 50000.000
= Required Time               48508.203
- Arrival Time                3851.398
= Slack Time                  44656.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45098.402 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45115.102 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45274.801 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45275.199 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45429.801 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45430.500 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45660.301 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45660.602 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45728.500 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45728.699 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45879.000 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45879.102 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46946.703 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46958.305 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47020.203 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47020.305 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48190.605 | 
     | U8794/s                      |   ^   | n8728                    | mux2_1 |    2.700 | 3536.500 | 48193.305 | 
     | U8794/op                     |   ^   | n3954                    | mux2_1 |  314.700 | 3851.199 | 48508.004 | 
     | WEIGHT_2/mem_w2_reg[3][3]/ip |   ^   | n3954                    | dp_1   |    0.200 | 3851.398 | 48508.203 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 0.000 | -1346.898 | -46003.703 | 
     | WEIGHT_2/mem_w2_reg[3][3]/ck |   ^   | n_258 | dp_1  | 0.000 | -1346.898 | -46003.703 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][5]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][5]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.398
+ Phase Shift                 50000.000
= Required Time               48508.703
- Arrival Time                3850.801
= Slack Time                  44657.902
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.598 | 45099.500 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.297 | 45116.199 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.996 | 45275.898 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.395 | 45276.297 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.996 | 45430.898 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.695 | 45431.598 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  229.800 | 1003.496 | 45661.398 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1003.797 | 45661.699 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1071.695 | 45729.598 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1071.895 | 45729.797 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1222.195 | 45880.098 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1222.297 | 45880.199 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.898 | 46947.801 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.600 | 2301.500 | 46959.402 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2363.398 | 47021.301 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2363.500 | 47021.402 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.801 | 48191.703 | 
     | U8796/s                      |   ^   | n8728                    | mux2_1 |    6.400 | 3540.199 | 48198.102 | 
     | U8796/op                     |   ^   | n3952                    | mux2_1 |  310.500 | 3850.699 | 48508.602 | 
     | WEIGHT_2/mem_w2_reg[3][5]/ip |   ^   | n3952                    | dp_1   |    0.100 | 3850.801 | 48508.703 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 0.000 | -1346.898 | -46004.801 | 
     | WEIGHT_2/mem_w2_reg[3][5]/ck |   ^   | n_255 | dp_1  | 0.000 | -1346.898 | -46004.801 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][10]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.602
+ Phase Shift                 50000.000
= Required Time               48508.500
- Arrival Time                3849.398
= Slack Time                  44659.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                               |       |                          |        |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |        |          |  441.594 | 45100.695 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 45117.395 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45277.094 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45277.492 | 
     | U4278/op                      |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45432.094 | 
     | U4298/s                       |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45432.793 | 
     | U4298/op                      |   ^   | n4051                    | mux2_1 |  229.800 | 1003.492 | 45662.594 | 
     | U4302/ip                      |   ^   | n4051                    | inv_1  |    0.300 | 1003.793 | 45662.895 | 
     | U4302/op                      |   v   | n4053                    | inv_1  |   67.900 | 1071.691 | 45730.793 | 
     | U4312/ip2                     |   v   | n4053                    | or2_1  |    0.200 | 1071.891 | 45730.992 | 
     | U4312/op                      |   v   | n4064                    | or2_1  |  150.300 | 1222.191 | 45881.293 | 
     | U4313/ip2                     |   v   | n4064                    | nor2_1 |    0.100 | 1222.293 | 45881.395 | 
     | U4313/op                      |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.895 | 46948.996 | 
     | U8789/ip                      |   ^   | n8726                    | inv_1  |   11.600 | 2301.496 | 46960.598 | 
     | U8789/op                      |   v   | n8727                    | inv_1  |   61.900 | 2363.395 | 47022.496 | 
     | U8790/ip1                     |   v   | n8727                    | nor2_1 |    0.100 | 2363.496 | 47022.598 | 
     | U8790/op                      |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.797 | 48192.898 | 
     | U8801/s                       |   ^   | n8728                    | mux2_1 |    3.000 | 3536.797 | 48195.898 | 
     | U8801/op                      |   ^   | n3947                    | mux2_1 |  312.500 | 3849.297 | 48508.398 | 
     | WEIGHT_2/mem_w2_reg[3][10]/ip |   ^   | n3947                    | dp_1   |    0.100 | 3849.398 | 48508.500 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L7_38/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46006.000 | 
     | AZ_ccl_BUF_clk_G0_L7_38/op    |   ^   | n_238 | buf_2 | 0.000 | -1346.898 | -46006.000 | 
     | WEIGHT_2/mem_w2_reg[3][10]/ck |   ^   | n_238 | dp_1  | 0.000 | -1346.898 | -46006.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[3][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[3][8]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.398
+ Phase Shift                 50000.000
= Required Time               48508.703
- Arrival Time                3848.898
= Slack Time                  44659.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell  |  Delay   |  Arrival |  Required | 
     |                              |       |                          |        |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+--------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |        |          |  441.594 | 45101.398 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2  |   16.700 |  458.293 | 45118.098 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2  |  159.700 |  617.992 | 45277.797 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1  |    0.400 |  618.391 | 45278.195 | 
     | U4278/op                     |   v   | n8718                    | inv_1  |  154.600 |  772.992 | 45432.797 | 
     | U4298/s                      |   v   | n8718                    | mux2_1 |    0.700 |  773.691 | 45433.496 | 
     | U4298/op                     |   ^   | n4051                    | mux2_1 |  229.800 | 1003.492 | 45663.297 | 
     | U4302/ip                     |   ^   | n4051                    | inv_1  |    0.300 | 1003.793 | 45663.598 | 
     | U4302/op                     |   v   | n4053                    | inv_1  |   67.900 | 1071.691 | 45731.496 | 
     | U4312/ip2                    |   v   | n4053                    | or2_1  |    0.200 | 1071.891 | 45731.695 | 
     | U4312/op                     |   v   | n4064                    | or2_1  |  150.300 | 1222.191 | 45881.996 | 
     | U4313/ip2                    |   v   | n4064                    | nor2_1 |    0.100 | 1222.293 | 45882.098 | 
     | U4313/op                     |   ^   | n8726                    | nor2_1 | 1067.600 | 2289.895 | 46949.699 | 
     | U8789/ip                     |   ^   | n8726                    | inv_1  |   11.600 | 2301.496 | 46961.301 | 
     | U8789/op                     |   v   | n8727                    | inv_1  |   61.900 | 2363.395 | 47023.199 | 
     | U8790/ip1                    |   v   | n8727                    | nor2_1 |    0.100 | 2363.496 | 47023.301 | 
     | U8790/op                     |   ^   | n8728                    | nor2_1 | 1170.300 | 3533.797 | 48193.602 | 
     | U8799/s                      |   ^   | n8728                    | mux2_1 |    4.800 | 3538.598 | 48198.402 | 
     | U8799/op                     |   ^   | n3949                    | mux2_1 |  310.200 | 3848.797 | 48508.602 | 
     | WEIGHT_2/mem_w2_reg[3][8]/ip |   ^   | n3949                    | dp_1   |    0.100 | 3848.898 | 48508.703 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L7_60/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | AZ_ccl_BUF_clk_G0_L7_60/op   |   ^   | n_256 | buf_4 | 0.000 | -1346.898 | -46006.703 | 
     | WEIGHT_2/mem_w2_reg[3][8]/ck |   ^   | n_256 | dp_1  | 0.000 | -1346.898 | -46006.703 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][13]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       146.000
+ Phase Shift                 50000.000
= Required Time               48507.102
- Arrival Time                3784.398
= Slack Time                  44722.703
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45164.301 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45181.000 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45340.699 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45341.098 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45495.699 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45496.398 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45742.199 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45742.500 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45820.699 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45820.898 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45941.598 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45941.898 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2217.996 | 46940.699 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.395 | 46945.098 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.395 | 47008.098 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.496 | 47008.199 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.297 | 48178.000 | 
     | U8840/s                       |   ^   | n8734                    | mux2_1  |    5.600 | 3460.898 | 48183.602 | 
     | U8840/op                      |   ^   | n3912                    | mux2_1  |  323.200 | 3784.098 | 48506.801 | 
     | WEIGHT_2/mem_w2_reg[5][13]/ip |   ^   | n3912                    | dp_1    |    0.300 | 3784.398 | 48507.102 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46069.602 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 0.000 | -1346.898 | -46069.602 | 
     | WEIGHT_2/mem_w2_reg[5][13]/ck |   ^   | n_234 | dp_1  | 0.000 | -1346.898 | -46069.602 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][6]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][6]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.301
+ Phase Shift                 50000.000
= Required Time               48507.801
- Arrival Time                3776.102
= Slack Time                  44731.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45173.301 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45190.000 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45349.699 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45350.098 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45504.699 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45505.398 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45751.199 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45751.500 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45829.699 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45829.898 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45950.598 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45950.898 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46949.699 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46954.098 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47017.098 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47017.199 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48187.000 | 
     | U8833/s                      |   ^   | n8734                    | mux2_1  |    3.800 | 3459.102 | 48190.801 | 
     | U8833/op                     |   ^   | n3919                    | mux2_1  |  316.800 | 3775.902 | 48507.602 | 
     | WEIGHT_2/mem_w2_reg[5][6]/ip |   ^   | n3919                    | dp_1    |    0.200 | 3776.102 | 48507.801 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 0.000 | -1346.898 | -46078.598 | 
     | WEIGHT_2/mem_w2_reg[5][6]/ck |   ^   | n_262 | dp_1  | 0.000 | -1346.898 | -46078.598 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][12]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.102
+ Phase Shift                 50000.000
= Required Time               48508.000
- Arrival Time                3776.199
= Slack Time                  44731.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45173.402 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45190.102 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45349.801 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45350.199 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45504.801 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45505.500 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45751.301 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45751.602 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45829.801 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45830.000 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45950.699 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45951.000 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46949.801 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46954.199 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47017.199 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47017.301 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48187.102 | 
     | U8839/s                       |   ^   | n8734                    | mux2_1  |    5.500 | 3460.801 | 48192.602 | 
     | U8839/op                      |   ^   | n3913                    | mux2_1  |  315.200 | 3776.000 | 48507.801 | 
     | WEIGHT_2/mem_w2_reg[5][12]/ip |   ^   | n3913                    | dp_1    |    0.200 | 3776.199 | 48508.000 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46078.699 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 0.000 | -1346.898 | -46078.699 | 
     | WEIGHT_2/mem_w2_reg[5][12]/ck |   ^   | n_234 | dp_1  | 0.000 | -1346.898 | -46078.699 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][2]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][2]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.102
+ Phase Shift                 50000.000
= Required Time               48508.000
- Arrival Time                3774.801
= Slack Time                  44733.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45174.801 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45191.500 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45351.199 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45351.598 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45506.199 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45506.898 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45752.699 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45753.000 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45831.199 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45831.398 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45952.098 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45952.398 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46951.199 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46955.598 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47018.598 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47018.699 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48188.500 | 
     | U8829/s                      |   ^   | n8734                    | mux2_1  |    4.100 | 3459.402 | 48192.602 | 
     | U8829/op                     |   ^   | n3923                    | mux2_1  |  315.200 | 3774.602 | 48507.801 | 
     | WEIGHT_2/mem_w2_reg[5][2]/ip |   ^   | n3923                    | dp_1    |    0.200 | 3774.801 | 48508.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 0.000 | -1346.898 | -46080.098 | 
     | WEIGHT_2/mem_w2_reg[5][2]/ck |   ^   | n_262 | dp_1  | 0.000 | -1346.898 | -46080.098 | 
     +---------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][8]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][8]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.898
+ Phase Shift                 50000.000
= Required Time               48508.203
- Arrival Time                3773.398
= Slack Time                  44734.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45176.406 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45193.105 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45352.805 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45353.203 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45507.805 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45508.504 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45754.305 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45754.605 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45832.805 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45833.004 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45953.703 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45954.004 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46952.805 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46957.203 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47020.203 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47020.305 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48190.105 | 
     | U8835/s                      |   ^   | n8734                    | mux2_1  |    3.900 | 3459.199 | 48194.004 | 
     | U8835/op                     |   ^   | n3917                    | mux2_1  |  314.000 | 3773.199 | 48508.004 | 
     | WEIGHT_2/mem_w2_reg[5][8]/ip |   ^   | n3917                    | dp_1    |    0.200 | 3773.398 | 48508.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 0.000 | -1346.898 | -46081.703 | 
     | WEIGHT_2/mem_w2_reg[5][8]/ck |   ^   | n_258 | dp_1  | 0.000 | -1346.898 | -46081.703 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][3]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][3]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.898
+ Phase Shift                 50000.000
= Required Time               48508.203
- Arrival Time                3773.199
= Slack Time                  44735.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45176.605 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45193.305 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45353.004 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45353.402 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45508.004 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45508.703 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45754.504 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45754.805 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45833.004 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45833.203 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45953.902 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45954.203 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46953.004 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46957.402 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47020.402 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47020.504 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48190.305 | 
     | U8830/s                      |   ^   | n8734                    | mux2_1  |    4.000 | 3459.301 | 48194.305 | 
     | U8830/op                     |   ^   | n3922                    | mux2_1  |  313.700 | 3773.000 | 48508.004 | 
     | WEIGHT_2/mem_w2_reg[5][3]/ip |   ^   | n3922                    | dp_1    |    0.200 | 3773.199 | 48508.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op   |   ^   | n_258 | buf_4 | 0.000 | -1346.898 | -46081.902 | 
     | WEIGHT_2/mem_w2_reg[5][3]/ck |   ^   | n_258 | dp_1  | 0.000 | -1346.898 | -46081.902 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][0]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][0]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.801
+ Phase Shift                 50000.000
= Required Time               48508.301
- Arrival Time                3772.898
= Slack Time                  44735.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45177.004 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45193.703 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45353.402 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45353.801 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45508.402 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45509.102 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45754.902 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45755.203 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45833.402 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45833.602 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45954.301 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45954.602 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46953.402 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46957.801 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47020.801 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47020.902 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48190.703 | 
     | U8827/s                      |   ^   | n8734                    | mux2_1  |    4.500 | 3459.801 | 48195.203 | 
     | U8827/op                     |   ^   | n3925                    | mux2_1  |  312.900 | 3772.699 | 48508.102 | 
     | WEIGHT_2/mem_w2_reg[5][0]/ip |   ^   | n3925                    | dp_1    |    0.200 | 3772.898 | 48508.301 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L7_58/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | AZ_ccl_BUF_clk_G0_L7_58/op   |   ^   | n_262 | buf_4 | 0.000 | -1346.898 | -46082.301 | 
     | WEIGHT_2/mem_w2_reg[5][0]/ck |   ^   | n_262 | dp_1  | 0.000 | -1346.898 | -46082.301 | 
     +---------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][11]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.398
+ Phase Shift                 50000.000
= Required Time               48508.703
- Arrival Time                3771.102
= Slack Time                  44737.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45179.203 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45195.902 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45355.602 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45356.000 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45510.602 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45511.301 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45757.102 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45757.402 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45835.602 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45835.801 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45956.500 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45956.801 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46955.602 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46960.000 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47023.000 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47023.102 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48192.902 | 
     | U8838/s                       |   ^   | n8734                    | mux2_1  |    5.800 | 3461.102 | 48198.703 | 
     | U8838/op                      |   ^   | n3914                    | mux2_1  |  309.900 | 3771.000 | 48508.602 | 
     | WEIGHT_2/mem_w2_reg[5][11]/ip |   ^   | n3914                    | dp_1    |    0.100 | 3771.102 | 48508.703 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46084.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 0.000 | -1346.898 | -46084.500 | 
     | WEIGHT_2/mem_w2_reg[5][11]/ck |   ^   | n_234 | dp_1  | 0.000 | -1346.898 | -46084.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][4]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.500
+ Phase Shift                 50000.000
= Required Time               48508.602
- Arrival Time                3770.102
= Slack Time                  44738.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45180.102 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45196.801 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45356.500 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45356.898 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45511.500 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45512.199 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45758.000 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45758.301 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45836.500 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45836.699 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45957.398 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45957.699 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46956.500 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46960.898 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47023.898 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47024.000 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48193.801 | 
     | U8831/s                      |   ^   | n8734                    | mux2_1  |    4.500 | 3459.801 | 48198.301 | 
     | U8831/op                     |   ^   | n3921                    | mux2_1  |  310.200 | 3770.000 | 48508.500 | 
     | WEIGHT_2/mem_w2_reg[5][4]/ip |   ^   | n3921                    | dp_1    |    0.100 | 3770.102 | 48508.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L7_59/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | AZ_ccl_BUF_clk_G0_L7_59/op   |   ^   | n_255 | buf_4 | 0.000 | -1346.898 | -46085.398 | 
     | WEIGHT_2/mem_w2_reg[5][4]/ck |   ^   | n_255 | dp_1  | 0.000 | -1346.898 | -46085.398 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][1]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][1]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.500
+ Phase Shift                 50000.000
= Required Time               48508.602
- Arrival Time                3770.000
= Slack Time                  44738.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45180.203 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45196.902 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45356.602 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45357.000 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45511.602 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45512.301 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45758.102 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45758.402 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45836.602 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45836.801 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 45957.500 | 
     | U4315/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 45957.801 | 
     | U4315/op                     |   ^   | n8732                    | nor2_1  |  998.800 | 2218.000 | 46956.602 | 
     | U8825/ip                     |   ^   | n8732                    | inv_1   |    4.400 | 2222.398 | 46961.000 | 
     | U8825/op                     |   v   | n8733                    | inv_1   |   63.000 | 2285.398 | 47024.000 | 
     | U8826/ip1                    |   v   | n8733                    | nor2_1  |    0.100 | 2285.500 | 47024.102 | 
     | U8826/op                     |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.301 | 48193.902 | 
     | U8828/s                      |   ^   | n8734                    | mux2_1  |    4.500 | 3459.801 | 48198.402 | 
     | U8828/op                     |   ^   | n3924                    | mux2_1  |  310.000 | 3769.801 | 48508.402 | 
     | WEIGHT_2/mem_w2_reg[5][1]/ip |   ^   | n3924                    | dp_1    |    0.200 | 3770.000 | 48508.602 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L6_13/op   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/ip   |   ^   | n_243 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | AZ_ccl_BUF_clk_G0_L7_46/op   |   ^   | n_240 | buf_4 | 0.000 | -1346.898 | -46085.500 | 
     | WEIGHT_2/mem_w2_reg[5][1]/ck |   ^   | n_240 | dp_1  | 0.000 | -1346.898 | -46085.500 | 
     +---------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[5][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[5][10]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.398
+ Phase Shift                 50000.000
= Required Time               48508.703
- Arrival Time                3769.102
= Slack Time                  44739.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45181.199 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45197.898 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45357.598 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45357.996 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45512.598 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45513.297 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45759.098 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45759.398 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45837.598 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45837.797 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 45958.496 | 
     | U4315/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 45958.797 | 
     | U4315/op                      |   ^   | n8732                    | nor2_1  |  998.800 | 2217.996 | 46957.598 | 
     | U8825/ip                      |   ^   | n8732                    | inv_1   |    4.400 | 2222.395 | 46961.996 | 
     | U8825/op                      |   v   | n8733                    | inv_1   |   63.000 | 2285.395 | 47024.996 | 
     | U8826/ip1                     |   v   | n8733                    | nor2_1  |    0.100 | 2285.496 | 47025.098 | 
     | U8826/op                      |   ^   | n8734                    | nor2_1  | 1169.800 | 3455.297 | 48194.898 | 
     | U8837/s                       |   ^   | n8734                    | mux2_1  |    4.600 | 3459.898 | 48199.500 | 
     | U8837/op                      |   ^   | n3915                    | mux2_1  |  309.100 | 3769.000 | 48508.602 | 
     | WEIGHT_2/mem_w2_reg[5][10]/ip |   ^   | n3915                    | dp_1    |    0.100 | 3769.102 | 48508.703 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op    |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L7_62/ip    |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | AZ_ccl_BUF_clk_G0_L7_62/op    |   ^   | n_258 | buf_4 | 0.000 | -1346.898 | -46086.500 | 
     | WEIGHT_2/mem_w2_reg[5][10]/ck |   ^   | n_258 | dp_1  | 0.000 | -1346.898 | -46086.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][11]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.801
+ Phase Shift                 50000.000
= Required Time               48501.301
- Arrival Time                3692.801
= Slack Time                  44808.500
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45250.102 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45266.801 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45426.500 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45426.898 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45581.500 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.801 | 45582.301 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.902 | 45839.402 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.203 | 45839.703 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.805 | 45942.305 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1134.004 | 45942.504 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.305 | 47013.805 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.305 | 47021.805 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.203 | 47140.703 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.305 | 47140.805 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.906 | 47987.406 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.805 | 47993.305 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.805 | 48283.305 | 
     | U8874/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.900 | 3481.703 | 48290.203 | 
     | U8874/op                      |   v   | n3882                    | mux2_1  |  210.900 | 3692.602 | 48501.102 | 
     | WEIGHT_2/mem_w2_reg[7][11]/ip |   v   | n3882                    | dp_1    |    0.200 | 3692.801 | 48501.301 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L7_42/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46155.398 | 
     | AZ_ccl_BUF_clk_G0_L7_42/op    |   ^   | n_235 | buf_2 | 0.000 | -1346.898 | -46155.398 | 
     | WEIGHT_2/mem_w2_reg[7][11]/ck |   ^   | n_235 | dp_1  | 0.000 | -1346.898 | -46155.398 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][15]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][15]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.199
+ Phase Shift                 50000.000
= Required Time               48500.902
- Arrival Time                3690.801
= Slack Time                  44810.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45251.699 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45268.398 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45428.098 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45428.496 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45583.098 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.797 | 45583.898 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.898 | 45841.000 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.199 | 45841.301 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.801 | 45943.902 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1134.000 | 45944.102 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.301 | 47015.402 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.301 | 47023.402 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.199 | 47142.301 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.301 | 47142.402 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.902 | 47989.004 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.801 | 47994.902 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.801 | 48284.902 | 
     | U8878/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.100 | 3480.902 | 48291.004 | 
     | U8878/op                      |   v   | n3878                    | mux2_1  |  209.700 | 3690.602 | 48500.703 | 
     | WEIGHT_2/mem_w2_reg[7][15]/ip |   v   | n3878                    | dp_1    |    0.200 | 3690.801 | 48500.902 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L7_39/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46157.000 | 
     | AZ_ccl_BUF_clk_G0_L7_39/op    |   ^   | n_239 | buf_2 | 0.000 | -1346.898 | -46157.000 | 
     | WEIGHT_2/mem_w2_reg[7][15]/ck |   ^   | n_239 | dp_1  | 0.000 | -1346.898 | -46157.000 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][12]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][12]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.301
+ Phase Shift                 50000.000
= Required Time               48501.801
- Arrival Time                3689.398
= Slack Time                  44812.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.594 | 45253.996 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.293 | 45270.695 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.992 | 45430.395 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.391 | 45430.793 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.992 | 45585.395 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.793 | 45586.195 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.895 | 45843.297 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.195 | 45843.598 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.797 | 45946.199 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1133.996 | 45946.398 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.297 | 47017.699 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.297 | 47025.699 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.195 | 47144.598 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.297 | 47144.699 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.898 | 47991.301 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.797 | 47997.199 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.797 | 48287.199 | 
     | U8875/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    6.800 | 3481.598 | 48294.000 | 
     | U8875/op                      |   v   | n3881                    | mux2_1  |  207.700 | 3689.297 | 48501.699 | 
     | WEIGHT_2/mem_w2_reg[7][12]/ip |   v   | n3881                    | dp_1    |    0.100 | 3689.398 | 48501.801 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46159.301 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 0.000 | -1346.898 | -46159.301 | 
     | WEIGHT_2/mem_w2_reg[7][12]/ck |   ^   | n_234 | dp_1  | 0.000 | -1346.898 | -46159.301 | 
     +----------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][13]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][13]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       152.000
+ Phase Shift                 50000.000
= Required Time               48501.102
- Arrival Time                3688.500
= Slack Time                  44812.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.594 | 45254.195 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.293 | 45270.895 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.992 | 45430.594 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.391 | 45430.992 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.992 | 45585.594 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.793 | 45586.395 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.895 | 45843.496 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.195 | 45843.797 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.797 | 45946.398 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1133.996 | 45946.598 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.297 | 47017.898 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.297 | 47025.898 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.195 | 47144.797 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.297 | 47144.898 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.898 | 47991.500 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.797 | 47997.398 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.797 | 48287.398 | 
     | U8876/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    5.100 | 3479.898 | 48292.500 | 
     | U8876/op                      |   v   | n3880                    | mux2_1  |  208.500 | 3688.398 | 48501.000 | 
     | WEIGHT_2/mem_w2_reg[7][13]/ip |   v   | n3880                    | dp_1    |    0.100 | 3688.500 | 48501.102 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -46159.500 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -46159.500 | 
     | WEIGHT_2/mem_w2_reg[7][13]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -46159.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][10]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       150.898
+ Phase Shift                 50000.000
= Required Time               48502.203
- Arrival Time                3686.602
= Slack Time                  44815.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45257.199 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45273.898 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45433.598 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45433.996 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45588.598 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.797 | 45589.398 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.898 | 45846.500 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.199 | 45846.801 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.801 | 45949.402 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1134.000 | 45949.602 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.301 | 47020.902 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.301 | 47028.902 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.199 | 47147.801 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.301 | 47147.902 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.902 | 47994.504 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.801 | 48000.402 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.801 | 48290.402 | 
     | U8873/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    7.200 | 3482.000 | 48297.602 | 
     | U8873/op                      |   v   | n3883                    | mux2_1  |  204.500 | 3686.500 | 48502.102 | 
     | WEIGHT_2/mem_w2_reg[7][10]/ip |   v   | n3883                    | dp_1    |    0.100 | 3686.602 | 48502.203 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/ip    |   ^   | n_236 | buf_2 | 0.000 | -1346.898 | -46162.500 | 
     | AZ_ccl_BUF_clk_G0_L7_41/op    |   ^   | n_234 | buf_2 | 0.000 | -1346.898 | -46162.500 | 
     | WEIGHT_2/mem_w2_reg[7][10]/ck |   ^   | n_234 | dp_1  | 0.000 | -1346.898 | -46162.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][14]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][14]/ip (v) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.199
+ Phase Shift                 50000.000
= Required Time               48501.902
- Arrival Time                3685.301
= Slack Time                  44816.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45258.199 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45274.898 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45434.598 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45434.996 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45589.598 | 
     | U4295/s                       |   v   | n8718                    | mux2_1  |    0.800 |  773.797 | 45590.398 | 
     | U4295/op                      |   v   | n4054                    | mux2_1  |  257.100 | 1030.898 | 45847.500 | 
     | U4299/ip1                     |   v   | n4054                    | nand2_1 |    0.300 | 1031.199 | 45847.801 | 
     | U4299/op                      |   ^   | n4056                    | nand2_1 |  102.600 | 1133.801 | 45950.402 | 
     | U4317/ip2                     |   ^   | n4056                    | nor2_1  |    0.200 | 1134.000 | 45950.602 | 
     | U4317/op                      |   v   | n8738                    | nor2_1  | 1071.300 | 2205.301 | 47021.902 | 
     | U8861/ip                      |   v   | n8738                    | inv_1   |    8.000 | 2213.301 | 47029.902 | 
     | U8861/op                      |   ^   | n8740                    | inv_1   |  118.900 | 2332.199 | 47148.801 | 
     | U8862/ip1                     |   ^   | n8740                    | nor2_1  |    0.100 | 2332.301 | 47148.902 | 
     | U8862/op                      |   v   | n8741                    | nor2_1  |  846.600 | 3178.902 | 47995.504 | 
     | FE_OFC9_n8741/ip              |   v   | n8741                    | buf_2   |    5.900 | 3184.801 | 48001.402 | 
     | FE_OFC9_n8741/op              |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.801 | 48291.402 | 
     | U8877/s                       |   v   | FE_OFN9_n8741            | mux2_1  |    4.900 | 3479.699 | 48296.301 | 
     | U8877/op                      |   v   | n3879                    | mux2_1  |  205.500 | 3685.199 | 48501.801 | 
     | WEIGHT_2/mem_w2_reg[7][14]/ip |   v   | n3879                    | dp_1    |    0.100 | 3685.301 | 48501.902 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip   |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op   |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/ip    |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L6_12/op    |   ^   | n_236 | buf_4 | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L7_37/ip    |   ^   | n_236 | cd_8  | 0.000 | -1346.898 | -46163.500 | 
     | AZ_ccl_BUF_clk_G0_L7_37/op    |   ^   | n_237 | cd_8  | 0.000 | -1346.898 | -46163.500 | 
     | WEIGHT_2/mem_w2_reg[7][14]/ck |   ^   | n_237 | dp_1  | 0.000 | -1346.898 | -46163.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][9]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][9]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       151.102
+ Phase Shift                 50000.000
= Required Time               48502.000
- Arrival Time                3682.801
= Slack Time                  44819.199
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.594 | 45260.793 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.293 | 45277.492 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.992 | 45437.191 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.391 | 45437.590 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.992 | 45592.191 | 
     | U4295/s                      |   v   | n8718                    | mux2_1  |    0.800 |  773.793 | 45592.992 | 
     | U4295/op                     |   v   | n4054                    | mux2_1  |  257.100 | 1030.895 | 45850.094 | 
     | U4299/ip1                    |   v   | n4054                    | nand2_1 |    0.300 | 1031.195 | 45850.395 | 
     | U4299/op                     |   ^   | n4056                    | nand2_1 |  102.600 | 1133.797 | 45952.996 | 
     | U4317/ip2                    |   ^   | n4056                    | nor2_1  |    0.200 | 1133.996 | 45953.195 | 
     | U4317/op                     |   v   | n8738                    | nor2_1  | 1071.300 | 2205.297 | 47024.496 | 
     | U8861/ip                     |   v   | n8738                    | inv_1   |    8.000 | 2213.297 | 47032.496 | 
     | U8861/op                     |   ^   | n8740                    | inv_1   |  118.900 | 2332.195 | 47151.395 | 
     | U8862/ip1                    |   ^   | n8740                    | nor2_1  |    0.100 | 2332.297 | 47151.496 | 
     | U8862/op                     |   v   | n8741                    | nor2_1  |  846.600 | 3178.898 | 47998.098 | 
     | FE_OFC9_n8741/ip             |   v   | n8741                    | buf_2   |    5.900 | 3184.797 | 48003.996 | 
     | FE_OFC9_n8741/op             |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.797 | 48293.996 | 
     | U8872/s                      |   v   | FE_OFN9_n8741            | mux2_1  |    3.100 | 3477.898 | 48297.098 | 
     | U8872/op                     |   v   | n3884                    | mux2_1  |  204.800 | 3682.699 | 48501.898 | 
     | WEIGHT_2/mem_w2_reg[7][9]/ip |   v   | n3884                    | dp_1    |    0.100 | 3682.801 | 48502.000 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -46166.098 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -46166.098 | 
     | WEIGHT_2/mem_w2_reg[7][9]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -46166.098 | 
     +---------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[7][7]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[7][7]/ip (v) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       150.898
+ Phase Shift                 50000.000
= Required Time               48502.203
- Arrival Time                3681.801
= Slack Time                  44820.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45262.000 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45278.699 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45438.398 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45438.797 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45593.398 | 
     | U4295/s                      |   v   | n8718                    | mux2_1  |    0.800 |  773.797 | 45594.199 | 
     | U4295/op                     |   v   | n4054                    | mux2_1  |  257.100 | 1030.898 | 45851.301 | 
     | U4299/ip1                    |   v   | n4054                    | nand2_1 |    0.300 | 1031.199 | 45851.602 | 
     | U4299/op                     |   ^   | n4056                    | nand2_1 |  102.600 | 1133.801 | 45954.203 | 
     | U4317/ip2                    |   ^   | n4056                    | nor2_1  |    0.200 | 1134.000 | 45954.402 | 
     | U4317/op                     |   v   | n8738                    | nor2_1  | 1071.300 | 2205.301 | 47025.703 | 
     | U8861/ip                     |   v   | n8738                    | inv_1   |    8.000 | 2213.301 | 47033.703 | 
     | U8861/op                     |   ^   | n8740                    | inv_1   |  118.900 | 2332.199 | 47152.602 | 
     | U8862/ip1                    |   ^   | n8740                    | nor2_1  |    0.100 | 2332.301 | 47152.703 | 
     | U8862/op                     |   v   | n8741                    | nor2_1  |  846.600 | 3178.902 | 47999.305 | 
     | FE_OFC9_n8741/ip             |   v   | n8741                    | buf_2   |    5.900 | 3184.801 | 48005.203 | 
     | FE_OFC9_n8741/op             |   v   | FE_OFN9_n8741            | buf_2   |  290.000 | 3474.801 | 48295.203 | 
     | U8870/s                      |   v   | FE_OFN9_n8741            | mux2_1  |    1.500 | 3476.301 | 48296.703 | 
     | U8870/op                     |   v   | n3886                    | mux2_1  |  205.400 | 3681.699 | 48502.102 | 
     | WEIGHT_2/mem_w2_reg[7][7]/ip |   v   | n3886                    | dp_1    |    0.100 | 3681.801 | 48502.203 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L7_57/ip   |   ^   | n_259 | cd_8  | 0.000 | -1346.898 | -46167.301 | 
     | AZ_ccl_BUF_clk_G0_L7_57/op   |   ^   | n_261 | cd_8  | 0.000 | -1346.898 | -46167.301 | 
     | WEIGHT_2/mem_w2_reg[7][7]/ck |   ^   | n_261 | dp_1  | 0.000 | -1346.898 | -46167.301 | 
     +---------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][4]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][4]/ip (^) checked with  leading edge of 'clk'
Beginpoint: w2SramWeOffChip              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       145.000
+ Phase Shift                 50000.000
= Required Time               48508.102
- Arrival Time                3680.801
= Slack Time                  44827.301
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                              |       |                          |         |          |   Time   |   Time    | 
     |------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip              |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45268.902 | 
     | FE_OFC17_w2SramWeOffChip/ip  |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45285.602 | 
     | FE_OFC17_w2SramWeOffChip/op  |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45445.301 | 
     | U4278/ip                     |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45445.699 | 
     | U4278/op                     |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45600.301 | 
     | U4298/s                      |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45601.000 | 
     | U4298/op                     |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45846.801 | 
     | U4302/ip                     |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45847.102 | 
     | U4302/op                     |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45925.301 | 
     | U4303/ip1                    |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45925.500 | 
     | U4303/op                     |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 46046.199 | 
     | U4304/ip2                    |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 46046.500 | 
     | U4304/op                     |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 47081.801 | 
     | U8807/ip                     |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 47084.301 | 
     | U8807/op                     |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 47148.699 | 
     | U8808/ip1                    |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 47148.801 | 
     | U8808/op                     |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48203.602 | 
     | U8813/s                      |   ^   | n8731                    | mux2_1  |    2.800 | 3379.102 | 48206.402 | 
     | U8813/op                     |   ^   | n3937                    | mux2_1  |  301.400 | 3680.500 | 48507.801 | 
     | WEIGHT_2/mem_w2_reg[4][4]/ip |   ^   | n3937                    | dp_1    |    0.300 | 3680.801 | 48508.102 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                              |       |       |       |       |   Time    |    Time    | 
     |------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                          |   ^   | clk   |       |       | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip    |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip    |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip    |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip   |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op   |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L5_158/ip  |   ^   | n_308 | cd_8  | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L5_158/op  |   ^   | n_263 | cd_8  | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L6_15/ip   |   ^   | n_263 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L6_15/op   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L7_61/ip   |   ^   | n_259 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | AZ_ccl_BUF_clk_G0_L7_61/op   |   ^   | n_257 | buf_4 | 0.000 | -1346.898 | -46174.199 | 
     | WEIGHT_2/mem_w2_reg[4][4]/ck |   ^   | n_257 | dp_1  | 0.000 | -1346.898 | -46174.199 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][10]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][10]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.699
+ Phase Shift                 50000.000
= Required Time               48508.402
- Arrival Time                3679.398
= Slack Time                  44829.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.602 | 45270.605 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.301 | 45287.305 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  618.000 | 45447.004 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.398 | 45447.402 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  773.000 | 45602.004 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.699 | 45602.703 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.500 | 45848.504 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.801 | 45848.805 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1098.000 | 45927.004 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.199 | 45927.203 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.898 | 46047.902 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.199 | 46048.203 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.500 | 47083.504 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.500 | 2257.000 | 47086.004 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.400 | 2321.398 | 47150.402 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2321.500 | 47150.504 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.301 | 48205.305 | 
     | U8819/s                       |   ^   | n8731                    | mux2_1  |    4.200 | 3380.500 | 48209.504 | 
     | U8819/op                      |   ^   | n3931                    | mux2_1  |  298.700 | 3679.199 | 48508.203 | 
     | WEIGHT_2/mem_w2_reg[4][10]/ip |   ^   | n3931                    | dp_1    |    0.200 | 3679.398 | 48508.402 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L5_160/ip   |   ^   | n_308 | buf_2 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L5_160/op   |   ^   | n_307 | buf_2 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L6_20/ip    |   ^   | n_307 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L6_20/op    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L7_90/ip    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L7_90/op    |   ^   | n_302 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L8_9/ip     |   ^   | n_302 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | AZ_ccl_BUF_clk_G0_L8_9/op     |   ^   | n_301 | buf_4 | 0.000 | -1346.898 | -46175.902 | 
     | WEIGHT_2/mem_w2_reg[4][10]/ck |   ^   | n_301 | dp_1  | 0.000 | -1346.898 | -46175.902 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin WEIGHT_2/mem_w2_reg[4][11]/ck 
Endpoint:   WEIGHT_2/mem_w2_reg[4][11]/ip (^) checked with  leading edge of 
'clk'
Beginpoint: w2SramWeOffChip               (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: constraint_rule
Other End Arrival Time        -1346.897
- Setup                       144.500
+ Phase Shift                 50000.000
= Required Time               48508.602
- Arrival Time                3679.000
= Slack Time                  44829.602
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                 441.600
     = Beginpoint Arrival Time          441.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |           Net            |  Cell   |  Delay   |  Arrival |  Required | 
     |                               |       |                          |         |          |   Time   |   Time    | 
     |-------------------------------+-------+--------------------------+---------+----------+----------+-----------| 
     | w2SramWeOffChip               |   ^   | w2SramWeOffChip          |         |          |  441.598 | 45271.199 | 
     | FE_OFC17_w2SramWeOffChip/ip   |   ^   | w2SramWeOffChip          | buf_2   |   16.700 |  458.297 | 45287.898 | 
     | FE_OFC17_w2SramWeOffChip/op   |   ^   | FE_OFN17_w2SramWeOffChip | buf_2   |  159.700 |  617.996 | 45447.598 | 
     | U4278/ip                      |   ^   | FE_OFN17_w2SramWeOffChip | inv_1   |    0.400 |  618.395 | 45447.996 | 
     | U4278/op                      |   v   | n8718                    | inv_1   |  154.600 |  772.996 | 45602.598 | 
     | U4298/s                       |   v   | n8718                    | mux2_1  |    0.700 |  773.695 | 45603.297 | 
     | U4298/op                      |   v   | n4051                    | mux2_1  |  245.800 | 1019.496 | 45849.098 | 
     | U4302/ip                      |   v   | n4051                    | inv_1   |    0.300 | 1019.797 | 45849.398 | 
     | U4302/op                      |   ^   | n4053                    | inv_1   |   78.200 | 1097.996 | 45927.598 | 
     | U4303/ip1                     |   ^   | n4053                    | nand2_1 |    0.200 | 1098.195 | 45927.797 | 
     | U4303/op                      |   v   | n4055                    | nand2_1 |  120.700 | 1218.895 | 46048.496 | 
     | U4304/ip2                     |   v   | n4055                    | nor2_1  |    0.300 | 1219.195 | 46048.797 | 
     | U4304/op                      |   ^   | n8729                    | nor2_1  | 1035.300 | 2254.496 | 47084.098 | 
     | U8807/ip                      |   ^   | n8729                    | inv_1   |    2.500 | 2256.996 | 47086.598 | 
     | U8807/op                      |   v   | n8730                    | inv_1   |   64.400 | 2321.395 | 47150.996 | 
     | U8808/ip1                     |   v   | n8730                    | nor2_1  |    0.100 | 2321.496 | 47151.098 | 
     | U8808/op                      |   ^   | n8731                    | nor2_1  | 1054.800 | 3376.297 | 48205.898 | 
     | U8820/s                       |   ^   | n8731                    | mux2_1  |    5.000 | 3381.297 | 48210.898 | 
     | U8820/op                      |   ^   | n3930                    | mux2_1  |  297.600 | 3678.898 | 48508.500 | 
     | WEIGHT_2/mem_w2_reg[4][11]/ip |   ^   | n3930                    | dp_1    |    0.100 | 3679.000 | 48508.602 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay           -1346.897
     = Beginpoint Arrival Time          -1346.897
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell | Delay |  Arrival  |  Required  | 
     |                               |       |       |       |       |   Time    |    Time    | 
     |-------------------------------+-------+-------+-------+-------+-----------+------------| 
     | clk                           |   ^   | clk   |       |       | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/ip     |   ^   | clk   | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L1_1/op     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/ip     |   ^   | n_312 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L2_1/op     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/ip     |   ^   | n_310 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L3_6/op     |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/ip    |   ^   | n_309 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L4_25/op    |   ^   | n_308 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L5_160/ip   |   ^   | n_308 | buf_2 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L5_160/op   |   ^   | n_307 | buf_2 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L6_20/ip    |   ^   | n_307 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L6_20/op    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L7_90/ip    |   ^   | n_306 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L7_90/op    |   ^   | n_302 | buf_4 | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L8_7/ip     |   ^   | n_302 | cd_8  | 0.000 | -1346.898 | -46176.500 | 
     | AZ_ccl_BUF_clk_G0_L8_7/op     |   ^   | n_304 | cd_8  | 0.000 | -1346.898 | -46176.500 | 
     | WEIGHT_2/mem_w2_reg[4][11]/ck |   ^   | n_304 | dp_1  | 0.000 | -1346.898 | -46176.500 | 
     +----------------------------------------------------------------------------------------+ 

