
---------- Begin Simulation Statistics ----------
simSeconds                                   0.006569                       # Number of seconds simulated (Second)
simTicks                                   6568593500                       # Number of ticks simulated (Tick)
finalTick                                  6568593500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     62.52                       # Real time elapsed on the host (Second)
hostTickRate                                105069309                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8604688                       # Number of bytes of host memory used (Byte)
simInsts                                     11875539                       # Number of instructions simulated (Count)
simOps                                       18974340                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   189957                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     303507                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         13137188                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.106239                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.903964                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        23288113                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      874                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       21706055                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  17339                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              4314582                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           9561751                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  94                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            12988151                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.671220                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.396942                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7539005     58.05%     58.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    907286      6.99%     65.03% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    586075      4.51%     69.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1003197      7.72%     77.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    789565      6.08%     83.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    601872      4.63%     87.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    809986      6.24%     94.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    419828      3.23%     97.45% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    331337      2.55%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              12988151                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  322824     61.10%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     61.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                    138      0.03%     61.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     61.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    126      0.02%     61.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    22      0.00%     61.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     61.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     61.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     61.16% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   86      0.02%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     61.18% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 173957     32.93%     94.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 23478      4.44%     98.55% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1052      0.20%     98.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             6631      1.26%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        54193      0.25%      0.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      15755940     72.59%     72.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           48      0.00%     72.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         73831      0.34%     73.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       147212      0.68%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1413      0.01%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     73.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         8705      0.04%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        32536      0.15%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           24      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        19326      0.09%     74.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       152776      0.70%     74.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     74.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     74.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3146      0.01%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt         6796      0.03%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult         3436      0.02%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     74.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3397263     15.65%     90.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1495321      6.89%     97.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       178601      0.82%     98.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       375488      1.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       21706055                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.652260                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              528315                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024340                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 55003056                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26468450                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        20454496                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1942852                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1135709                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           930521                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    21205060                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       975117                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    161781                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            1353                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          149037                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        3869324                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1907822                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       568064                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       218791                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         1782      0.08%      0.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        210749      9.48%      9.56% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       222122      9.99%     19.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1073      0.05%     19.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1694322     76.21%     95.81% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        77927      3.51%     99.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.31% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        15255      0.69%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2223230                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1584      0.20%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        33842      4.18%      4.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        45752      5.65%     10.03% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          531      0.07%     10.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       688476     85.06%     95.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        31799      3.93%     99.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7393      0.91%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        809377                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          425      0.62%      0.62% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           12      0.02%      0.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          551      0.80%      1.43% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          203      0.29%      1.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        66333     95.99%     97.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          451      0.65%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1130      1.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        69105                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          198      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       176906     12.51%     12.53% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       176369     12.47%     25.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          542      0.04%     25.04% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1005846     71.14%     96.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        46128      3.26%     99.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.44% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         7862      0.56%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      1413851                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          198      0.31%      0.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.31% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          366      0.58%      0.89% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          180      0.28%      1.18% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        61207     96.76%     97.93% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          263      0.42%     98.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.35% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1044      1.65%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        63258                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       805928     36.25%     36.25% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1197437     53.86%     90.11% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       210735      9.48%     99.59% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         9130      0.41%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2223230                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        32697     49.62%     49.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        32973     50.04%     99.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           12      0.02%     99.67% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          216      0.33%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        65898                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1696104                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       901301                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             69105                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1275                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        35150                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         33955                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2223230                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                33380                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1809585                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.813944                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1956                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           16328                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               9130                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             7198                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1782      0.08%      0.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       210749      9.48%      9.56% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       222122      9.99%     19.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1073      0.05%     19.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1694322     76.21%     95.81% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        77927      3.51%     99.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.31% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        15255      0.69%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2223230                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          253      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       210736     50.95%     51.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          808      0.20%     51.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1065      0.26%     51.46% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       184863     44.69%     96.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          665      0.16%     96.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.31% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        15255      3.69%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        413645                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          551      1.65%      1.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        32378     97.00%     98.65% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          451      1.35%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        33380                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          551      1.65%      1.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        32378     97.00%     98.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          451      1.35%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        33380                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        16328                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         9130                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         7198                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1333                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        17661                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               257037                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 257032                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              80125                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 176906                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              176906                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         4303386                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             780                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             68679                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     12394741                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.530838                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.592291                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         7625017     61.52%     61.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1548325     12.49%     74.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          343706      2.77%     76.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          695017      5.61%     82.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          210409      1.70%     84.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          443123      3.58%     87.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          201792      1.63%     89.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          233267      1.88%     91.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1094085      8.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     12394741                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          16                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                176911                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        29003      0.15%      0.15% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     13619830     71.78%     71.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           37      0.00%     71.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        64776      0.34%     72.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       143966      0.76%     73.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     73.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1344      0.01%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     73.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         8000      0.04%     73.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        18033      0.10%     73.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     73.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        16438      0.09%     73.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       150511      0.79%     74.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     74.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1485      0.01%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         4030      0.02%     74.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult         2015      0.01%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      3031933     15.98%     90.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1377260      7.26%     97.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       160725      0.85%     98.18% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       344930      1.82%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     18974340                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1094085                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             11875539                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               18974340                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       11875539                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         18974340                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.106239                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.903964                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            4914848                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             888231                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          18559055                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          3192658                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1722190                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        29003      0.15%      0.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     13619830     71.78%     71.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           37      0.00%     71.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        64776      0.34%     72.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd       143966      0.76%     73.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     73.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1344      0.01%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     73.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         8000      0.04%     73.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     73.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        18033      0.10%     73.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp           24      0.00%     73.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        16438      0.09%     73.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       150511      0.79%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     74.06% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1485      0.01%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         4030      0.02%     74.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     74.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     74.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult         2015      0.01%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3031933     15.98%     90.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1377260      7.26%     97.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       160725      0.85%     98.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite       344930      1.82%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     18974340                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      1413851                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      1228343                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       185310                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      1005846                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       407807                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       176911                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       176906                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data        3548607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3548607                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3548607                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3548607                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       108062                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          108062                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       108062                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         108062                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   7265231963                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   7265231963                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   7265231963                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   7265231963                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3656669                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3656669                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3656669                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3656669                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.029552                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.029552                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.029552                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.029552                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 67232.070136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 67232.070136                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 67232.070136                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 67232.070136                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        63098                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         1237                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         1371                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      46.023341                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   137.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        38267                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             38267                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        52617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         52617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        52617                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        52617                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        55445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        55445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        55445                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        55445                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3914511963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3914511963                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3914511963                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3914511963                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015163                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015163                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 70601.712742                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 70601.712742                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 70601.712742                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 70601.712742                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  54933                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            8                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total            8                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data        46500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total        46500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total            8                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total            8                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1863027                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1863027                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        71468                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         71468                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4305145500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4305145500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1934495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1934495                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.036944                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.036944                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 60238.785191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 60238.785191                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        52609                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        52609                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        18859                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        18859                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    991454000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    991454000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52571.928522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52571.928522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1685580                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1685580                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        36594                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        36594                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2960086463                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2960086463                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1722174                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1722174                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.021249                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.021249                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 80889.939963                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 80889.939963                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36586                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36586                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2923057963                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2923057963                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.021244                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.021244                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 79895.532799                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 79895.532799                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.689088                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3604068                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              55445                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              65.002579                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              179500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.689088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           95                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          189                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per tasystem.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           29308925                       # Number of tasystem.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4445186000                       # Cumulative time (in ticsystem.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1540560                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               7700076                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   3393094                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                284340                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  70081                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              1157924                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1404                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               24230186                       # Number of instructions handled by decode (Count)
system.system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycsystem.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocsystem.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4445186000                       # Cumulative time (isystem.cpu.dtb_walker_cache.power_state.system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
systsystem.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
systsystem.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_wsystem.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accsystem.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4445186000                       # Cumulative tisystem.cpu.dtb_walker_cache.tags.power_state.system.cpu.executeStats0.numInsts            24720552                       # Number of executed instructions (Count)
system.cpu.system.cpu.executeStats0.numInsts            21544267                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          1589051                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3549612                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1861102                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            1.639945                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        8399980                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites      10543132                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         917096                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        572003                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      27857860                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     16282994                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           5410714                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      8768940                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          756                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            1417302                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      11302578                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  142896                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1014                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7235                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1495828                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 19700                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           12988151                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.910534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.127997                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  8987357     69.20%     69.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   118295      0.91%     70.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   284649      2.19%     72.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   327682      2.52%     74.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   251262      1.93%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   443666      3.42%     80.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   290324      2.24%     82.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   100986      0.78%     83.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2183930     16.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             12988151                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              15020400                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.143350                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            2223230                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.169232                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      1605826                       # ICache total stall cycles (Cycle)
system.cpu.fsystem.cpu.icache.demandHits::cpu.inst        2199610                       # number of demand (read+write) hits (Count)
system.csystem.cpu.icache.demandHits::cpu.inst        1493024                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1493024                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1493024                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1493024                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2804                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2804                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2804                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2804                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    207716999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    207716999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    207716999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    207716999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1495828                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1495828                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1495828                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1495828                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001875                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001875                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001875                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001875                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 74078.815621                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 74078.815621                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 74078.815621                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 74078.815621                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          711                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           10                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      71.100000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1675                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1675                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           617                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          617                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          617                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2187                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2187                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2187                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2187                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    166409499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    166409499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    166409499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    166409499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001462                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001462                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001462                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001462                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 76090.305898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 76090.305898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 76090.305898                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 76090.305898                       # average overall mshr miss latsystem.cpu.icache.ReadReq.hits::cpu.inst      2199610                       # number of ReadReq hits (Count)
system.cpu.icache.Resystem.cpu.icache.ReadReq.hits::cpu.inst      1493024                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1493024                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2804                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2804                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    207716999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    207716999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1495828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1495828                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001875                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001875                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 74078.815621                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 74078.815621                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          617                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          617                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2187                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2187                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    166409499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    166409499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001462                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 76090.305898                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpsystem.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4445186000                       # Cumulative time (in ticks) isystem.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           510.181522                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1495211                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2187                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             683.681299                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   510.181522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.996448                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.996448                       # Average percentage of cache occupancy ((Ratisystem.cpu.icache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          512                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11968811                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11968811                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     70081                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     523329                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2792165                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               23288987                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 1497                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  3869324                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1907822                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   808                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2792678                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            633                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          37274                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        40512                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                77786                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 21472652                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                21385017                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  16041640                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  25505663                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.627823                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.628944                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     1583497                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  676654                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1843                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 633                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 185624                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    8                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1285                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            3192655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.968460                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            20.242887                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                3136686     98.25%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1255      0.04%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                10132      0.32%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  671      0.02%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  175      0.01%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  147      0.00%     98.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  137      0.00%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  127      0.00%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  272      0.01%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1098      0.03%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               1762      0.06%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1993      0.06%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2971      0.09%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4429      0.14%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              12736      0.40%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2305      0.07%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2022      0.06%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               4230      0.13%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1246      0.04%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2160      0.07%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               3668      0.11%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                470      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 87      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                163      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                274      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                130      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                102      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 78      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 67      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 75      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              987      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              886                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              3192655                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 3540910                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1861119                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     23968                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     28642                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 1496862                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1315                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  70081                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1656958                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4369366                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          15077                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   3498998                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               3377671                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               23910212                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                130578                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                3153928                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            49541529                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    91838636                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 31385265                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1030260                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              41177048                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  8364358                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     833                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 807                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1501758                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         34566175                       # The number of ROB reads (Count)
system.cpu.rob.writes                        47150448                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11875539                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   18974340                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    64                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    180                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   9307                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      9487                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   180                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  9307                       # number of overall hits (Count)
system.l2.overallHits::total                     9487                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 2003                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                46138                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   48141                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                2003                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               46138                       # number of overall misses (Count)
system.l2.overallMisses::total                  48141                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       161170000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      3732363000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         3893533000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      161170000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     3732363000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        3893533000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2183                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              55445                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 57628                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2183                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             55445                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                57628                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.917545                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.832140                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.835375                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.917545                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.832140                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.835375                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80464.303545                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 80895.639169                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    80877.692611                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80464.303545                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 80895.639169                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   80877.692611                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                32529                       # number of writebacks (Count)
system.l2.writebacks::total                     32529                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             2003                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            46138                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               48141                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2003                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           46138                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              48141                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    141140000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   3270983000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     3412123000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    141140000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   3270983000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    3412123000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.917545                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.832140                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.835375                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.917545                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.832140                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.835375                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70464.303545                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70895.639169                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70877.692611                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70464.303545                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70895.639169                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70877.692611                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          44758                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             30                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu.inst             180                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                180                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2003                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2003                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    161170000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    161170000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2183                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2183                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.917545                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.917545                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80464.303545                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80464.303545                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2003                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2003                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    141140000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    141140000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.917545                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.917545                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70464.303545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70464.303545                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                762                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   762                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            35824                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               35824                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   2859768000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     2859768000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          36586                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             36586                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.979172                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.979172                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 79828.271550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 79828.271550                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        35824                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           35824                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   2501528000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   2501528000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.979172                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.979172                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 69828.271550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 69828.271550                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           8545                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              8545                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        10314                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           10314                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    872595000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    872595000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        18859                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         18859                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.546901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.546901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 84602.966841                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 84602.966841                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        10314                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        10314                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    769455000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    769455000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.546901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.546901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 74602.966841                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 74602.966841                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1671                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1671                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1671                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1671                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        38267                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            38267                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        38267                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        38267                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4014.918454                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       114202                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      48854                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.337618                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      53.520724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       128.138390                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3833.259341                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.013067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.031284                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.935854                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.980205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   12                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  136                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3946                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     962710                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    962710                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     32529.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2003.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     46102.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000831460750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2019                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2019                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              127862                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              30523                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       48141                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      32529                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     48141                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    32529                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     36                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read resystem.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Seconsyssystem.mem_ctrls.priorityMaxLatency      0.000305724250                       # per QoS priority maximum requsystem.mem_ctrls.readPktSize::3  system.mem_ctrls.numReadWriteTurnArounds          290                       # Nsystem.mem_ctrls.readPktSize::4                 system.mem_ctrls.numWriteReadTurnArounds          290           system.mem_ctrls.readPktSize::5                     0          system.mem_ctrls.numStayReadState               5system.mem_ctrls.readPktSize::6                 48141                       # Rsystem.mem_ctrls.numStayWriteStatsystem.mem_ctrls.writePktSize::0                    0                       # Write request sizesystem.mem_ctrls.system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (logsystem.mem_system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                32529                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   44140                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    2846                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (system.system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Cosystesystem.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incosystem.memsystem.mem_system.mem_ctrls.rdQLenPdf::14                      0                       # What read queusystem.mem_ctrls.writePktSsystem.mem_ctrlssystem.mem_ctrls.rdQLenPdf::15                      0                  system.mem_ctrls.writePktSize::4system.mem_ctrls.writeReqs     system.mem_ctrls.rdQLenPdf::16                    system.mem_ctrls.writePktSize::5       system.mem_ctrls.readBursts                  system.mem_ctrls.rdQLenPdf::1system.mem_ctrls.writePktSize::6                 5015                       # Write requessystem.mem_ctrlsystem.msystem.mem_ctrls.rdQLenPdf::0                   17780                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::1                    3466                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::2                     847                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::3                     310                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see system.msystem.mem_ctrls.rdQLenPdf::7          system.mem_ctrls.numWrRetry                         0                       # Number ofsystem.msystem.mem_ctrls.rdQLenPdf::8             system.mem_ctrls.readPktSize::0                     0                       # Read rsystem.msystem.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incosystem.mem_ctsystemsysystem.mem_ctrls.rdQLenPdf::10                      0                       # What read quesystem.mem_ctrls.resystem.mem_ctrls.readPktsystem.mem_ctrls.rdQLenPdf::11                      0                system.mem_ctrls.wrsystem.mem_ctrls.readPktSize::4       system.mem_ctrls.rdQLenPdf::30                      0   system.mem_ctrls.wsystem.mem_ctrls.readPktSize::5                     0       system.mem_ctrls.rdQLenPdf::31     system.mem_ctrls.system.mem_ctrls.readPktSize::6                 52968                       # Readsystem.mem_ctrls.wrQLenPdf::0 system.mem_ctrls.writePktSize::0                    0                       # Write request sizessystem.msystem.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length doesystem.mem_ctrlssystem.mem_ctrsystem.mem_ctrls.wrQLenPdf::2                       1                       # What system.mem_ctrlssystem.mem_ctrls.writePktSize::3    system.mem_ctrls.wrQLenPdf::3                       1        system.mem_ctrlssystem.mem_ctrls.writePktSize::4                    0     system.mem_ctrls.wrQLenPdf::4                       1  system.mem_ctrls.writePktSize::5                    0                       # Wrsystem.mem_ctrls.wrQLenPdf::5    system.mem_ctrls.writePktSize::6                32938                       # Write request sizes (logsystem.mem_system.mem_ctrls.rdQLenPdf::0                   42792                       # What read queue length does an incoming req sesystem.memsystem.mem_ctrls.rdQLenPdf::1                    7500                       # What read queue length does an incoming req seesystem.mesystem.mem_ctrls.rdQLenPdf::2                    2139                       # What read queue length does an incoming req see system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   1997                       # What write queue length does an incoming req see (Count)ssystem.mem_ctrls.wrQLenPdf::18                   2015                       # What write queue length does an incoming req see (Countsysystem.mem_ctrls.wrQLenPdf::19                   2018                       # What write queue length does an incoming req see (Counsyssystem.mem_ctrls.wrQLenPdf::20                   2022                       # What write queue length does an incoming req see (Cousystsystem.mem_ctrls.wrQLenPdf::21                   2025                       # What write queue length does an incoming req see (Cosystesystem.mem_ctrls.wrQLenPdf::22                   2025                       # What write queue length does an incoming req see (Csystemsystem.mem_ctrls.wrQLenPdf::23                   2024                       # What write queue length does an incoming req see (system.system.mem_ctrls.wrQLenPdf::24                   2030                       # What write queue length does an incoming req see system.msystem.mem_ctrls.wrQLenPdf::25                   2024                       # What write queue length does an incoming req seesystem.mesystem.mem_ctrls.wrQLenPdf::26                   2028                       # What write queue length does an incoming req sesystem.memsystem.mem_ctrls.wrQLenPdf::27                   2025                       # What write queue length does an incoming req ssystem.mem_system.mem_ctrls.wrQLenPdf::28                   2020                       # What write queue length does an incoming req system.mem_csystem.mem_ctrls.wrQLenPdf::29                   2022                       # What write queue length does an incoming reqsystem.mem_ctsystem.mem_ctrls.wrQLenPdf::30                   2020                       # What write queue length does an incoming resystem.mem_ctrsystem.mem_ctrls.wrQLenPdf::31                   2019                       # What write queue length does an incoming rsystem.mem_ctrlsystem.mem_ctrls.wrQLenPdf::32                   2019                       # What write queue length does an incoming system.mem_ctrlssystem.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incomingsystem.mem_ctrls.system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incominsystem.mem_ctrls.rsystem.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incomisystem.mem_ctrls.rdsystem.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incomsystem.mem_ctrls.rdQsystem.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incosystem.mem_ctrls.wrQLsystem.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incosystem.mem_system.mem_ctrls.wrQLenPdf::26                    293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    290                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Countsystem.mem_ctrls.rdPerTurnAround::3584-3711            1      0.05%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.098564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.092230                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.472948                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1929     95.54%     95.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                3      0.15%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               69      3.42%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               15      0.74%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.10%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3081024                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2081856                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              469053839.30365002                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              316940909.80055320                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    6566892500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      81404.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       128192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2950528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2080192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 19515897.885902058333                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 449187181.395834565163                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 316687583.118060231209                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         2003                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        46138                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        32529                       # Per-requestor write serviced memory accesssystem.mem_ctrls.wrPerTurnAround::total           290                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1437120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys        system.mem_ctrls.requestorReadAvgLat::cpu.inst     29305.42                       # Per-requestosystem.mem_ctrls.avgRdBWSys              296548470.2system.mem_ctrls.requestorReadAvgLat::cpu.data     30012.64                       # Per-system.mem_ctrls.avgWrBWSys              66229818.66760156  system.mem_ctrls.requestorWriteAvgLat::writebacks   4714046.44                  system.mem_ctrls.totGap                    4842493500                   system.mem_ctrls.dram.bytesRead::cpu.inst       128192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2952832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3081024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       128192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       128192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2081856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2081856                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         2003                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        46138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           48141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        32529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          32529                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       19515898                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      449537941                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         469053839                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     19515898                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      19515898                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_system.mem_ctrls.dram.bytesRead::cpu.inst       240384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1196736                       # Number of bytes read from this memory (Bysystsystem.mem_ctrls.dram.bytesRead::total        1437120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       240384                       # Number of instructions bytes read from this memory system.system.mem_ctrls.dram.bytesInstRead::total       240384                       # Number of instructions bytes read from thissystem.mem_ctrlsystem.mem_ctrls.dram.bytesWritten::writebacks       320960                       # Number of bytes written to thissystem.mem_ctrlsystem.mem_ctrls.dram.bytesWritten::total       320960                       # Number of bytes wrisystem.mem_ctrls.dram.writesystem.mem_ctrls.dram.numReads::cpu.inst         3756                       # Number ofsystem.mem_ctrls.dram.perBankRdBursts::0         32system.mem_ctrls.dram.numReads::cpu.data        18699    system.mem_ctrls.dram.perBankRdBursts::1         3118                       # Persystem.mem_ctrls.dram.numResystem.mem_ctrls.dram.perBankRdBursts::2         3042                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3180                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2981               system.mem_ctrls.dram.bwRead::cpu.inst  system.mem_ctrls.dram.perBankRdBursts::6         2993                       # Per bank writesystem.mem_ctrlssystem.mem_ctrls.dram.perBankRdBursts::7         2769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3002                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3010                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3089                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2984                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2843                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2071                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1916                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         1958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1904                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         1973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         1977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         1980                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               541453250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             240525000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1443422000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11255.65                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30005.65                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               40308                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              29576                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            83.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           90.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   481.140086                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   277.982783                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   413.218444                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         3009     28.06%     28.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1922     17.93%     45.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          786      7.33%     53.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          465      4.34%     57.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          301      2.81%     60.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          412      3.84%     64.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          322      3.00%     67.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          237      2.21%     69.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3268     30.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           3078720                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2080192                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              468.703079                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              316.687583                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    6.14                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.47                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        40341000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        21434160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      174737220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      86458860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 518141520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1727940750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1067232000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    3636285510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   553.586626                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2744265750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    219180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3605147750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0system.mem_ctrls.dram.rank0.actEnergy        31944360                       # Energy for activate system.mem_ctrls.dram.rank1.actEnergy        36228360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        19255830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      168732480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      83206800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 518141520.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1664820660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1120385760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    3610771410                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   549.702369                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2882881500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    219180000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3466532000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12317                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         32529                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             11105                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              35824                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             35824                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          12317                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       139916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       139916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  139916                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      5162880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      5162880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5162880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              48141                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    48141    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                48141                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           225888500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          254653250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          91775                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        43634                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Cosystem.tol2bus.transDist::ReadResp              35503                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         9415                       system.tol2bus.transDist::ReadResp              21046                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        70796                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1675                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            28895                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             36586                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            36586                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2187                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         18859                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6045                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       165823                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 171868                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       246912                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5997568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 6244480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           44762                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2082112                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            102390                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.011378                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.106060                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  101225     98.86%     98.86% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1165      1.14%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              102390                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6568593500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           97062000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3280500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          83167500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        114240                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        56608                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1157                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1157                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
Simulation Statistics   ----------
   29977                       # Transaction distribsystem.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4846155500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          119388000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          58751495                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          46379979                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        139134                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        69055                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            1065                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         1065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
opFanout::max_value       system.tol2bus.snoopFanout::3                       0      0.00%   system.tol2bus.snoopFanout::total           system.tol2bus.snoopFanout::4                       0      0.00%   system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7769211000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          540522498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         336739936                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          84644424                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        560691                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       279787                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests          265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requessystem.tol2bus.snoop_filter.totRequests        163739                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        81352                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           76                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tsystem.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
 hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
