Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Wed Sep 14 09:59:44 2022
| Host         : pc182-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -datasheet -max_paths 10 -file xilinx_kc705_timing.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 122 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.158        0.000                      0                77095        0.052        0.000                      0                77095        0.264        0.000                       0                 20957  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk200_p              {0.000 2.500}        5.000           200.000         
  builder_mmcm_fb     {0.000 2.500}        5.000           200.000         
  main_crg_clkout0    {0.000 4.000}        8.000           125.000         
  main_crg_clkout1    {0.000 1.000}        2.000           500.000         
  main_crg_clkout2    {0.000 2.500}        5.000           200.000         
  main_s7mmcm_clkout  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                    3.955        0.000                      0                    7        0.183        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_mmcm_fb                                                                                                                                                       3.929        0.000                       0                     2  
  main_crg_clkout0          0.158        0.000                      0                38649        0.052        0.000                      0                38649        3.232        0.000                       0                 10820  
  main_crg_clkout1                                                                                                                                                      0.592        0.000                       0                   237  
  main_crg_clkout2          1.581        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    12  
  main_s7mmcm_clkout        0.302        0.000                      0                38259        0.070        0.000                      0                38259        4.232        0.000                       0                  9876  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         0.184        0.000                      0                  166        0.644        0.000                      0                  166  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.223ns (23.871%)  route 0.711ns (76.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 9.724 - 5.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.810     5.108    main_crg_clkin
    SLICE_X127Y39        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y39        FDCE (Prop_fdce_C_Q)         0.223     5.331 r  FDCE_4/Q
                         net (fo=1, routed)           0.711     6.042    builder_reset4
    SLICE_X133Y27        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.665     9.724    main_crg_clkin
    SLICE_X133Y27        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.330    10.055    
                         clock uncertainty           -0.035    10.019    
    SLICE_X133Y27        FDCE (Setup_fdce_C_D)       -0.022     9.997    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.223ns (24.604%)  route 0.683ns (75.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.504ns = ( 9.504 - 5.000 ) 
    Source Clock Delay      (SCD):    4.861ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.563     4.861    main_crg_clkin
    SLICE_X96Y73         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.223     5.084 r  FDCE/Q
                         net (fo=1, routed)           0.683     5.767    builder_reset0
    SLICE_X107Y66        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.445     9.504    main_crg_clkin
    SLICE_X107Y66        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.328     9.833    
                         clock uncertainty           -0.035     9.797    
    SLICE_X107Y66        FDCE (Setup_fdce_C_D)       -0.022     9.775    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.015ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.223ns (25.281%)  route 0.659ns (74.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.730ns = ( 9.730 - 5.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.812     5.110    main_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.223     5.333 r  FDCE_3/Q
                         net (fo=1, routed)           0.659     5.992    builder_reset3
    SLICE_X127Y39        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.671     9.730    main_crg_clkin
    SLICE_X127Y39        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.330    10.061    
                         clock uncertainty           -0.035    10.025    
    SLICE_X127Y39        FDCE (Setup_fdce_C_D)       -0.019    10.006    FDCE_4
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.057ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.223ns (22.626%)  route 0.763ns (77.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 9.732 - 5.000 ) 
    Source Clock Delay      (SCD):    4.888ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.590     4.888    main_crg_clkin
    SLICE_X112Y57        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.223     5.111 r  FDCE_2/Q
                         net (fo=1, routed)           0.763     5.873    builder_reset2
    SLICE_X123Y49        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.673     9.732    main_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.255     9.988    
                         clock uncertainty           -0.035     9.952    
    SLICE_X123Y49        FDCE (Setup_fdce_C_D)       -0.022     9.930    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.930    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  4.057    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.223ns (26.074%)  route 0.632ns (73.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 9.786 - 5.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.803     5.101    main_crg_clkin
    SLICE_X137Y22        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y22        FDCE (Prop_fdce_C_Q)         0.223     5.324 r  FDCE_6/Q
                         net (fo=1, routed)           0.632     5.956    builder_reset6
    SLICE_X146Y11        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.727     9.786    main_crg_clkin
    SLICE_X146Y11        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.330    10.117    
                         clock uncertainty           -0.035    10.081    
    SLICE_X146Y11        FDCE (Setup_fdce_C_D)       -0.022    10.059    FDCE_7
  -------------------------------------------------------------------
                         required time                         10.059    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.227ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.223ns (32.814%)  route 0.457ns (67.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 9.513 - 5.000 ) 
    Source Clock Delay      (SCD):    4.878ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.580     4.878    main_crg_clkin
    SLICE_X107Y66        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDCE (Prop_fdce_C_Q)         0.223     5.101 r  FDCE_1/Q
                         net (fo=1, routed)           0.457     5.557    builder_reset1
    SLICE_X112Y57        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.454     9.513    main_crg_clkin
    SLICE_X112Y57        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.328     9.842    
                         clock uncertainty           -0.035     9.806    
    SLICE_X112Y57        FDCE (Setup_fdce_C_D)       -0.022     9.784    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -5.557    
  -------------------------------------------------------------------
                         slack                                  4.227    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.568%)  route 0.441ns (66.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 9.725 - 5.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.801     5.099    main_crg_clkin
    SLICE_X133Y27        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y27        FDCE (Prop_fdce_C_Q)         0.223     5.322 r  FDCE_5/Q
                         net (fo=1, routed)           0.441     5.763    builder_reset5
    SLICE_X137Y22        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.666     9.725    main_crg_clkin
    SLICE_X137Y22        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.330    10.056    
                         clock uncertainty           -0.035    10.020    
    SLICE_X137Y22        FDCE (Setup_fdce_C_D)       -0.022     9.998    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -5.763    
  -------------------------------------------------------------------
                         slack                                  4.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.100ns (19.358%)  route 0.417ns (80.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.661     2.158    main_crg_clkin
    SLICE_X112Y57        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y57        FDCE (Prop_fdce_C_Q)         0.100     2.258 r  FDCE_2/Q
                         net (fo=1, routed)           0.417     2.675    builder_reset2
    SLICE_X123Y49        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    main_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.204     2.452    
    SLICE_X123Y49        FDCE (Hold_fdce_C_D)         0.040     2.492    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.733%)  route 0.236ns (70.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.736     2.233    main_crg_clkin
    SLICE_X133Y27        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y27        FDCE (Prop_fdce_C_Q)         0.100     2.333 r  FDCE_5/Q
                         net (fo=1, routed)           0.236     2.570    builder_reset5
    SLICE_X137Y22        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.996     2.650    main_crg_clkin
    SLICE_X137Y22        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.384     2.265    
    SLICE_X137Y22        FDCE (Hold_fdce_C_D)         0.040     2.305    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.189%)  route 0.243ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.655     2.152    main_crg_clkin
    SLICE_X107Y66        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y66        FDCE (Prop_fdce_C_Q)         0.100     2.252 r  FDCE_1/Q
                         net (fo=1, routed)           0.243     2.495    builder_reset1
    SLICE_X112Y57        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.901     2.555    main_crg_clkin
    SLICE_X112Y57        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.364     2.190    
    SLICE_X112Y57        FDCE (Hold_fdce_C_D)         0.040     2.230    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.100ns (21.726%)  route 0.360ns (78.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.738     2.235    main_crg_clkin
    SLICE_X137Y22        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y22        FDCE (Prop_fdce_C_Q)         0.100     2.335 r  FDCE_6/Q
                         net (fo=1, routed)           0.360     2.696    builder_reset6
    SLICE_X146Y11        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.037     2.691    main_crg_clkin
    SLICE_X146Y11        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.384     2.306    
    SLICE_X146Y11        FDCE (Hold_fdce_C_D)         0.040     2.346    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.100ns (22.621%)  route 0.342ns (77.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.743     2.240    main_crg_clkin
    SLICE_X123Y49        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y49        FDCE (Prop_fdce_C_Q)         0.100     2.340 r  FDCE_3/Q
                         net (fo=1, routed)           0.342     2.683    builder_reset3
    SLICE_X127Y39        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.002     2.656    main_crg_clkin
    SLICE_X127Y39        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.384     2.271    
    SLICE_X127Y39        FDCE (Hold_fdce_C_D)         0.043     2.314    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.100ns (20.731%)  route 0.382ns (79.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.643     2.140    main_crg_clkin
    SLICE_X96Y73         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDCE (Prop_fdce_C_Q)         0.100     2.240 r  FDCE/Q
                         net (fo=1, routed)           0.382     2.623    builder_reset0
    SLICE_X107Y66        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.893     2.547    main_crg_clkin
    SLICE_X107Y66        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     2.182    
    SLICE_X107Y66        FDCE (Hold_fdce_C_D)         0.040     2.222    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.276%)  route 0.393ns (79.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.741     2.238    main_crg_clkin
    SLICE_X127Y39        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y39        FDCE (Prop_fdce_C_Q)         0.100     2.338 r  FDCE_4/Q
                         net (fo=1, routed)           0.393     2.732    builder_reset4
    SLICE_X133Y27        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.995     2.649    main_crg_clkin
    SLICE_X133Y27        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.384     2.264    
    SLICE_X133Y27        FDCE (Hold_fdce_C_D)         0.040     2.304    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.304    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X96Y73     FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X107Y66    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X112Y57    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y49    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X127Y39    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X133Y27    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X137Y22    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X146Y11    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X146Y11    FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X112Y57    FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X127Y39    FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X96Y73     FDCE/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X107Y66    FDCE_1/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X133Y27    FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X137Y22    FDCE_6/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X96Y73     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X107Y66    FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y49    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X127Y39    FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X133Y27    FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X137Y22    FDCE_6/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X107Y66    FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X96Y73     FDCE/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.236ns (3.389%)  route 6.727ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.727    16.704    sys_rst
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.421    16.748    sys_clk
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[17]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X77Y66         FDRE (Setup_fdre_C_R)       -0.384    16.862    main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[17]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.236ns (3.389%)  route 6.727ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.727    16.704    sys_rst
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.421    16.748    sys_clk
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[22]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X77Y66         FDRE (Setup_fdre_C_R)       -0.384    16.862    main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[22]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.236ns (3.389%)  route 6.727ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.727    16.704    sys_rst
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.421    16.748    sys_clk
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[23]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X77Y66         FDRE (Setup_fdre_C_R)       -0.384    16.862    main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[23]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.236ns (3.389%)  route 6.727ns (96.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.748ns = ( 16.748 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.727    16.704    sys_rst
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.421    16.748    sys_clk
    SLICE_X77Y66         FDRE                                         r  main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[24]/C
                         clock pessimism              0.562    17.311    
                         clock uncertainty           -0.064    17.246    
    SLICE_X77Y66         FDRE (Setup_fdre_C_R)       -0.384    16.862    main_basesoc_sdblock2mem_wishbonedmawriter_length_storage_reg[24]
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_uart_rx_fifo_level0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.236ns (3.386%)  route 6.734ns (96.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 16.757 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.734    16.712    sys_rst
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.430    16.757    sys_clk
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[2]/C
                         clock pessimism              0.562    17.320    
                         clock uncertainty           -0.064    17.255    
    SLICE_X99Y75         FDRE (Setup_fdre_C_R)       -0.384    16.871    main_basesoc_uart_rx_fifo_level0_reg[2]
  -------------------------------------------------------------------
                         required time                         16.871    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_uart_rx_fifo_level0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.236ns (3.386%)  route 6.734ns (96.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 16.757 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.734    16.712    sys_rst
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.430    16.757    sys_clk
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[3]/C
                         clock pessimism              0.562    17.320    
                         clock uncertainty           -0.064    17.255    
    SLICE_X99Y75         FDRE (Setup_fdre_C_R)       -0.384    16.871    main_basesoc_uart_rx_fifo_level0_reg[3]
  -------------------------------------------------------------------
                         required time                         16.871    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_uart_rx_fifo_level0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.970ns  (logic 0.236ns (3.386%)  route 6.734ns (96.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 16.757 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.734    16.712    sys_rst
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.430    16.757    sys_clk
    SLICE_X99Y75         FDRE                                         r  main_basesoc_uart_rx_fifo_level0_reg[4]/C
                         clock pessimism              0.562    17.320    
                         clock uncertainty           -0.064    17.255    
    SLICE_X99Y75         FDRE (Setup_fdre_C_R)       -0.384    16.871    main_basesoc_uart_rx_fifo_level0_reg[4]
  -------------------------------------------------------------------
                         required time                         16.871    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 0.236ns (3.351%)  route 6.806ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.833ns = ( 16.833 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.806    16.784    sys_rst
    SLICE_X135Y89        FDRE                                         r  main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.506    16.833    sys_clk
    SLICE_X135Y89        FDRE                                         r  main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.562    17.396    
                         clock uncertainty           -0.064    17.331    
    SLICE_X135Y89        FDRE (Setup_fdre_C_R)       -0.384    16.947    main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -16.784    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.042ns  (logic 0.236ns (3.351%)  route 6.806ns (96.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.833ns = ( 16.833 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.806    16.784    sys_rst
    SLICE_X135Y89        FDRE                                         r  main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.506    16.833    sys_clk
    SLICE_X135Y89        FDRE                                         r  main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.562    17.396    
                         clock uncertainty           -0.064    17.331    
    SLICE_X135Y89        FDRE (Setup_fdre_C_R)       -0.384    16.947    main_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         16.947    
                         arrival time                         -16.784    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdmem2block_dma_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.982ns  (logic 0.236ns (3.380%)  route 6.746ns (96.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 16.751 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 r  FDPE_1/Q
                         net (fo=8728, routed)        6.746    16.724    sys_rst
    SLICE_X78Y59         FDRE                                         r  main_basesoc_sdmem2block_dma_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.424    16.751    sys_clk
    SLICE_X78Y59         FDRE                                         r  main_basesoc_sdmem2block_dma_data_reg[17]/C
                         clock pessimism              0.562    17.314    
                         clock uncertainty           -0.064    17.249    
    SLICE_X78Y59         FDRE (Setup_fdre_C_R)       -0.361    16.888    main_basesoc_sdmem2block_dma_data_reg[17]
  -------------------------------------------------------------------
                         required time                         16.888    
                         arrival time                         -16.724    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_edabk_snn_param1_storage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.513%)  route 0.115ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.702     4.163    sys_clk
    SLICE_X99Y33         FDRE                                         r  main_edabk_snn_param1_storage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y33         FDRE (Prop_fdre_C_Q)         0.100     4.263 r  main_edabk_snn_param1_storage_reg[17]/Q
                         net (fo=5, routed)           0.115     4.378    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/DIB
    SLICE_X102Y33        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.961     4.924    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/WCLK
    SLICE_X102Y33        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/RAMB/CLK
                         clock pessimism             -0.729     4.194    
    SLICE_X102Y33        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.326    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_48_50/RAMB
  -------------------------------------------------------------------
                         required time                         -4.326    
                         arrival time                           4.378    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.154%)  route 0.117ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.658     4.119    sys_clk
    SLICE_X115Y64        FDRE                                         r  main_edabk_snn_param6_storage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDRE (Prop_fdre_C_Q)         0.100     4.219 r  main_edabk_snn_param6_storage_reg[4]/Q
                         net (fo=5, routed)           0.117     4.336    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/DIB
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.897     4.860    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/WCLK
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMB/CLK
                         clock pessimism             -0.709     4.150    
    SLICE_X116Y64        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.282    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMB
  -------------------------------------------------------------------
                         required time                         -4.282    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.154%)  route 0.117ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.658     4.119    sys_clk
    SLICE_X115Y64        FDRE                                         r  main_edabk_snn_param6_storage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDRE (Prop_fdre_C_Q)         0.100     4.219 r  main_edabk_snn_param6_storage_reg[3]/Q
                         net (fo=5, routed)           0.117     4.336    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/DIA
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.897     4.860    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/WCLK
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMA/CLK
                         clock pessimism             -0.709     4.150    
    SLICE_X116Y64        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.281    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMA
  -------------------------------------------------------------------
                         required time                         -4.281    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.787%)  route 0.118ns (54.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.117ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.656     4.117    sys_clk
    SLICE_X115Y67        FDRE                                         r  main_edabk_snn_param6_storage_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y67        FDRE (Prop_fdre_C_Q)         0.100     4.217 r  main_edabk_snn_param6_storage_reg[15]/Q
                         net (fo=5, routed)           0.118     4.336    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/DIA
    SLICE_X116Y68        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.893     4.856    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/WCLK
    SLICE_X116Y68        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/RAMA/CLK
                         clock pessimism             -0.709     4.146    
    SLICE_X116Y68        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.277    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_207_209/RAMA
  -------------------------------------------------------------------
                         required time                         -4.277    
                         arrival time                           4.336    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.409%)  route 0.120ns (54.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.658     4.119    sys_clk
    SLICE_X115Y64        FDRE                                         r  main_edabk_snn_param6_storage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y64        FDRE (Prop_fdre_C_Q)         0.100     4.219 r  main_edabk_snn_param6_storage_reg[5]/Q
                         net (fo=5, routed)           0.120     4.340    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/DIC
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.897     4.860    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/WCLK
    SLICE_X116Y64        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMC/CLK
                         clock pessimism             -0.709     4.150    
    SLICE_X116Y64        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.279    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_195_197/RAMC
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.340    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_edabk_snn_param3_storage_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.486%)  route 0.106ns (51.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.704     4.165    sys_clk
    SLICE_X95Y41         FDRE                                         r  main_edabk_snn_param3_storage_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y41         FDRE (Prop_fdre_C_Q)         0.100     4.265 r  main_edabk_snn_param3_storage_reg[19]/Q
                         net (fo=5, routed)           0.106     4.372    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/DIB
    SLICE_X94Y42         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.963     4.926    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/WCLK
    SLICE_X94Y42         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMB/CLK
                         clock pessimism             -0.746     4.179    
    SLICE_X94Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.311    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMB
  -------------------------------------------------------------------
                         required time                         -4.311    
                         arrival time                           4.372    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.722%)  route 0.105ns (51.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.655     4.116    sys_clk
    SLICE_X121Y69        FDRE                                         r  main_edabk_snn_param7_storage_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y69        FDRE (Prop_fdre_C_Q)         0.100     4.216 r  main_edabk_snn_param7_storage_reg[24]/Q
                         net (fo=5, routed)           0.105     4.322    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/DIC
    SLICE_X118Y69        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.893     4.856    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/WCLK
    SLICE_X118Y69        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMC/CLK
                         clock pessimism             -0.727     4.128    
    SLICE_X118Y69        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.257    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMC
  -------------------------------------------------------------------
                         required time                         -4.257    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.892%)  route 0.109ns (52.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    4.116ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.655     4.116    sys_clk
    SLICE_X121Y69        FDRE                                         r  main_edabk_snn_param7_storage_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y69        FDRE (Prop_fdre_C_Q)         0.100     4.216 r  main_edabk_snn_param7_storage_reg[23]/Q
                         net (fo=5, routed)           0.109     4.325    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/DIB
    SLICE_X118Y69        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.893     4.856    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/WCLK
    SLICE_X118Y69        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMB/CLK
                         clock pessimism             -0.727     4.128    
    SLICE_X118Y69        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.260    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_246_248/RAMB
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.325    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 main_edabk_snn_param3_storage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.644%)  route 0.110ns (52.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.704     4.165    sys_clk
    SLICE_X95Y41         FDRE                                         r  main_edabk_snn_param3_storage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y41         FDRE (Prop_fdre_C_Q)         0.100     4.265 r  main_edabk_snn_param3_storage_reg[18]/Q
                         net (fo=5, routed)           0.110     4.375    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/DIA
    SLICE_X94Y42         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.963     4.926    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/WCLK
    SLICE_X94Y42         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMA/CLK
                         clock pessimism             -0.746     4.179    
    SLICE_X94Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     4.310    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMA
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.375    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 main_edabk_snn_param0_storage_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.802%)  route 0.109ns (52.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    4.160ns
    Clock Pessimism Removal (CPR):    0.746ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.699     4.160    sys_clk
    SLICE_X87Y38         FDRE                                         r  main_edabk_snn_param0_storage_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y38         FDRE (Prop_fdre_C_Q)         0.100     4.260 r  main_edabk_snn_param0_storage_reg[13]/Q
                         net (fo=5, routed)           0.109     4.370    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/DIB
    SLICE_X86Y36         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.955     4.918    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/WCLK
    SLICE_X86Y36         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/RAMB/CLK
                         clock pessimism             -0.746     4.171    
    SLICE_X86Y36         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.303    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_12_14/RAMB
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y18     storage_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y18     storage_4_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y13     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y24     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y24     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y24     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y24     VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y25     VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y25     VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y20     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y49     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y49     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y49     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y49     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_90_92/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y78    tag_mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y78    tag_mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y78    tag_mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y78    tag_mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y45     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_96_98/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y86    tag_mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y86    tag_mem_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y86    tag_mem_reg_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X110Y86    tag_mem_reg_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y40     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X82Y40     snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.592      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.056ns
    Source Clock Delay      (SCD):    9.741ns
    Clock Pessimism Removal (CPR):    0.684ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.868     9.741    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.259    10.000 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.111    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y13        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.729    11.056    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.684    11.741    
                         clock uncertainty           -0.060    11.680    
    SLICE_X152Y13        FDPE (Setup_fdpe_C_D)        0.011    11.691    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.464%)  route 0.689ns (69.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.465    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.043    10.508 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.728    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.464%)  route 0.689ns (69.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.465    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.043    10.508 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.728    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.464%)  route 0.689ns (69.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.465    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.043    10.508 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.728    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.770ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.464%)  route 0.689ns (69.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.465    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.043    10.508 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.728    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.683    14.737    
                         clock uncertainty           -0.060    14.676    
    SLICE_X152Y16        FDSE (Setup_fdse_C_CE)      -0.178    14.498    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.498    
                         arrival time                         -10.728    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.302ns (27.656%)  route 0.790ns (72.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.737ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.864     9.737    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.259     9.996 r  main_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.594    10.590    main_crg_reset_counter[2]
    SLICE_X152Y16        LUT6 (Prop_lut6_I2_O)        0.043    10.633 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.196    10.829    main_crg_ic_reset_i_1_n_0
    SLICE_X153Y16        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X153Y16        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.662    14.716    
                         clock uncertainty           -0.060    14.655    
    SLICE_X153Y16        FDRE (Setup_fdre_C_D)       -0.022    14.633    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.347%)  route 0.308ns (56.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.741ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.868     9.741    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.236     9.977 r  FDPE_5/Q
                         net (fo=5, routed)           0.308    10.285    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.361    14.292    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.347%)  route 0.308ns (56.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.741ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.868     9.741    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.236     9.977 r  FDPE_5/Q
                         net (fo=5, routed)           0.308    10.285    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.361    14.292    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.347%)  route 0.308ns (56.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.741ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.868     9.741    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.236     9.977 r  FDPE_5/Q
                         net (fo=5, routed)           0.308    10.285    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.361    14.292    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.007    

Slack (MET) :             4.007ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.236ns (43.347%)  route 0.308ns (56.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.053ns = ( 14.053 - 5.000 ) 
    Source Clock Delay      (SCD):    9.741ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.868     9.741    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.236     9.977 r  FDPE_5/Q
                         net (fo=5, routed)           0.308    10.285    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.726    14.053    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.660    14.714    
                         clock uncertainty           -0.060    14.653    
    SLICE_X152Y16        FDSE (Setup_fdse_C_S)       -0.361    14.292    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.292    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.760ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.118     4.355 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.410    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y13        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.035     4.998    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.760     4.237    
    SLICE_X152Y13        FDPE (Hold_fdpe_C_D)         0.042     4.279    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.279    
                         arrival time                           4.410    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT2 (Prop_lut2_I0_O)        0.027     4.537 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.537    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.096     4.332    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.537    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT4 (Prop_lut4_I1_O)        0.030     4.540 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.540    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.096     4.332    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT1 (Prop_lut1_I0_O)        0.028     4.538 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.538    main_crg_reset_counter0[0]
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.087     4.323    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.118     4.354 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.510    main_crg_reset_counter[0]
    SLICE_X152Y16        LUT3 (Prop_lut3_I1_O)        0.028     4.538 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.538    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.759     4.236    
    SLICE_X152Y16        FDSE (Hold_fdse_C_D)         0.087     4.323    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           4.538    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.555%)  route 0.144ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.107     4.344 r  FDPE_5/Q
                         net (fo=5, routed)           0.144     4.489    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.030     4.218    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.555%)  route 0.144ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.107     4.344 r  FDPE_5/Q
                         net (fo=5, routed)           0.144     4.489    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.030     4.218    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.555%)  route 0.144ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.107     4.344 r  FDPE_5/Q
                         net (fo=5, routed)           0.144     4.489    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.030     4.218    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.107ns (42.555%)  route 0.144ns (57.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.237ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.776     4.237    idelay_clk
    SLICE_X152Y13        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y13        FDPE (Prop_fdpe_C_Q)         0.107     4.344 r  FDPE_5/Q
                         net (fo=5, routed)           0.144     4.489    idelay_rst
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.248    
    SLICE_X152Y16        FDSE (Hold_fdse_C_S)        -0.030     4.218    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.218    
                         arrival time                           4.489    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.173ns (46.994%)  route 0.195ns (53.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    4.236ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.775     4.236    idelay_clk
    SLICE_X152Y16        FDSE                                         r  main_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y16        FDSE (Prop_fdse_C_Q)         0.107     4.343 r  main_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.100     4.443    main_crg_reset_counter[3]
    SLICE_X152Y16        LUT6 (Prop_lut6_I3_O)        0.066     4.509 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.095     4.605    main_crg_ic_reset_i_1_n_0
    SLICE_X153Y16        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.033     4.996    idelay_clk
    SLICE_X153Y16        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.748     4.247    
    SLICE_X153Y16        FDRE (Hold_fdre_C_D)         0.040     4.287    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.287    
                         arrival time                           4.605    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y13    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y16    main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y16    main_crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X152Y13    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X153Y16    main_crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y13    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y16    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y13    FDPE_5/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y13    FDPE_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y16    main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y16    main_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y13    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y13    FDPE_5/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y13    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y13    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y16    main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X153Y16    main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y16    main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_s7mmcm_clkout
  To Clock:  main_s7mmcm_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__7/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[10][145]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.573ns  (logic 0.271ns (5.926%)  route 4.302ns (94.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.945ns = ( 18.945 - 10.000 ) 
    Source Clock Delay      (SCD):    9.603ns = ( 14.603 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.730    14.603    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/snn_clk_clk
    SLICE_X75Y13         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__7/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y13         FDCE (Prop_fdce_C_Q)         0.228    14.831 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/local_in/Merge/wen_reg_rep__7/Q
                         net (fo=102, routed)         4.302    19.133    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/wen_reg_rep__7
    SLICE_X117Y16        LUT6 (Prop_lut6_I3_O)        0.043    19.176 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/memory[10][145]_i_1/O
                         net (fo=1, routed)           0.000    19.176    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/wen_reg_rep__7_100
    SLICE_X117Y16        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[10][145]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.618    18.945    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/snn_clk_clk
    SLICE_X117Y16        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[10][145]/C
                         clock pessimism              0.564    19.510    
                         clock uncertainty           -0.066    19.443    
    SLICE_X117Y16        FDCE (Setup_fdce_C_D)        0.034    19.477    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/memory_reg[10][145]
  -------------------------------------------------------------------
                         required time                         19.477    
                         arrival time                         -19.176    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.113ns (25.720%)  route 3.214ns (74.279%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.305    18.926    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y24        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.113ns (25.720%)  route 3.214ns (74.279%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.305    18.926    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y24        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.113ns (25.720%)  route 3.214ns (74.279%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.305    18.926    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y24        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.327ns  (logic 1.113ns (25.720%)  route 3.214ns (74.279%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.305    18.926    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y24        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y24        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.926    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.234ns  (logic 1.113ns (26.287%)  route 3.121ns (73.713%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.211    18.833    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y25        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.833    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.234ns  (logic 1.113ns (26.287%)  route 3.121ns (73.713%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.211    18.833    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y25        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.833    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.234ns  (logic 1.113ns (26.287%)  route 3.121ns (73.713%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.211    18.833    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y25        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.833    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.234ns  (logic 1.113ns (26.287%)  route 3.121ns (73.713%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.937ns = ( 18.937 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.211    18.833    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.610    18.937    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y25        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/C
                         clock pessimism              0.564    19.502    
                         clock uncertainty           -0.066    19.435    
    SLICE_X115Y25        FDCE (Setup_fdce_C_CE)      -0.201    19.234    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]
  -------------------------------------------------------------------
                         required time                         19.234    
                         arrival time                         -18.833    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C
                            (falling edge-triggered cell FDPE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.218ns  (logic 1.113ns (26.386%)  route 3.105ns (73.614%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.938ns = ( 18.938 - 10.000 ) 
    Source Clock Delay      (SCD):    9.599ns = ( 14.599 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9874, routed)        1.726    14.599    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/snn_clk_clk
    SLICE_X61Y19         FDPE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDPE (Prop_fdpe_C_Q)         0.228    14.827 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/counter/out_reg[1]_rep/Q
                         net (fo=117, routed)         0.804    15.630    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/out_reg[1]_rep
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.043    15.673 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081/O
                         net (fo=1, routed)           0.000    15.673    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_2081_n_0
    SLICE_X58Y27         MUXF7 (Prop_muxf7_I1_O)      0.117    15.790 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060/O
                         net (fo=1, routed)           0.000    15.790    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_1060_n_0
    SLICE_X58Y27         MUXF8 (Prop_muxf8_I0_O)      0.046    15.836 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_550/O
                         net (fo=1, routed)           0.878    16.714    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/axon_spikes[205]
    SLICE_X88Y27         LUT6 (Prop_lut6_I3_O)        0.125    16.839 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231/O
                         net (fo=1, routed)           0.000    16.839    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_231_n_0
    SLICE_X88Y27         MUXF7 (Prop_muxf7_I1_O)      0.108    16.947 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107/O
                         net (fo=1, routed)           0.000    16.947    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_107_n_0
    SLICE_X88Y27         MUXF8 (Prop_muxf8_I1_O)      0.043    16.990 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45/O
                         net (fo=1, routed)           0.763    17.754    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_45_n_0
    SLICE_X107Y19        LUT6 (Prop_lut6_I5_O)        0.126    17.880 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18/O
                         net (fo=1, routed)           0.000    17.880    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential[8]_i_18_n_0
    SLICE_X107Y19        MUXF7 (Prop_muxf7_I1_O)      0.108    17.988 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8/O
                         net (fo=1, routed)           0.000    17.988    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_8_n_0
    SLICE_X107Y19        MUXF8 (Prop_muxf8_I1_O)      0.043    18.031 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Scheduler/SRAM/integrated_potential_reg[8]_i_3/O
                         net (fo=1, routed)           0.464    18.495    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/reg_en0__254
    SLICE_X115Y27        LUT6 (Prop_lut6_I1_O)        0.126    18.621 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.196    18.817    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X115Y26        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9874, routed)        1.611    18.938    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/snn_clk_clk
    SLICE_X115Y26        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/C
                         clock pessimism              0.564    19.503    
                         clock uncertainty           -0.066    19.436    
    SLICE_X115Y26        FDCE (Setup_fdce_C_CE)      -0.201    19.235    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                         -18.817    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.485%)  route 0.182ns (55.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.921ns
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.693     4.154    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/snn_clk_clk
    SLICE_X78Y42         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y42         FDCE (Prop_fdce_C_Q)         0.118     4.272 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data_reg[0][10]/Q
                         net (fo=1, routed)           0.182     4.455    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/data_reg_n_0_[0][10]
    SLICE_X80Y43         LUT6 (Prop_lut6_I2_O)        0.028     4.483 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data[10]_i_1/O
                         net (fo=1, routed)           0.000     4.483    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data[10]_i_1_n_0
    SLICE_X80Y43         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.958     4.921    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/snn_clk_clk
    SLICE_X80Y43         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data_reg[10]/C
                         clock pessimism             -0.569     4.351    
    SLICE_X80Y43         FDCE (Hold_fdce_C_D)         0.061     4.412    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/OutputBus/Router_tb/forward_north/local_buffer/output_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.412    
                         arrival time                           4.483    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.155ns (48.583%)  route 0.164ns (51.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.694     4.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X80Y33         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y33         FDCE (Prop_fdce_C_Q)         0.091     4.246 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[0][5]/Q
                         net (fo=1, routed)           0.164     4.410    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[0][5]
    SLICE_X79Y34         LUT6 (Prop_lut6_I2_O)        0.064     4.474 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[5]_i_1/O
                         net (fo=1, routed)           0.000     4.474    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[5]_i_1_n_0
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.948     4.911    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[5]/C
                         clock pessimism             -0.569     4.341    
    SLICE_X79Y34         FDCE (Hold_fdce_C_D)         0.061     4.402    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.402    
                         arrival time                           4.474    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.157ns (47.521%)  route 0.173ns (52.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.695     4.156    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X80Y35         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y35         FDCE (Prop_fdce_C_Q)         0.091     4.247 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][6]/Q
                         net (fo=1, routed)           0.173     4.421    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg_n_0_[0][6]
    SLICE_X75Y35         LUT6 (Prop_lut6_I2_O)        0.066     4.487 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.487    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[6]_i_1_n_0
    SLICE_X75Y35         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.950     4.913    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X75Y35         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[6]/C
                         clock pessimism             -0.569     4.343    
    SLICE_X75Y35         FDCE (Hold_fdce_C_D)         0.061     4.404    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.404    
                         arrival time                           4.487    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][13]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.952%)  route 0.201ns (61.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.155ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.694     4.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X81Y33         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y33         FDCE (Prop_fdce_C_Q)         0.100     4.255 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[2][13]/Q
                         net (fo=1, routed)           0.201     4.456    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[2][13]
    SLICE_X79Y34         LUT6 (Prop_lut6_I0_O)        0.028     4.484 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[13]_i_1/O
                         net (fo=1, routed)           0.000     4.484    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[13]_i_1_n_0
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.948     4.911    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[13]/C
                         clock pessimism             -0.569     4.341    
    SLICE_X79Y34         FDCE (Hold_fdce_C_D)         0.060     4.401    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.484    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[3][7]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.155ns (46.413%)  route 0.179ns (53.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.695     4.156    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X80Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y34         FDCE (Prop_fdce_C_Q)         0.091     4.247 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[3][7]/Q
                         net (fo=1, routed)           0.179     4.426    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[3][7]
    SLICE_X79Y34         LUT6 (Prop_lut6_I1_O)        0.064     4.490 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[7]_i_1/O
                         net (fo=1, routed)           0.000     4.490    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[7]_i_1_n_0
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.948     4.911    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[7]/C
                         clock pessimism             -0.569     4.341    
    SLICE_X79Y34         FDCE (Hold_fdce_C_D)         0.061     4.402    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.402    
                         arrival time                           4.490    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[3][10]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.105%)  route 0.227ns (63.895%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    4.152ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.691     4.152    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X77Y36         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[3][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y36         FDCE (Prop_fdce_C_Q)         0.100     4.252 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[3][10]/Q
                         net (fo=1, routed)           0.227     4.479    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg_n_0_[3][10]
    SLICE_X80Y37         LUT6 (Prop_lut6_I1_O)        0.028     4.507 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[10]_i_1/O
                         net (fo=1, routed)           0.000     4.507    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data[10]_i_1_n_0
    SLICE_X80Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.954     4.917    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/snn_clk_clk
    SLICE_X80Y37         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[10]/C
                         clock pessimism             -0.569     4.347    
    SLICE_X80Y37         FDCE (Hold_fdce_C_D)         0.060     4.407    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/output_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.407    
                         arrival time                           4.507    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.676%)  route 0.221ns (63.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    0.569ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.695     4.156    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X83Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y34         FDCE (Prop_fdce_C_Q)         0.100     4.256 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg[1][4]/Q
                         net (fo=1, routed)           0.221     4.477    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/data_reg_n_0_[1][4]
    SLICE_X79Y34         LUT6 (Prop_lut6_I5_O)        0.028     4.505 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[4]_i_1/O
                         net (fo=1, routed)           0.000     4.505    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data[4]_i_1_n_0
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.948     4.911    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/snn_clk_clk
    SLICE_X79Y34         FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[4]/C
                         clock pessimism             -0.569     4.341    
    SLICE_X79Y34         FDCE (Hold_fdce_C_D)         0.060     4.401    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_west/north_buffer/output_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.401    
                         arrival time                           4.505    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.649     4.110    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDCE (Prop_fdce_C_Q)         0.100     4.210 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[6]/Q
                         net (fo=1, routed)           0.055     4.265    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr[6]
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.888     4.851    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]/C
                         clock pessimism             -0.740     4.110    
    SLICE_X85Y53         FDCE (Hold_fdce_C_D)         0.049     4.159    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.649     4.110    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDCE (Prop_fdce_C_Q)         0.100     4.210 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[0]/Q
                         net (fo=1, routed)           0.055     4.265    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr[0]
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.888     4.851    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[0]/C
                         clock pessimism             -0.740     4.110    
    SLICE_X85Y53         FDCE (Hold_fdce_C_D)         0.047     4.157    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.740ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9874, routed)        0.649     4.110    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y53         FDCE (Prop_fdce_C_Q)         0.100     4.210 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr_reg[2]/Q
                         net (fo=1, routed)           0.055     4.265    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq1_wptr[2]
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9874, routed)        0.888     4.851    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/snn_clk_clk
    SLICE_X85Y53         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]/C
                         clock pessimism             -0.740     4.110    
    SLICE_X85Y53         FDCE (Hold_fdce_C_D)         0.047     4.157    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/sync_w2r/rq2_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.157    
                         arrival time                           4.265    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_s7mmcm_clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X103Y24    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/read_pointer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X80Y38     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][18]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X80Y38     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][19]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X80Y38     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X74Y35     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][4]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X74Y35     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][5]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X80Y35     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][6]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X74Y35     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/north_buffer/data_reg[0][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y56     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y56     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y56     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y56     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X74Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X78Y57     snn_1x1_wrapper/packet_out_fifo/fifomem/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X136Y28    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_354_356/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X122Y26    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_165_167/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X122Y26    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_165_167/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X122Y26    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_165_167/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X122Y26    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_165_167/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X136Y28    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_354_356/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X136Y28    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_354_356/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X136Y28    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_354_356/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X130Y53    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_360_362/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X130Y53    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_192_255_360_362/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 0.236ns (3.354%)  route 6.800ns (96.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.800    16.778    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X73Y56         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X73Y56         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X73Y56         FDCE (Recov_fdce_C_CLR)     -0.292    16.961    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                         -16.778    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.236ns (3.347%)  route 6.814ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.772ns = ( 16.772 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.814    16.792    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X96Y51         FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.445    16.772    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X96Y51         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep/C
                         clock pessimism              0.562    17.335    
                         clock uncertainty           -0.064    17.270    
    SLICE_X96Y51         FDCE (Recov_fdce_C_CLR)     -0.292    16.978    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[5]_rep__0/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.236ns (3.347%)  route 6.814ns (96.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.772ns = ( 16.772 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.814    16.792    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X96Y51         FDCE                                         f  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[5]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.445    16.772    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X96Y51         FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[5]_rep__0/C
                         clock pessimism              0.562    17.335    
                         clock uncertainty           -0.064    17.270    
    SLICE_X96Y51         FDCE (Recov_fdce_C_CLR)     -0.292    16.978    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/wptr_full/wbin_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         16.978    
                         arrival time                         -16.792    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[8]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[8]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[8]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[7]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.022ns  (logic 0.236ns (3.361%)  route 6.786ns (96.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.754ns = ( 16.754 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.786    16.764    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X77Y57         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.427    16.754    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X77Y57         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[7]/C
                         clock pessimism              0.562    17.317    
                         clock uncertainty           -0.064    17.252    
    SLICE_X77Y57         FDCE (Recov_fdce_C_CLR)     -0.292    16.960    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[7]
  -------------------------------------------------------------------
                         required time                         16.960    
                         arrival time                         -16.764    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 0.236ns (3.383%)  route 6.741ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 16.755 - 8.000 ) 
    Source Clock Delay      (SCD):    9.742ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10821, routed)       1.869     9.742    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.236     9.978 f  FDPE_1/Q
                         net (fo=8728, routed)        6.741    16.718    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X77Y54         FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10821, routed)       1.428    16.755    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X77Y54         FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.562    17.318    
                         clock uncertainty           -0.064    17.253    
    SLICE_X77Y54         FDCE (Recov_fdce_C_CLR)     -0.292    16.961    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.961    
                         arrival time                         -16.718    
  -------------------------------------------------------------------
                         slack                                  0.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[8]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.107ns (20.167%)  route 0.424ns (79.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.424     4.770    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X143Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X143Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X143Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[8]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.107ns (20.167%)  route 0.424ns (79.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.424     4.770    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X143Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X143Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[8]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X143Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.107ns (20.167%)  route 0.424ns (79.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.424     4.770    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X143Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X143Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[5]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X143Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[4]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.107ns (20.167%)  route 0.424ns (79.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.424     4.770    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X143Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X143Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[4]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X143Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.107ns (20.167%)  route 0.424ns (79.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.424     4.770    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X143Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X143Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[5]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X143Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.821%)  route 0.462ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.462     4.808    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X141Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X141Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X141Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.821%)  route 0.462ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.462     4.808    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X141Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X141Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[5]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X141Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[7]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.821%)  route 0.462ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.462     4.808    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X141Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X141Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[7]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X141Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq1_rptr_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.821%)  route 0.462ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.462     4.808    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X141Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X141Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X141Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.107ns (18.821%)  route 0.462ns (81.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.961ns
    Source Clock Delay      (SCD):    4.239ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10821, routed)       0.778     4.239    sys_clk
    SLICE_X152Y11        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y11        FDPE (Prop_fdpe_C_Q)         0.107     4.346 f  FDPE_1/Q
                         net (fo=8728, routed)        0.462     4.808    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/sys_rst
    SLICE_X141Y20        FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10821, routed)       0.998     4.961    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X141Y20        FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[5]/C
                         clock pessimism             -0.729     4.231    
    SLICE_X141Y20        FDCE (Remov_fdce_C_CLR)     -0.105     4.126    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/sync_r2w/wq2_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.808    
  -------------------------------------------------------------------
                         slack                                  0.682    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p  | cpu_reset      | FDCE           | -        |    -0.117 (r) | FAST    |     2.251 (r) | SLOW    |                  |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | serial_rx      | FDRE           | -        |    -0.473 (r) | FAST    |     4.802 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     14.904 (r) | SLOW    |      6.640 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     15.130 (r) | SLOW    |      6.757 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     15.100 (r) | SLOW    |      6.745 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     15.006 (r) | SLOW    |      6.701 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     15.230 (r) | SLOW    |      6.802 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     14.812 (r) | SLOW    |      6.596 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     14.651 (r) | SLOW    |      6.498 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     15.316 (r) | SLOW    |      6.842 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     14.608 (r) | SLOW    |      6.448 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     14.214 (r) | SLOW    |      6.243 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     14.531 (r) | SLOW    |      6.404 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     14.196 (r) | SLOW    |      6.232 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     14.522 (r) | SLOW    |      6.391 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     14.424 (r) | SLOW    |      6.347 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     14.133 (r) | SLOW    |      6.190 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     14.112 (r) | SLOW    |      6.174 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     13.610 (r) | SLOW    |      5.897 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     13.545 (r) | SLOW    |      5.855 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.907 (r) | SLOW    |      6.069 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     13.994 (r) | SLOW    |      6.113 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.641 (r) | SLOW    |      5.907 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     13.515 (r) | SLOW    |      5.840 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.821 (r) | SLOW    |      6.012 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.899 (r) | SLOW    |      6.056 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     13.067 (r) | SLOW    |      5.591 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     13.327 (r) | SLOW    |      5.746 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     12.926 (r) | SLOW    |      5.538 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     13.288 (r) | SLOW    |      5.733 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     13.408 (r) | SLOW    |      5.790 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     13.209 (r) | SLOW    |      5.689 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     13.026 (r) | SLOW    |      5.584 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     12.857 (r) | SLOW    |      5.492 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[32]   | FDRE           | -        |     12.698 (r) | SLOW    |      5.406 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[33]   | FDRE           | -        |     12.880 (r) | SLOW    |      5.502 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[34]   | FDRE           | -        |     13.053 (r) | SLOW    |      5.607 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[35]   | FDRE           | -        |     13.143 (r) | SLOW    |      5.655 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[36]   | FDRE           | -        |     13.322 (r) | SLOW    |      5.746 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[37]   | FDRE           | -        |     12.548 (r) | SLOW    |      5.316 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[38]   | FDRE           | -        |     12.792 (r) | SLOW    |      5.458 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[39]   | FDRE           | -        |     12.889 (r) | SLOW    |      5.511 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[40]   | FDRE           | -        |     13.907 (r) | SLOW    |      6.043 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[41]   | FDRE           | -        |     14.094 (r) | SLOW    |      6.143 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[42]   | FDRE           | -        |     13.730 (r) | SLOW    |      5.938 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[43]   | FDRE           | -        |     13.748 (r) | SLOW    |      5.947 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[44]   | FDRE           | -        |     14.227 (r) | SLOW    |      6.227 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[45]   | FDRE           | -        |     14.013 (r) | SLOW    |      6.100 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[46]   | FDRE           | -        |     13.565 (r) | SLOW    |      5.842 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[47]   | FDRE           | -        |     13.668 (r) | SLOW    |      5.894 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[48]   | FDRE           | -        |     14.533 (r) | SLOW    |      6.382 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[49]   | FDRE           | -        |     14.706 (r) | SLOW    |      6.469 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[50]   | FDRE           | -        |     14.485 (r) | SLOW    |      6.372 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[51]   | FDRE           | -        |     14.314 (r) | SLOW    |      6.277 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[52]   | FDRE           | -        |     14.644 (r) | SLOW    |      6.451 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[53]   | FDRE           | -        |     14.195 (r) | SLOW    |      6.216 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[54]   | FDRE           | -        |     14.552 (r) | SLOW    |      6.399 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[55]   | FDRE           | -        |     14.384 (r) | SLOW    |      6.320 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[56]   | FDRE           | -        |     15.199 (r) | SLOW    |      6.739 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[57]   | FDRE           | -        |     15.282 (r) | SLOW    |      6.796 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[58]   | FDRE           | -        |     14.898 (r) | SLOW    |      6.595 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[59]   | FDRE           | -        |     14.984 (r) | SLOW    |      6.643 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[60]   | FDRE           | -        |     14.716 (r) | SLOW    |      6.499 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[61]   | FDRE           | -        |     14.806 (r) | SLOW    |      6.547 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[62]   | FDRE           | -        |     15.386 (r) | SLOW    |      6.839 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[63]   | FDRE           | -        |     15.466 (r) | SLOW    |      6.887 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     13.994 (r) | SLOW    |      6.120 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     13.595 (r) | SLOW    |      5.885 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     13.295 (r) | SLOW    |      5.723 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     12.830 (r) | SLOW    |      5.481 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[4] | FDRE           | -        |     12.843 (r) | SLOW    |      5.534 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[5] | FDRE           | -        |     13.244 (r) | SLOW    |      5.731 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[6] | FDRE           | -        |     13.696 (r) | SLOW    |      5.985 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[7] | FDRE           | -        |     13.976 (r) | SLOW    |      6.132 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     13.997 (r) | SLOW    |      6.120 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     13.598 (r) | SLOW    |      5.885 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     13.292 (r) | SLOW    |      5.723 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     12.826 (r) | SLOW    |      5.481 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[4] | FDRE           | -        |     12.842 (r) | SLOW    |      5.534 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[5] | FDRE           | -        |     13.243 (r) | SLOW    |      5.731 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[6] | FDRE           | -        |     13.692 (r) | SLOW    |      5.985 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[7] | FDRE           | -        |     13.971 (r) | SLOW    |      6.132 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     16.499 (r) | SLOW    |      7.268 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     15.160 (r) | SLOW    |      6.596 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     15.450 (r) | SLOW    |      6.662 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     15.221 (r) | SLOW    |      6.723 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     14.946 (r) | SLOW    |      6.582 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     16.603 (r) | SLOW    |      7.253 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     18.759 (r) | SLOW    |      8.316 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     17.751 (r) | SLOW    |      7.766 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     18.768 (r) | SLOW    |      8.454 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | main_crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |        13.777 | SLOW    |        15.905 | SLOW    |         4.698 | SLOW    |         6.330 | SLOW    |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.918 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.904 (r) | SLOW    |   4.675 (r) | FAST    |    2.356 |
ddram_dq[1]        |   15.130 (r) | SLOW    |   4.677 (r) | FAST    |    2.583 |
ddram_dq[2]        |   15.100 (r) | SLOW    |   4.676 (r) | FAST    |    2.553 |
ddram_dq[3]        |   15.006 (r) | SLOW    |   4.676 (r) | FAST    |    2.458 |
ddram_dq[4]        |   15.230 (r) | SLOW    |   4.677 (r) | FAST    |    2.682 |
ddram_dq[5]        |   14.812 (r) | SLOW    |   4.675 (r) | FAST    |    2.264 |
ddram_dq[6]        |   14.651 (r) | SLOW    |   4.675 (r) | FAST    |    2.104 |
ddram_dq[7]        |   15.316 (r) | SLOW    |   4.677 (r) | FAST    |    2.768 |
ddram_dq[8]        |   14.608 (r) | SLOW    |   4.673 (r) | FAST    |    2.060 |
ddram_dq[9]        |   14.214 (r) | SLOW    |   4.668 (r) | FAST    |    1.667 |
ddram_dq[10]       |   14.531 (r) | SLOW    |   4.673 (r) | FAST    |    1.983 |
ddram_dq[11]       |   14.196 (r) | SLOW    |   4.668 (r) | FAST    |    1.648 |
ddram_dq[12]       |   14.522 (r) | SLOW    |   4.671 (r) | FAST    |    1.974 |
ddram_dq[13]       |   14.424 (r) | SLOW    |   4.671 (r) | FAST    |    1.876 |
ddram_dq[14]       |   14.133 (r) | SLOW    |   4.667 (r) | FAST    |    1.586 |
ddram_dq[15]       |   14.112 (r) | SLOW    |   4.667 (r) | FAST    |    1.564 |
ddram_dq[16]       |   13.610 (r) | SLOW    |   4.673 (r) | FAST    |    1.062 |
ddram_dq[17]       |   13.545 (r) | SLOW    |   4.673 (r) | FAST    |    0.997 |
ddram_dq[18]       |   13.907 (r) | SLOW    |   4.668 (r) | FAST    |    1.359 |
ddram_dq[19]       |   13.994 (r) | SLOW    |   4.668 (r) | FAST    |    1.446 |
ddram_dq[20]       |   13.641 (r) | SLOW    |   4.673 (r) | FAST    |    1.093 |
ddram_dq[21]       |   13.515 (r) | SLOW    |   4.673 (r) | FAST    |    0.967 |
ddram_dq[22]       |   13.821 (r) | SLOW    |   4.669 (r) | FAST    |    1.273 |
ddram_dq[23]       |   13.899 (r) | SLOW    |   4.669 (r) | FAST    |    1.351 |
ddram_dq[24]       |   13.067 (r) | SLOW    |   4.677 (r) | FAST    |    0.520 |
ddram_dq[25]       |   13.327 (r) | SLOW    |   4.675 (r) | FAST    |    0.779 |
ddram_dq[26]       |   12.926 (r) | SLOW    |   4.677 (r) | FAST    |    0.379 |
ddram_dq[27]       |   13.288 (r) | SLOW    |   4.676 (r) | FAST    |    0.741 |
ddram_dq[28]       |   13.408 (r) | SLOW    |   4.675 (r) | FAST    |    0.860 |
ddram_dq[29]       |   13.209 (r) | SLOW    |   4.676 (r) | FAST    |    0.661 |
ddram_dq[30]       |   13.026 (r) | SLOW    |   4.677 (r) | FAST    |    0.478 |
ddram_dq[31]       |   12.857 (r) | SLOW    |   4.677 (r) | FAST    |    0.310 |
ddram_dq[32]       |   12.698 (r) | SLOW    |   4.573 (r) | FAST    |    0.151 |
ddram_dq[33]       |   12.880 (r) | SLOW    |   4.572 (r) | FAST    |    0.333 |
ddram_dq[34]       |   13.053 (r) | SLOW    |   4.571 (r) | FAST    |    0.506 |
ddram_dq[35]       |   13.143 (r) | SLOW    |   4.571 (r) | FAST    |    0.596 |
ddram_dq[36]       |   13.322 (r) | SLOW    |   4.571 (r) | FAST    |    0.775 |
ddram_dq[37]       |   12.548 (r) | SLOW    |   4.573 (r) | FAST    |    0.010 |
ddram_dq[38]       |   12.792 (r) | SLOW    |   4.573 (r) | FAST    |    0.244 |
ddram_dq[39]       |   12.889 (r) | SLOW    |   4.572 (r) | FAST    |    0.342 |
ddram_dq[40]       |   13.907 (r) | SLOW    |   4.564 (r) | FAST    |    1.360 |
ddram_dq[41]       |   14.094 (r) | SLOW    |   4.564 (r) | FAST    |    1.547 |
ddram_dq[42]       |   13.730 (r) | SLOW    |   4.567 (r) | FAST    |    1.182 |
ddram_dq[43]       |   13.748 (r) | SLOW    |   4.567 (r) | FAST    |    1.200 |
ddram_dq[44]       |   14.227 (r) | SLOW    |   4.563 (r) | FAST    |    1.679 |
ddram_dq[45]       |   14.013 (r) | SLOW    |   4.563 (r) | FAST    |    1.465 |
ddram_dq[46]       |   13.565 (r) | SLOW    |   4.569 (r) | FAST    |    1.018 |
ddram_dq[47]       |   13.668 (r) | SLOW    |   4.569 (r) | FAST    |    1.120 |
ddram_dq[48]       |   14.533 (r) | SLOW    |   4.569 (r) | FAST    |    1.985 |
ddram_dq[49]       |   14.706 (r) | SLOW    |   4.569 (r) | FAST    |    2.159 |
ddram_dq[50]       |   14.485 (r) | SLOW    |   4.565 (r) | FAST    |    1.937 |
ddram_dq[51]       |   14.314 (r) | SLOW    |   4.565 (r) | FAST    |    1.766 |
ddram_dq[52]       |   14.644 (r) | SLOW    |   4.569 (r) | FAST    |    2.097 |
ddram_dq[53]       |   14.195 (r) | SLOW    |   4.564 (r) | FAST    |    1.647 |
ddram_dq[54]       |   14.552 (r) | SLOW    |   4.569 (r) | FAST    |    2.004 |
ddram_dq[55]       |   14.384 (r) | SLOW    |   4.564 (r) | FAST    |    1.837 |
ddram_dq[56]       |   15.199 (r) | SLOW    |   4.573 (r) | FAST    |    2.651 |
ddram_dq[57]       |   15.282 (r) | SLOW    |   4.573 (r) | FAST    |    2.734 |
ddram_dq[58]       |   14.898 (r) | SLOW    |   4.572 (r) | FAST    |    2.350 |
ddram_dq[59]       |   14.984 (r) | SLOW    |   4.572 (r) | FAST    |    2.437 |
ddram_dq[60]       |   14.716 (r) | SLOW    |   4.571 (r) | FAST    |    2.168 |
ddram_dq[61]       |   14.806 (r) | SLOW    |   4.571 (r) | FAST    |    2.259 |
ddram_dq[62]       |   15.386 (r) | SLOW    |   4.573 (r) | FAST    |    2.839 |
ddram_dq[63]       |   15.466 (r) | SLOW    |   4.573 (r) | FAST    |    2.918 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.466 (r) | SLOW    |   4.563 (r) | FAST    |    2.918 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.155 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   13.994 (r) | SLOW    |   4.676 (r) | FAST    |    1.151 |
ddram_dqs_n[1]     |   13.595 (r) | SLOW    |   4.669 (r) | FAST    |    0.753 |
ddram_dqs_n[2]     |   13.295 (r) | SLOW    |   4.671 (r) | FAST    |    0.453 |
ddram_dqs_n[3]     |   12.930 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_n[4]     |   12.843 (r) | SLOW    |   4.572 (r) | FAST    |    0.007 |
ddram_dqs_n[5]     |   13.244 (r) | SLOW    |   4.565 (r) | FAST    |    0.402 |
ddram_dqs_n[6]     |   13.696 (r) | SLOW    |   4.567 (r) | FAST    |    0.853 |
ddram_dqs_n[7]     |   13.976 (r) | SLOW    |   4.572 (r) | FAST    |    1.134 |
ddram_dqs_p[0]     |   13.997 (r) | SLOW    |   4.676 (r) | FAST    |    1.155 |
ddram_dqs_p[1]     |   13.598 (r) | SLOW    |   4.669 (r) | FAST    |    0.756 |
ddram_dqs_p[2]     |   13.292 (r) | SLOW    |   4.671 (r) | FAST    |    0.450 |
ddram_dqs_p[3]     |   12.926 (r) | SLOW    |   4.676 (r) | FAST    |    0.111 |
ddram_dqs_p[4]     |   12.842 (r) | SLOW    |   4.572 (r) | FAST    |    0.007 |
ddram_dqs_p[5]     |   13.243 (r) | SLOW    |   4.565 (r) | FAST    |    0.401 |
ddram_dqs_p[6]     |   13.692 (r) | SLOW    |   4.567 (r) | FAST    |    0.850 |
ddram_dqs_p[7]     |   13.971 (r) | SLOW    |   4.572 (r) | FAST    |    1.129 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.997 (r) | SLOW    |   4.565 (r) | FAST    |    1.155 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




