Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Oct 24 14:07:44 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2822 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.281        0.000                      0                 9021        0.045        0.000                      0                 9021        2.796        0.000                       0                  2824  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk    {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk    {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_sys_clk_1  {0.000 3.846}        7.692           130.000         
  clkfbout_sys_clk_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          0.281        0.000                      0                 9021        0.166        0.000                      0                 9021        2.796        0.000                       0                  2820  
  clkfbout_sys_clk                                                                                                                                                     48.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        0.283        0.000                      0                 9021        0.166        0.000                      0                 9021        2.796        0.000                       0                  2820  
  clkfbout_sys_clk_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          0.281        0.000                      0                 9021        0.045        0.000                      0                 9021  
clk_out1_sys_clk    clk_out1_sys_clk_1        0.281        0.000                      0                 9021        0.045        0.000                      0                 9021  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.428ns (34.444%)  route 4.621ns (65.556%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 6.930 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.931     6.719    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.142     6.930    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/C
                         clock pessimism              0.348     7.278    
                         clock uncertainty           -0.121     7.157    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.150     7.007    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.879%)  route 0.115ns (38.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.115    -0.346    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.466    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.364    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.319 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X31Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[15]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/LED_OBUF[7]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.841    -0.832    sigma/clk_out1
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.105    -0.351    sigma/udm/udm_controller/in45[16]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.490    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (63.984%)  route 0.092ns (36.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.092    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.057    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.590%)  route 0.106ns (36.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.361    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.503    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.574%)  route 0.107ns (36.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.557    -0.607    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/Q
                         net (fo=3, routed)           0.107    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[13]
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092    -0.502    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.584%)  route 0.137ns (42.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/p_1_in[5]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.322    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.086%)  route 0.114ns (37.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.114    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092    -0.500    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y91     sigma/sigma_tile/ram/parity_bit_reg_5888_6143_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y91     sigma/sigma_tile/ram/parity_bit_reg_5888_6143_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.796ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.119     7.078    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.959    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.119     7.078    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.959    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.119     7.078    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.959    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.119     7.078    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.959    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.428ns (34.444%)  route 4.621ns (65.556%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 6.930 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.931     6.719    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.142     6.930    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/C
                         clock pessimism              0.348     7.278    
                         clock uncertainty           -0.119     7.159    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.150     7.009    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.119     7.074    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.955    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.119     7.074    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.955    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.119     7.074    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.955    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]
  -------------------------------------------------------------------
                         required time                          6.955    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.119     7.155    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.782    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.119     7.155    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.782    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]
  -------------------------------------------------------------------
                         required time                          6.782    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.879%)  route 0.115ns (38.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.115    -0.346    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.254    -0.587    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.466    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.364    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.319 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.092    -0.495    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X31Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[15]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/LED_OBUF[7]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.841    -0.832    sigma/clk_out1
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.251    -0.581    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.131    -0.450    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.105    -0.351    sigma/udm/udm_controller/in45[16]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.255    -0.581    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.490    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (63.984%)  route 0.092ns (36.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.092    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/C
                         clock pessimism              0.254    -0.596    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.057    -0.539    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.590%)  route 0.106ns (36.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.361    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.595    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.503    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.574%)  route 0.107ns (36.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.557    -0.607    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/Q
                         net (fo=3, routed)           0.107    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[13]
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092    -0.502    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.584%)  route 0.137ns (42.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/p_1_in[5]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.322    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.467    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.086%)  route 0.114ns (37.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.114    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092    -0.500    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 3.846 }
Period(ns):         7.692
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y21     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y20     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y16     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X1Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         7.692       5.458      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         7.692       5.458      RAMB36_X2Y19     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.692       205.668    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X38Y89     sigma/sigma_tile/ram/parity_bit_reg_4864_5119_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y92     sigma/sigma_tile/ram/parity_bit_reg_5120_5375_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y91     sigma/sigma_tile/ram/parity_bit_reg_5888_6143_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y91     sigma/sigma_tile/ram/parity_bit_reg_5888_6143_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X42Y84     sigma/sigma_tile/ram/parity_bit_reg_6656_6911_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         3.846       2.796      SLICE_X46Y84     sigma/sigma_tile/ram/parity_bit_reg_0_255_0_0/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.428ns (34.444%)  route 4.621ns (65.556%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 6.930 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.931     6.719    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.142     6.930    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/C
                         clock pessimism              0.348     7.278    
                         clock uncertainty           -0.121     7.157    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.150     7.007    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk rise@7.692ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.879%)  route 0.115ns (38.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.115    -0.346    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.345    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.364    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.319 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X31Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[15]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/LED_OBUF[7]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.841    -0.832    sigma/clk_out1
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.121    -0.460    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.131    -0.329    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.105    -0.351    sigma/udm/udm_controller/in45[16]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.121    -0.460    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.369    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (63.984%)  route 0.092ns (36.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.092    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.121    -0.475    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.057    -0.418    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.590%)  route 0.106ns (36.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.361    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.121    -0.474    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.382    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.574%)  route 0.107ns (36.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.557    -0.607    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/Q
                         net (fo=3, routed)           0.107    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[13]
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.121    -0.473    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.584%)  route 0.137ns (42.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/p_1_in[5]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.346    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.322    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.346    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.086%)  route 0.114ns (37.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.114    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.121    -0.471    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092    -0.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.073    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][curinstr_addr][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][21]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][25]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.007ns  (logic 2.428ns (34.653%)  route 4.579ns (65.347%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.783ns = ( 6.910 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.888     6.676    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.121     6.910    sigma/sigma_tile/riscv/clk_out1
    SLICE_X60Y104        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]/C
                         clock pessimism              0.287     7.197    
                         clock uncertainty           -0.121     7.076    
    SLICE_X60Y104        FDRE (Setup_fdre_C_CE)      -0.119     6.957    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][nextinstr_addr][2]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.428ns (34.444%)  route 4.621ns (65.556%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 6.930 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.931     6.719    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.142     6.930    sigma/sigma_tile/riscv/clk_out1
    SLICE_X61Y95         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]/C
                         clock pessimism              0.348     7.278    
                         clock uncertainty           -0.121     7.157    
    SLICE_X61Y95         FDRE (Setup_fdre_C_CE)      -0.150     7.007    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][funct3][0]
  -------------------------------------------------------------------
                         required time                          7.007    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][immediate][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rd_source][0]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 2.428ns (34.749%)  route 4.559ns (65.251%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.787ns = ( 6.906 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.591     5.691    sigma/sigma_tile/riscv/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X62Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.788 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1/O
                         net (fo=228, routed)         0.869     6.657    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.117     6.906    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y102        FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]/C
                         clock pessimism              0.287     7.193    
                         clock uncertainty           -0.121     7.072    
    SLICE_X54Y102        FDRE (Setup_fdre_C_CE)      -0.119     6.953    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][rs2_rdata][3]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][13]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.692ns  (clk_out1_sys_clk_1 rise@7.692ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 2.428ns (35.732%)  route 4.367ns (64.268%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.766ns = ( 6.926 - 7.692 ) 
    Source Clock Delay      (SCD):    -0.331ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.286    -0.331    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X1Y19         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.846     1.515 r  sigma/sigma_tile/ram/ram_dual/ram_reg_3/DOADO[2]
                         net (fo=10, routed)          0.907     2.423    sigma/sigma_tile/riscv/dat0_o[14]
    SLICE_X63Y100        LUT4 (Prop_lut4_I1_O)        0.097     2.520 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3/O
                         net (fo=16, routed)          0.702     3.221    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][alu_opcode][2]_i_3_n_0
    SLICE_X63Y101        LUT6 (Prop_lut6_I3_O)        0.097     3.318 r  sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8/O
                         net (fo=2, routed)           0.486     3.805    sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_genctrl_stalled_glbl[0]_i_8_n_0
    SLICE_X63Y99         LUT6 (Prop_lut6_I1_O)        0.097     3.902 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7/O
                         net (fo=2, routed)           0.369     4.271    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_7_n_0
    SLICE_X62Y99         LUT6 (Prop_lut6_I0_O)        0.097     4.368 f  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3/O
                         net (fo=3, routed)           0.635     5.002    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_3_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I2_O)        0.097     5.099 r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY[0]_i_1/O
                         net (fo=117, routed)         0.791     5.890    sigma/sigma_tile/sfr/genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.097     5.987 r  sigma/sigma_tile/sfr/gensticky_genpstage_EXEC_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1/O
                         net (fo=43, routed)          0.477     6.464    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][irq_mcause][0]_0
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      7.692     7.692 r  
    E3                                                0.000     7.692 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     7.692    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263     8.955 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916     9.872    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     4.482 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     5.716    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.788 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        1.138     6.926    sigma/sigma_tile/riscv/clk_out1
    SLICE_X54Y96         FDRE                                         r  sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]/C
                         clock pessimism              0.348     7.274    
                         clock uncertainty           -0.121     7.153    
    SLICE_X54Y96         FDRE (Setup_fdre_C_R)       -0.373     6.780    sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF_reg[0][genmcopipe_handle_coproc_M_if][rdata][19]
  -------------------------------------------------------------------
                         required time                          6.780    
                         arrival time                          -6.464    
  -------------------------------------------------------------------
                         slack                                  0.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.879%)  route 0.115ns (38.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X36Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_reg[6]/Q
                         net (fo=4, routed)           0.115    -0.346    sigma/udm/udm_controller/tx_sendbyte_reg_n_0_[6]
    SLICE_X34Y81         LUT6 (Prop_lut6_I1_O)        0.045    -0.301 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.301    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.254    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.345    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (66.053%)  route 0.096ns (33.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.564    -0.600    sigma/udm/udm_controller/clk_out1
    SLICE_X33Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[0]/Q
                         net (fo=1, routed)           0.096    -0.364    sigma/udm/udm_controller/tx_sendbyte_ff[0]
    SLICE_X32Y81         LUT4 (Prop_lut4_I1_O)        0.045    -0.319 r  sigma/udm/udm_controller/tx_dout_bo[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    sigma/udm/udm_controller/p_1_in[0]
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.833    -0.840    sigma/udm/udm_controller/clk_out1
    SLICE_X32Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[0]/C
                         clock pessimism              0.253    -0.587    
                         clock uncertainty            0.121    -0.466    
    SLICE_X32Y81         FDRE (Hold_fdre_C_D)         0.092    -0.374    sigma/udm/udm_controller/tx_dout_bo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.188ns (57.667%)  route 0.138ns (42.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.570    -0.594    sigma/clk_out1
    SLICE_X31Y92         FDRE                                         r  sigma/gpio_bo_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  sigma/gpio_bo_reg_reg[15]/Q
                         net (fo=1, routed)           0.138    -0.315    sigma/sigma_tile/riscv/LED_OBUF[7]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.047    -0.268 r  sigma/sigma_tile/riscv/csr_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    sigma/csr_rdata[15]
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.841    -0.832    sigma/clk_out1
    SLICE_X30Y92         FDRE                                         r  sigma/csr_rdata_reg[15]/C
                         clock pessimism              0.251    -0.581    
                         clock uncertainty            0.121    -0.460    
    SLICE_X30Y92         FDRE (Hold_fdre_C_D)         0.131    -0.329    sigma/csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.817%)  route 0.105ns (36.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.567    -0.597    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y92         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  sigma/udm/udm_controller/RD_DATA_reg_reg[24]/Q
                         net (fo=1, routed)           0.105    -0.351    sigma/udm/udm_controller/in45[16]
    SLICE_X43Y91         LUT6 (Prop_lut6_I0_O)        0.045    -0.306 r  sigma/udm/udm_controller/RD_DATA_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    sigma/udm/udm_controller/RD_DATA_reg[16]
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.837    -0.836    sigma/udm/udm_controller/clk_out1
    SLICE_X43Y91         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[16]/C
                         clock pessimism              0.255    -0.581    
                         clock uncertainty            0.121    -0.460    
    SLICE_X43Y91         FDRE (Hold_fdre_C_D)         0.091    -0.369    sigma/udm/udm_controller/RD_DATA_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.164ns (63.984%)  route 0.092ns (36.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.555    -0.609    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X50Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[13]/Q
                         net (fo=3, routed)           0.092    -0.353    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[13]
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.823    -0.850    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X51Y78         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]/C
                         clock pessimism              0.254    -0.596    
                         clock uncertainty            0.121    -0.475    
    SLICE_X51Y78         FDRE (Hold_fdre_C_D)         0.057    -0.418    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.590%)  route 0.106ns (36.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.556    -0.608    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q_reg[0]/Q
                         net (fo=2, routed)           0.106    -0.361    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/q_mask_q[0]
    SLICE_X48Y77         LUT2 (Prop_lut2_I0_O)        0.045    -0.316 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.316    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[0]_i_1_n_0
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.824    -0.849    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y77         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]/C
                         clock pessimism              0.254    -0.595    
                         clock uncertainty            0.121    -0.474    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092    -0.382    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.574%)  route 0.107ns (36.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.557    -0.607    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X48Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[13]/Q
                         net (fo=3, routed)           0.107    -0.360    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[13]
    SLICE_X49Y79         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[13]
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.826    -0.847    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y79         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.121    -0.473    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.092    -0.381    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.584%)  route 0.137ns (42.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.137    -0.323    sigma/udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X34Y81         LUT6 (Prop_lut6_I3_O)        0.045    -0.278 r  sigma/udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    sigma/udm/udm_controller/p_1_in[5]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.346    sigma/udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.406%)  route 0.138ns (42.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.563    -0.601    sigma/udm/udm_controller/clk_out1
    SLICE_X35Y81         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[4]/Q
                         net (fo=1, routed)           0.138    -0.322    sigma/udm/udm_controller/tx_sendbyte_ff[4]
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.045    -0.277 r  sigma/udm/udm_controller/tx_dout_bo[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    sigma/udm/udm_controller/p_1_in[4]
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.832    -0.841    sigma/udm/udm_controller/clk_out1
    SLICE_X34Y81         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[4]/C
                         clock pessimism              0.253    -0.588    
                         clock uncertainty            0.121    -0.467    
    SLICE_X34Y81         FDRE (Hold_fdre_C_D)         0.121    -0.346    sigma/udm/udm_controller/tx_dout_bo_reg[4]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@3.846ns period=7.692ns})
  Destination:            sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@3.846ns period=7.692ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.086%)  route 0.114ns (37.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.558    -0.606    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X47Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q_reg[19]/Q
                         net (fo=3, routed)           0.114    -0.352    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/quotient_q[19]
    SLICE_X49Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.307 r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_result_r[19]
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=2822, routed)        0.827    -0.846    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/clk_out1
    SLICE_X49Y80         FDRE                                         r  sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.121    -0.471    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092    -0.379    sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/wb_result_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.073    





