
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.972793                       # Number of seconds simulated
sim_ticks                                1972792625000                       # Number of ticks simulated
final_tick                               1972792625000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1185717                       # Simulator instruction rate (inst/s)
host_op_rate                                  1899311                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2510705538                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663416                       # Number of bytes of host memory used
host_seconds                                   785.75                       # Real time elapsed on the host
sim_insts                                   931679907                       # Number of instructions simulated
sim_ops                                    1492387782                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1098496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1121152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        48320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           755                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                755                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             556823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                568307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           24493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                24493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           24493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            556823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               592800                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684106                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342483                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936442                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455634                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3945585250                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679907                       # Number of instructions committed
system.cpu.committedOps                    1492387782                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881068                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1951                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571459                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881068                       # number of integer instructions
system.cpu.num_fp_insts                          1951                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935046                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692949                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3771                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199326                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310538                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026587                       # number of memory refs
system.cpu.num_load_insts                   382684105                       # Number of load instructions
system.cpu.num_store_insts                   56342482                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3945585250                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742411                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024156     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                419      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387782                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.895812                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026589                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406781                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.895812                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881179997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881179997                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577555                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322215                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899770                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899770                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899770                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899770                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106551                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20268                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20268                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126819                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126819                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126819                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86146393000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86146393000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1228543000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1228543000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  87374936000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  87374936000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  87374936000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  87374936000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342483                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026589                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026589                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026589                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026589                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27730.558101                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27730.558101                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60614.910203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60614.910203                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27943.714043                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27943.714043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27943.714043                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27943.714043                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1428522                       # number of writebacks
system.cpu.dcache.writebacks::total           1428522                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106551                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20268                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126819                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126819                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  83039842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  83039842000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1208275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1208275000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  84248117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  84248117000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  84248117000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  84248117000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26730.558101                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26730.558101                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59614.910203                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59614.910203                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26943.714043                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26943.714043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26943.714043                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26943.714043                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126307                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           276.970698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4094507.440678                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   276.970698                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.540958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.540958                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          266                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911622                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911622                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455280                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455280                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455280                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455280                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455280                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455280                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62641500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62641500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62641500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62641500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62641500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62641500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455634                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455634                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455634                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455634                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455634                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 176953.389831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 176953.389831                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 176953.389831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 176953.389831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 176953.389831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 176953.389831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     62287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     62287500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     62287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     62287500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     62287500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     62287500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 175953.389831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 175953.389831                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 175953.389831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 175953.389831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 175953.389831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 175953.389831                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.632123                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253530                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.008117                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.511948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.112058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999332                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1146                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739105                       # Number of tag accesses
system.l2.tags.data_accesses                 51739105                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1428522                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1428522                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3273                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3273                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413056                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416329                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416329                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416329                       # number of overall hits
system.l2.overall_hits::total                 1416329                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693495                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710490                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710844                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data            1710490                       # number of overall misses
system.l2.overall_misses::total               1710844                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1143505500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1143505500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61756000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61756000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  63542926000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63542926000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61756000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64686431500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64748187500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61756000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64686431500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64748187500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1428522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1428522                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20268                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126819                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127173                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126819                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127173                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838514                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545137                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 67284.819064                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 67284.819064                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 174451.977401                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 174451.977401                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 37521.767705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 37521.767705                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 174451.977401                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37817.485925                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37845.757708                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 174451.977401                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37817.485925                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37845.757708                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708381                       # number of writebacks
system.l2.writebacks::total                   1708381                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693495                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693495                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710844                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710844                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    973555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    973555500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58216000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  46607976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46607976000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58216000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47581531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47639747500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58216000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47581531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47639747500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838514                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545137                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 57284.819064                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 57284.819064                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 164451.977401                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 164451.977401                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 27521.767705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 27521.767705                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 164451.977401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27817.485925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27845.757708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 164451.977401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27817.485925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27845.757708                       # average overall mshr miss latency
system.l2.replacements                        1708817                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14358.886908                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419372                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17518                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.191917                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        245.328838                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14113.558070                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.014974                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.861423                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.876397                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16277                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  54727470                       # Number of tag accesses
system.l3.tags.data_accesses                 54727470                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708380                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708380                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693325                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693325                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693326                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693326                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693326                       # number of overall hits
system.l3.overall_hits::total                 1693326                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          170                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             524                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17164                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17518                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              17164                       # number of overall misses
system.l3.overall_misses::total                 17518                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    786594000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     786594000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54322000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     39668500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     93990500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54322000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     826262500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        880584500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54322000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    826262500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       880584500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708380                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708380                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693495                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693849                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710490                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710844                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710490                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710844                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000100                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000309                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010035                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010239                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010035                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010239                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 46286.571731                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 46286.571731                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 153451.977401                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 233344.117647                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 179371.183206                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 153451.977401                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 48139.274062                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 50267.410663                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 153451.977401                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 48139.274062                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 50267.410663                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  755                       # number of writebacks
system.l3.writebacks::total                       755                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          170                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          524                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17164                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17518                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17164                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17518                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    514690000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    514690000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     48658000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     36948500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     85606500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     48658000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    551638500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    600296500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     48658000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    551638500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    600296500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000100                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010035                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010239                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010035                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010239                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 30286.571731                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 30286.571731                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 137451.977401                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 217344.117647                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 163371.183206                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 137451.977401                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 32139.274062                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 34267.410663                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 137451.977401                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 32139.274062                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 34267.410663                       # average overall mshr miss latency
system.l3.replacements                           1134                       # number of replacements
system.membus.snoop_filter.tot_requests         18374                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                524                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          755                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           524                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1169472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17518                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21397500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87593500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253530                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            566                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3137658                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1698600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106551                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          758                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291541824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291567680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709951                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109384704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837124                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000117                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836558     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    566      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837124                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4555337000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690228500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1972792625000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693849                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709135                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             527                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693849                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130216                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218830336                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1134                       # Total snoops (count)
system.tol3bus.snoopTraffic                     48320                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420506                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000332                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018205                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419372     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1134      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420506                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418066000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566266000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
