Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Aug 12 21:58:06 2025
| Host         : cadence34 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  158         
SYNTH-10   Warning           Wide multiplier              9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (157)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (325)
5. checking no_input_delay (4)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (157)
--------------------------
 There are 157 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (325)
--------------------------------------------------
 There are 325 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  340          inf        0.000                      0                  340           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.155ns  (logic 10.012ns (49.675%)  route 10.143ns (50.325%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          0.953     1.372    u_top_vga/u_vga_timing/Q[2]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.325     1.697 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           1.050     2.747    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.356     3.103 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.535     3.638    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.332     3.970 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.972     5.943    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     9.979 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.981    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.499 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[1]
                         net (fo=2, routed)           1.261    12.760    u_top_vga/u_draw_bg/rgb_nxt5__7_n_104
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    12.884 r  u_top_vga/u_draw_bg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.884    u_top_vga/u_draw_bg/i__carry_i_2__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.282 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.282    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.616 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.799    14.415    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_6
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.331    14.746 r  u_top_vga/u_draw_bg/i___0_carry__4_i_2__0/O
                         net (fo=2, routed)           0.859    15.605    u_top_vga/u_draw_bg/i___0_carry__4_i_2__0_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.348    15.953 r  u_top_vga/u_draw_bg/i___0_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    15.953    u_top_vga/u_draw_bg/i___0_carry__4_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.333 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.333    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.450 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.450    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.765 f  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.745    17.510    u_top_vga/u_draw_bg/rgb_nxt42_out[31]
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.307    17.817 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38/O
                         net (fo=1, routed)           0.426    18.243    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.367 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.564    18.931    u_top_vga/u_draw_bg/rgb_nxt5__6_1
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124    19.055 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[7]_i_3/O
                         net (fo=2, routed)           0.976    20.031    u_top_vga/u_draw_bg/vcount_reg[10]
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.124    20.155 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    20.155    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[3]_i_1_n_0
    SLICE_X9Y29          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.046ns  (logic 10.012ns (49.946%)  route 10.034ns (50.054%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          0.953     1.372    u_top_vga/u_vga_timing/Q[2]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.325     1.697 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           1.050     2.747    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.356     3.103 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.535     3.638    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.332     3.970 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.972     5.943    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     9.979 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.981    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.499 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[1]
                         net (fo=2, routed)           1.261    12.760    u_top_vga/u_draw_bg/rgb_nxt5__7_n_104
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    12.884 r  u_top_vga/u_draw_bg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.884    u_top_vga/u_draw_bg/i__carry_i_2__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.282 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.282    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.616 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.799    14.415    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_6
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.331    14.746 r  u_top_vga/u_draw_bg/i___0_carry__4_i_2__0/O
                         net (fo=2, routed)           0.859    15.605    u_top_vga/u_draw_bg/i___0_carry__4_i_2__0_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.348    15.953 r  u_top_vga/u_draw_bg/i___0_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    15.953    u_top_vga/u_draw_bg/i___0_carry__4_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.333 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.333    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.450 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.450    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.765 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.745    17.510    u_top_vga/u_draw_bg/rgb_nxt42_out[31]
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.307    17.817 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38/O
                         net (fo=1, routed)           0.426    18.243    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.367 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.453    18.820    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.944 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.978    19.922    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I2_O)        0.124    20.046 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[5]_i_1/O
                         net (fo=1, routed)           0.000    20.046    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]_0
    SLICE_X8Y29          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.974ns  (logic 10.038ns (50.255%)  route 9.936ns (49.745%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          0.953     1.372    u_top_vga/u_vga_timing/Q[2]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.325     1.697 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           1.050     2.747    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.356     3.103 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.535     3.638    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.332     3.970 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.972     5.943    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     9.979 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.981    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.499 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[1]
                         net (fo=2, routed)           1.261    12.760    u_top_vga/u_draw_bg/rgb_nxt5__7_n_104
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    12.884 r  u_top_vga/u_draw_bg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.884    u_top_vga/u_draw_bg/i__carry_i_2__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.282 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.282    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.616 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.799    14.415    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_6
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.331    14.746 r  u_top_vga/u_draw_bg/i___0_carry__4_i_2__0/O
                         net (fo=2, routed)           0.859    15.605    u_top_vga/u_draw_bg/i___0_carry__4_i_2__0_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.348    15.953 r  u_top_vga/u_draw_bg/i___0_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    15.953    u_top_vga/u_draw_bg/i___0_carry__4_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.333 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.333    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.450 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.450    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.765 f  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.745    17.510    u_top_vga/u_draw_bg/rgb_nxt42_out[31]
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.307    17.817 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38/O
                         net (fo=1, routed)           0.426    18.243    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.367 f  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.564    18.931    u_top_vga/u_draw_bg/rgb_nxt5__6_1
    SLICE_X13Y29         LUT6 (Prop_lut6_I1_O)        0.124    19.055 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[7]_i_3/O
                         net (fo=2, routed)           0.769    19.824    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[7]
    SLICE_X8Y29          LUT4 (Prop_lut4_I2_O)        0.150    19.974 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    19.974    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]_0
    SLICE_X8Y29          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.870ns  (logic 10.012ns (50.387%)  route 9.858ns (49.613%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          0.953     1.372    u_top_vga/u_vga_timing/Q[2]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.325     1.697 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           1.050     2.747    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.356     3.103 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.535     3.638    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.332     3.970 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.972     5.943    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     9.979 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.981    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.499 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[1]
                         net (fo=2, routed)           1.261    12.760    u_top_vga/u_draw_bg/rgb_nxt5__7_n_104
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    12.884 r  u_top_vga/u_draw_bg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.884    u_top_vga/u_draw_bg/i__carry_i_2__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.282 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.282    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.616 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.799    14.415    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_6
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.331    14.746 r  u_top_vga/u_draw_bg/i___0_carry__4_i_2__0/O
                         net (fo=2, routed)           0.859    15.605    u_top_vga/u_draw_bg/i___0_carry__4_i_2__0_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.348    15.953 r  u_top_vga/u_draw_bg/i___0_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    15.953    u_top_vga/u_draw_bg/i___0_carry__4_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.333 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.333    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.450 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.450    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.765 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.745    17.510    u_top_vga/u_draw_bg/rgb_nxt42_out[31]
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.307    17.817 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38/O
                         net (fo=1, routed)           0.426    18.243    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.367 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.453    18.820    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.944 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.803    19.746    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124    19.870 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    19.870    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]_0
    SLICE_X8Y29          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.834ns  (logic 10.012ns (50.478%)  route 9.822ns (49.522%))
  Logic Levels:           18  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/hcount_reg[3]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u_top_vga/u_vga_timing/hcount_reg[3]/Q
                         net (fo=33, routed)          0.953     1.372    u_top_vga/u_vga_timing/Q[2]
    SLICE_X14Y25         LUT5 (Prop_lut5_I4_O)        0.325     1.697 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_13/O
                         net (fo=6, routed)           1.050     2.747    u_top_vga/u_vga_timing/rgb_nxt5__5_i_13_n_0
    SLICE_X13Y30         LUT5 (Prop_lut5_I2_O)        0.356     3.103 f  u_top_vga/u_vga_timing/rgb_nxt5__5_i_12/O
                         net (fo=2, routed)           0.535     3.638    u_top_vga/u_vga_timing/rgb_nxt5__5_i_12_n_0
    SLICE_X12Y30         LUT3 (Prop_lut3_I2_O)        0.332     3.970 r  u_top_vga/u_vga_timing/rgb_nxt5__5_i_1/O
                         net (fo=54, routed)          1.972     5.943    u_top_vga/u_draw_bg/rgb_nxt5__6_3[0]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     9.979 r  u_top_vga/u_draw_bg/rgb_nxt5__6/PCOUT[47]
                         net (fo=1, routed)           0.002     9.981    u_top_vga/u_draw_bg/rgb_nxt5__6_n_106
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    11.499 r  u_top_vga/u_draw_bg/rgb_nxt5__7/P[1]
                         net (fo=2, routed)           1.261    12.760    u_top_vga/u_draw_bg/rgb_nxt5__7_n_104
    SLICE_X13Y25         LUT2 (Prop_lut2_I0_O)        0.124    12.884 r  u_top_vga/u_draw_bg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.000    12.884    u_top_vga/u_draw_bg/i__carry_i_2__1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.282 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.282    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.616 r  u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0/O[1]
                         net (fo=2, routed)           0.799    14.415    u_top_vga/u_draw_bg/rgb_nxt5_inferred__3/i__carry__0_n_6
    SLICE_X12Y26         LUT3 (Prop_lut3_I0_O)        0.331    14.746 r  u_top_vga/u_draw_bg/i___0_carry__4_i_2__0/O
                         net (fo=2, routed)           0.859    15.605    u_top_vga/u_draw_bg/i___0_carry__4_i_2__0_n_0
    SLICE_X12Y26         LUT4 (Prop_lut4_I3_O)        0.348    15.953 r  u_top_vga/u_draw_bg/i___0_carry__4_i_6__0/O
                         net (fo=1, routed)           0.000    15.953    u_top_vga/u_draw_bg/i___0_carry__4_i_6__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    16.333 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.333    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.450 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.450    u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__5_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.765 r  u_top_vga/u_draw_bg/rgb_nxt4_inferred__5/i___0_carry__6/O[3]
                         net (fo=1, routed)           0.745    17.510    u_top_vga/u_draw_bg/rgb_nxt42_out[31]
    SLICE_X14Y25         LUT4 (Prop_lut4_I1_O)        0.307    17.817 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38/O
                         net (fo=1, routed)           0.426    18.243    u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_38_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I1_O)        0.124    18.367 r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb[9]_i_20/O
                         net (fo=2, routed)           0.453    18.820    u_top_vga/u_vga_timing/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.944 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7/O
                         net (fo=3, routed)           0.767    19.710    u_top_vga/u_vga_timing/vga_bg_out\\.rgb[9]_i_7_n_0
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124    19.834 r  u_top_vga/u_vga_timing/vga_bg_out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    19.834    u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]_0
    SLICE_X9Y29          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.282ns  (logic 4.097ns (22.410%)  route 14.185ns (77.590%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_top_vga/u_char/u_draw/draw_y_reg[0]/Q
                         net (fo=17, routed)          1.146     1.602    u_top_vga/u_char/u_draw/draw_y_reg[9]_0[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.726 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.697     2.423    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.148     2.571 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.700     3.271    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.328     3.599 r  u_top_vga/u_char/u_draw/i__carry__0_i_8__0/O
                         net (fo=4, routed)           0.650     4.248    u_top_vga/u_draw_bg/rgb_nxt4_inferred__1/i__carry__0
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     4.372 r  u_top_vga/u_draw_bg/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.372    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_1[0]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.599 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.317     4.916    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_6
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.303     5.219 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.219    u_top_vga/u_char/u_draw/i___20_carry_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.446 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.596     6.042    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.303     6.345 r  u_top_vga/u_char/u_draw/g2_b11_i_7/O
                         net (fo=1, routed)           0.000     6.345    u_top_vga/u_char/u_draw/g2_b11_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.572 r  u_top_vga/u_char/u_draw/g2_b11_i_2/O[1]
                         net (fo=325, routed)         6.788    13.359    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.662 f  u_top_vga/u_char/u_draw/g19_b1/O
                         net (fo=1, routed)           0.000    13.662    u_top_vga/u_char/u_draw/g19_b1_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    13.907 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16/O
                         net (fo=1, routed)           0.804    14.711    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.298    15.009 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6/O
                         net (fo=1, routed)           0.000    15.009    u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    15.247 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.763    16.010    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.298    16.308 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.850    17.157    u_top_vga/u_char/u_draw/p_0_out[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.281 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3/O
                         net (fo=12, routed)          0.877    18.158    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I1_O)        0.124    18.282 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    18.282    u_top_vga/u_char/u_draw/rgb_nxt[7]
    SLICE_X7Y33          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.256ns  (logic 4.097ns (22.442%)  route 14.159ns (77.558%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_top_vga/u_char/u_draw/draw_y_reg[0]/Q
                         net (fo=17, routed)          1.146     1.602    u_top_vga/u_char/u_draw/draw_y_reg[9]_0[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.726 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.697     2.423    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.148     2.571 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.700     3.271    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.328     3.599 r  u_top_vga/u_char/u_draw/i__carry__0_i_8__0/O
                         net (fo=4, routed)           0.650     4.248    u_top_vga/u_draw_bg/rgb_nxt4_inferred__1/i__carry__0
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     4.372 r  u_top_vga/u_draw_bg/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.372    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_1[0]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.599 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.317     4.916    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_6
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.303     5.219 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.219    u_top_vga/u_char/u_draw/i___20_carry_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.446 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.596     6.042    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.303     6.345 r  u_top_vga/u_char/u_draw/g2_b11_i_7/O
                         net (fo=1, routed)           0.000     6.345    u_top_vga/u_char/u_draw/g2_b11_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.572 r  u_top_vga/u_char/u_draw/g2_b11_i_2/O[1]
                         net (fo=325, routed)         6.788    13.359    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.662 f  u_top_vga/u_char/u_draw/g19_b1/O
                         net (fo=1, routed)           0.000    13.662    u_top_vga/u_char/u_draw/g19_b1_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    13.907 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16/O
                         net (fo=1, routed)           0.804    14.711    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.298    15.009 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6/O
                         net (fo=1, routed)           0.000    15.009    u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    15.247 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.763    16.010    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.298    16.308 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.850    17.157    u_top_vga/u_char/u_draw/p_0_out[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.281 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3/O
                         net (fo=12, routed)          0.851    18.132    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.124    18.256 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[0]_i_1/O
                         net (fo=1, routed)           0.000    18.256    u_top_vga/u_char/u_draw/rgb_nxt[0]
    SLICE_X5Y32          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.254ns  (logic 4.097ns (22.444%)  route 14.157ns (77.556%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_top_vga/u_char/u_draw/draw_y_reg[0]/Q
                         net (fo=17, routed)          1.146     1.602    u_top_vga/u_char/u_draw/draw_y_reg[9]_0[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.726 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.697     2.423    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.148     2.571 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.700     3.271    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.328     3.599 r  u_top_vga/u_char/u_draw/i__carry__0_i_8__0/O
                         net (fo=4, routed)           0.650     4.248    u_top_vga/u_draw_bg/rgb_nxt4_inferred__1/i__carry__0
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     4.372 r  u_top_vga/u_draw_bg/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.372    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_1[0]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.599 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.317     4.916    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_6
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.303     5.219 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.219    u_top_vga/u_char/u_draw/i___20_carry_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.446 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.596     6.042    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.303     6.345 r  u_top_vga/u_char/u_draw/g2_b11_i_7/O
                         net (fo=1, routed)           0.000     6.345    u_top_vga/u_char/u_draw/g2_b11_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.572 r  u_top_vga/u_char/u_draw/g2_b11_i_2/O[1]
                         net (fo=325, routed)         6.788    13.359    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.662 f  u_top_vga/u_char/u_draw/g19_b1/O
                         net (fo=1, routed)           0.000    13.662    u_top_vga/u_char/u_draw/g19_b1_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    13.907 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16/O
                         net (fo=1, routed)           0.804    14.711    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.298    15.009 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6/O
                         net (fo=1, routed)           0.000    15.009    u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    15.247 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.763    16.010    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.298    16.308 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.850    17.157    u_top_vga/u_char/u_draw/p_0_out[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.281 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3/O
                         net (fo=12, routed)          0.849    18.130    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I1_O)        0.124    18.254 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    18.254    u_top_vga/u_char/u_draw/rgb_nxt[11]
    SLICE_X5Y32          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.107ns  (logic 4.097ns (22.626%)  route 14.010ns (77.374%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_top_vga/u_char/u_draw/draw_y_reg[0]/Q
                         net (fo=17, routed)          1.146     1.602    u_top_vga/u_char/u_draw/draw_y_reg[9]_0[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.726 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.697     2.423    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.148     2.571 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.700     3.271    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.328     3.599 r  u_top_vga/u_char/u_draw/i__carry__0_i_8__0/O
                         net (fo=4, routed)           0.650     4.248    u_top_vga/u_draw_bg/rgb_nxt4_inferred__1/i__carry__0
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     4.372 r  u_top_vga/u_draw_bg/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.372    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_1[0]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.599 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.317     4.916    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_6
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.303     5.219 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.219    u_top_vga/u_char/u_draw/i___20_carry_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.446 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.596     6.042    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.303     6.345 r  u_top_vga/u_char/u_draw/g2_b11_i_7/O
                         net (fo=1, routed)           0.000     6.345    u_top_vga/u_char/u_draw/g2_b11_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.572 r  u_top_vga/u_char/u_draw/g2_b11_i_2/O[1]
                         net (fo=325, routed)         6.788    13.359    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.662 f  u_top_vga/u_char/u_draw/g19_b1/O
                         net (fo=1, routed)           0.000    13.662    u_top_vga/u_char/u_draw/g19_b1_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    13.907 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16/O
                         net (fo=1, routed)           0.804    14.711    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.298    15.009 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6/O
                         net (fo=1, routed)           0.000    15.009    u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    15.247 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.763    16.010    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.298    16.308 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.850    17.157    u_top_vga/u_char/u_draw/p_0_out[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.281 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3/O
                         net (fo=12, routed)          0.702    17.983    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    18.107 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[8]_i_1/O
                         net (fo=1, routed)           0.000    18.107    u_top_vga/u_char/u_draw/rgb_nxt[8]
    SLICE_X5Y33          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_draw/draw_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.098ns  (logic 4.097ns (22.637%)  route 14.001ns (77.363%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  u_top_vga/u_char/u_draw/draw_y_reg[0]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_top_vga/u_char/u_draw/draw_y_reg[0]/Q
                         net (fo=17, routed)          1.146     1.602    u_top_vga/u_char/u_draw/draw_y_reg[9]_0[0]
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.124     1.726 r  u_top_vga/u_char/u_draw/i__carry__0_i_7/O
                         net (fo=4, routed)           0.697     2.423    u_top_vga/u_char/u_draw/i__carry__0_i_7_n_0
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.148     2.571 r  u_top_vga/u_char/u_draw/i___20_carry__0_i_5/O
                         net (fo=2, routed)           0.700     3.271    u_top_vga/u_char/u_draw/i___20_carry__0_i_5_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.328     3.599 r  u_top_vga/u_char/u_draw/i__carry__0_i_8__0/O
                         net (fo=4, routed)           0.650     4.248    u_top_vga/u_draw_bg/rgb_nxt4_inferred__1/i__carry__0
    SLICE_X3Y26          LUT2 (Prop_lut2_I1_O)        0.124     4.372 r  u_top_vga/u_draw_bg/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     4.372    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_1[0]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     4.599 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.317     4.916    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i__carry__0_n_6
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.303     5.219 r  u_top_vga/u_char/u_draw/i___20_carry_i_3/O
                         net (fo=1, routed)           0.000     5.219    u_top_vga/u_char/u_draw/i___20_carry_i_3_n_0
    SLICE_X4Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.446 r  u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry/O[1]
                         net (fo=2, routed)           0.596     6.042    u_top_vga/u_char/u_draw/rgb_nxt4_inferred__1/i___20_carry_n_6
    SLICE_X5Y26          LUT5 (Prop_lut5_I0_O)        0.303     6.345 r  u_top_vga/u_char/u_draw/g2_b11_i_7/O
                         net (fo=1, routed)           0.000     6.345    u_top_vga/u_char/u_draw/g2_b11_i_7_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.572 r  u_top_vga/u_char/u_draw/g2_b11_i_2/O[1]
                         net (fo=325, routed)         6.788    13.359    u_top_vga/u_char/u_draw/sel[5]
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.303    13.662 f  u_top_vga/u_char/u_draw/g19_b1/O
                         net (fo=1, routed)           0.000    13.662    u_top_vga/u_char/u_draw/g19_b1_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245    13.907 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16/O
                         net (fo=1, routed)           0.804    14.711    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_16_n_0
    SLICE_X9Y33          LUT6 (Prop_lut6_I3_O)        0.298    15.009 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6/O
                         net (fo=1, routed)           0.000    15.009    u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_6_n_0
    SLICE_X9Y33          MUXF7 (Prop_muxf7_I0_O)      0.238    15.247 f  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.763    16.010    u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[1]_i_3_n_0
    SLICE_X12Y33         LUT6 (Prop_lut6_I0_O)        0.298    16.308 f  u_top_vga/u_char/u_draw/vga_out\\.rgb[1]_i_2/O
                         net (fo=2, routed)           0.850    17.157    u_top_vga/u_char/u_draw/p_0_out[1]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124    17.281 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3/O
                         net (fo=12, routed)          0.693    17.974    u_top_vga/u_char/u_draw/vga_out\\.rgb[11]_i_3_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.124    18.098 r  u_top_vga/u_char/u_draw/vga_out\\.rgb[10]_i_1/O
                         net (fo=1, routed)           0.000    18.098    u_top_vga/u_char/u_draw/rgb_nxt[10]
    SLICE_X5Y33          FDRE                                         r  u_top_vga/u_char/u_draw/vga_out\\.rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        -1.538ns  (logic -5.738ns (373.095%)  route 4.200ns (-273.095%))
  Logic Levels:           3  (BUFG=1 IBUF=1 MMCME2_ADV=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[6]/C
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     0.183    inst/seq_reg2[6]
    SLICE_X35Y23         FDRE                                         r  inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[0]/C
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    inst/seq_reg2[0]
    SLICE_X35Y23         FDRE                                         r  inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_vga_timing/vcount_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.573%)  route 0.107ns (45.427%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE                         0.000     0.000 r  u_top_vga/u_vga_timing/vcount_reg[9]/C
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_top_vga/u_vga_timing/vcount_reg[9]/Q
                         net (fo=23, routed)          0.107     0.235    u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[10]_2[7]
    SLICE_X8Y30          FDRE                                         r  u_top_vga/u_draw_bg/vga_bg_out\\.vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst/seq_reg2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE                         0.000     0.000 r  inst/seq_reg2_reg[1]/C
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    inst/seq_reg2[1]
    SLICE_X35Y23         FDRE                                         r  inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_ctrl/next_x_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_char/u_draw/draw_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  u_top_vga/u_char/u_ctrl/next_x_reg[0]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_ctrl/next_x_reg[0]/Q
                         net (fo=3, routed)           0.122     0.263    u_top_vga/u_char/u_draw/D[0]
    SLICE_X7Y23          FDRE                                         r  u_top_vga/u_char/u_draw/draw_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_ctrl/next_x_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_char/u_draw/draw_x_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  u_top_vga/u_char/u_ctrl/next_x_reg[1]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_ctrl/next_x_reg[1]/Q
                         net (fo=4, routed)           0.122     0.263    u_top_vga/u_char/u_draw/D[1]
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_char/u_draw/draw_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_ctrl/next_x_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_char/u_draw/draw_x_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE                         0.000     0.000 r  u_top_vga/u_char/u_ctrl/next_x_reg[5]/C
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_ctrl/next_x_reg[5]/Q
                         net (fo=4, routed)           0.122     0.263    u_top_vga/u_char/u_draw/D[5]
    SLICE_X6Y24          FDRE                                         r  u_top_vga/u_char/u_draw/draw_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_ctrl/next_x_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_char/u_draw/draw_x_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.312%)  route 0.123ns (46.688%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDCE                         0.000     0.000 r  u_top_vga/u_char/u_ctrl/next_x_reg[3]/C
    SLICE_X5Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_ctrl/next_x_reg[3]/Q
                         net (fo=4, routed)           0.123     0.264    u_top_vga/u_char/u_draw/D[3]
    SLICE_X6Y23          FDRE                                         r  u_top_vga/u_char/u_draw/draw_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_char/u_ctrl/next_x_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_top_vga/u_char/u_draw/draw_x_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.827%)  route 0.136ns (49.173%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDCE                         0.000     0.000 r  u_top_vga/u_char/u_ctrl/next_x_reg[8]/C
    SLICE_X5Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_top_vga/u_char/u_ctrl/next_x_reg[8]/Q
                         net (fo=4, routed)           0.136     0.277    u_top_vga/u_char/u_draw/D[8]
    SLICE_X6Y24          FDRE                                         r  u_top_vga/u_char/u_draw/draw_x_reg[8]/D
  -------------------------------------------------------------------    -------------------





