{"file":{"path":"D:\\GOOGLE.PHOTO\\0-0Deepak0Kumar0Tala0Verilog0Tutorial08200398en98123s9.pdf","name":"0-0Deepak0Kumar0Tala0Verilog0Tutorial08200398en98123s9.pdf","ext":".pdf","length":5103151,"dir":"D:\\GOOGLE.PHOTO","creation":"2021-05-23T21:48:30","lastaccess":"2021-05-26T10:08:05","lastwrite":"2021-05-23T21:48:30"},"hash":{"md5":"A39F8BA4D0D434C563DE4975214712AA","sha1":"4F2CCEB20F3AC18ECEBA745AF388F8A7496D9A17"},"tika":{"content-type":"application/pdf","creation-date":"2003-10-26T10:46:33","keywords":"deeps@deeps.org","x-parsed-by":["org.apache.tika.parser.DefaultParser","org.apache.tika.parser.pdf.PDFParser"],"access_permission.assemble_document":true,"access_permission.can_modify":true,"access_permission.can_print":true,"access_permission.can_print_degraded":true,"access_permission.extract_content":true,"access_permission.extract_for_accessibility":true,"access_permission.fill_in_form":true,"access_permission.modify_annotations":true,"cp.subject":"Verilog","created":"2003-10-26T10:46:33","dc.format":"application/pdf; version=1.2","dc.subject":"deeps@deeps.org","dcterms.created":"2003-10-26T10:46:33Z","meta.creation-date":"2003-10-26T10:46:33Z","meta.keyword":"deeps@deeps.org","pdf.pdfversion":"1.2","pdf.charsperpage":["127","725","1620","920","1451","2533","1206","1439","901","485","745","1128","145","100","1495","884","1707","870","562","1065","833","1699","1534","1471","844","693","1087","91","1379","712","1181","2018","1132","243","818","780","1108","542","488","411","792","682","984","209","1387","885","1342","203","1353","1337","928","912","913","941","1330","1108","834","1007","114","676","633","787","259","1751","1432","1036","1959","1907","486","1510","1166","1067","1290","1718","1195","1481","1448","1510","1627","639","1321","1295","743","966","1036","412","1379","579","960","1278","2011","839","1195","1116","950","698","1273","1052","875","1677","764","1419","909","1025","1367","1180","1278","1624","941","1660","998","890","614","978","1050","1927","1534","1475","1815","1555","1274","1048","1143"],"pdf.docinfo.created":"2003-10-26T10:46:33Z","pdf.docinfo.creator_tool":"Verilog Tutorial.doc - Microsoft Word","pdf.docinfo.keywords":"deeps@deeps.org","pdf.docinfo.producer":"Acrobat PDFWriter 3.03 for Windows NT","pdf.docinfo.subject":"Verilog","pdf.encrypted":false,"pdf.hasmarkedcontent":false,"pdf.hasxfa":false,"pdf.hasxmp":false,"pdf.unmappedunicodecharsperpage":["0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","1","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0","0"],"producer":"Acrobat PDFWriter 3.03 for Windows NT","subject":"Verilog","xmp.creatortool":"Verilog Tutorial.doc - Microsoft Word"},"sha256":"19646DF546735349F0CA7BC7CB48587329A2E3B9179B2F488BFDBD7B097D9DBC","clean.language":"en","clean.title":"verilog tutorial","clean.pageCount":"123","clean.author":"deepak kumar tala","clean.creator":"deepak kumar tala"}