
projet vf.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00018bf4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000024d8  08018d88  08018d88  00028d88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b260  0801b260  000302f4  2**0
                  CONTENTS
  4 .ARM          00000008  0801b260  0801b260  0002b260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b268  0801b268  000302f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b268  0801b268  0002b268  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801b26c  0801b26c  0002b26c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f4  20000000  0801b270  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002098  200002f8  0801b564  000302f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002390  0801b564  00032390  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302f4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030324  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002b520  00000000  00000000  00030367  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006168  00000000  00000000  0005b887  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000022a8  00000000  00000000  000619f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001aac  00000000  00000000  00063c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029f9c  00000000  00000000  00065744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002fa85  00000000  00000000  0008f6e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e89c3  00000000  00000000  000bf165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000aafc  00000000  00000000  001a7b28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  001b2624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002f8 	.word	0x200002f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08018d6c 	.word	0x08018d6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002fc 	.word	0x200002fc
 80001cc:	08018d6c 	.word	0x08018d6c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a6 	b.w	8000fec <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9e08      	ldr	r6, [sp, #32]
 8000d2a:	460d      	mov	r5, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	460f      	mov	r7, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4694      	mov	ip, r2
 8000d38:	d965      	bls.n	8000e06 <__udivmoddi4+0xe2>
 8000d3a:	fab2 f382 	clz	r3, r2
 8000d3e:	b143      	cbz	r3, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d44:	f1c3 0220 	rsb	r2, r3, #32
 8000d48:	409f      	lsls	r7, r3
 8000d4a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d4e:	4317      	orrs	r7, r2
 8000d50:	409c      	lsls	r4, r3
 8000d52:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d56:	fa1f f58c 	uxth.w	r5, ip
 8000d5a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d5e:	0c22      	lsrs	r2, r4, #16
 8000d60:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d64:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d68:	fb01 f005 	mul.w	r0, r1, r5
 8000d6c:	4290      	cmp	r0, r2
 8000d6e:	d90a      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d70:	eb1c 0202 	adds.w	r2, ip, r2
 8000d74:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d78:	f080 811c 	bcs.w	8000fb4 <__udivmoddi4+0x290>
 8000d7c:	4290      	cmp	r0, r2
 8000d7e:	f240 8119 	bls.w	8000fb4 <__udivmoddi4+0x290>
 8000d82:	3902      	subs	r1, #2
 8000d84:	4462      	add	r2, ip
 8000d86:	1a12      	subs	r2, r2, r0
 8000d88:	b2a4      	uxth	r4, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d96:	fb00 f505 	mul.w	r5, r0, r5
 8000d9a:	42a5      	cmp	r5, r4
 8000d9c:	d90a      	bls.n	8000db4 <__udivmoddi4+0x90>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da6:	f080 8107 	bcs.w	8000fb8 <__udivmoddi4+0x294>
 8000daa:	42a5      	cmp	r5, r4
 8000dac:	f240 8104 	bls.w	8000fb8 <__udivmoddi4+0x294>
 8000db0:	4464      	add	r4, ip
 8000db2:	3802      	subs	r0, #2
 8000db4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db8:	1b64      	subs	r4, r4, r5
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11e      	cbz	r6, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40dc      	lsrs	r4, r3
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	e9c6 4300 	strd	r4, r3, [r6]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0xbc>
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f000 80ed 	beq.w	8000fae <__udivmoddi4+0x28a>
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de0:	fab3 f183 	clz	r1, r3
 8000de4:	2900      	cmp	r1, #0
 8000de6:	d149      	bne.n	8000e7c <__udivmoddi4+0x158>
 8000de8:	42ab      	cmp	r3, r5
 8000dea:	d302      	bcc.n	8000df2 <__udivmoddi4+0xce>
 8000dec:	4282      	cmp	r2, r0
 8000dee:	f200 80f8 	bhi.w	8000fe2 <__udivmoddi4+0x2be>
 8000df2:	1a84      	subs	r4, r0, r2
 8000df4:	eb65 0203 	sbc.w	r2, r5, r3
 8000df8:	2001      	movs	r0, #1
 8000dfa:	4617      	mov	r7, r2
 8000dfc:	2e00      	cmp	r6, #0
 8000dfe:	d0e2      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	e9c6 4700 	strd	r4, r7, [r6]
 8000e04:	e7df      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e06:	b902      	cbnz	r2, 8000e0a <__udivmoddi4+0xe6>
 8000e08:	deff      	udf	#255	; 0xff
 8000e0a:	fab2 f382 	clz	r3, r2
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8090 	bne.w	8000f34 <__udivmoddi4+0x210>
 8000e14:	1a8a      	subs	r2, r1, r2
 8000e16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e1a:	fa1f fe8c 	uxth.w	lr, ip
 8000e1e:	2101      	movs	r1, #1
 8000e20:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e24:	fb07 2015 	mls	r0, r7, r5, r2
 8000e28:	0c22      	lsrs	r2, r4, #16
 8000e2a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e2e:	fb0e f005 	mul.w	r0, lr, r5
 8000e32:	4290      	cmp	r0, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x124>
 8000e36:	eb1c 0202 	adds.w	r2, ip, r2
 8000e3a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0x122>
 8000e40:	4290      	cmp	r0, r2
 8000e42:	f200 80cb 	bhi.w	8000fdc <__udivmoddi4+0x2b8>
 8000e46:	4645      	mov	r5, r8
 8000e48:	1a12      	subs	r2, r2, r0
 8000e4a:	b2a4      	uxth	r4, r4
 8000e4c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e50:	fb07 2210 	mls	r2, r7, r0, r2
 8000e54:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e58:	fb0e fe00 	mul.w	lr, lr, r0
 8000e5c:	45a6      	cmp	lr, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x14e>
 8000e60:	eb1c 0404 	adds.w	r4, ip, r4
 8000e64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e68:	d202      	bcs.n	8000e70 <__udivmoddi4+0x14c>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f200 80bb 	bhi.w	8000fe6 <__udivmoddi4+0x2c2>
 8000e70:	4610      	mov	r0, r2
 8000e72:	eba4 040e 	sub.w	r4, r4, lr
 8000e76:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e7a:	e79f      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e7c:	f1c1 0720 	rsb	r7, r1, #32
 8000e80:	408b      	lsls	r3, r1
 8000e82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e8a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e8e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e92:	40fd      	lsrs	r5, r7
 8000e94:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e98:	4323      	orrs	r3, r4
 8000e9a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e9e:	fa1f fe8c 	uxth.w	lr, ip
 8000ea2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ea6:	0c1c      	lsrs	r4, r3, #16
 8000ea8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eac:	fb08 f50e 	mul.w	r5, r8, lr
 8000eb0:	42a5      	cmp	r5, r4
 8000eb2:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eba:	d90b      	bls.n	8000ed4 <__udivmoddi4+0x1b0>
 8000ebc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ec4:	f080 8088 	bcs.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ec8:	42a5      	cmp	r5, r4
 8000eca:	f240 8085 	bls.w	8000fd8 <__udivmoddi4+0x2b4>
 8000ece:	f1a8 0802 	sub.w	r8, r8, #2
 8000ed2:	4464      	add	r4, ip
 8000ed4:	1b64      	subs	r4, r4, r5
 8000ed6:	b29d      	uxth	r5, r3
 8000ed8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000edc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ee4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x1da>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ef4:	d26c      	bcs.n	8000fd0 <__udivmoddi4+0x2ac>
 8000ef6:	45a6      	cmp	lr, r4
 8000ef8:	d96a      	bls.n	8000fd0 <__udivmoddi4+0x2ac>
 8000efa:	3b02      	subs	r3, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f02:	fba3 9502 	umull	r9, r5, r3, r2
 8000f06:	eba4 040e 	sub.w	r4, r4, lr
 8000f0a:	42ac      	cmp	r4, r5
 8000f0c:	46c8      	mov	r8, r9
 8000f0e:	46ae      	mov	lr, r5
 8000f10:	d356      	bcc.n	8000fc0 <__udivmoddi4+0x29c>
 8000f12:	d053      	beq.n	8000fbc <__udivmoddi4+0x298>
 8000f14:	b156      	cbz	r6, 8000f2c <__udivmoddi4+0x208>
 8000f16:	ebb0 0208 	subs.w	r2, r0, r8
 8000f1a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f1e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f22:	40ca      	lsrs	r2, r1
 8000f24:	40cc      	lsrs	r4, r1
 8000f26:	4317      	orrs	r7, r2
 8000f28:	e9c6 7400 	strd	r7, r4, [r6]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	2100      	movs	r1, #0
 8000f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f34:	f1c3 0120 	rsb	r1, r3, #32
 8000f38:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f3c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f40:	fa25 f101 	lsr.w	r1, r5, r1
 8000f44:	409d      	lsls	r5, r3
 8000f46:	432a      	orrs	r2, r5
 8000f48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f54:	fb07 1510 	mls	r5, r7, r0, r1
 8000f58:	0c11      	lsrs	r1, r2, #16
 8000f5a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f5e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f62:	428d      	cmp	r5, r1
 8000f64:	fa04 f403 	lsl.w	r4, r4, r3
 8000f68:	d908      	bls.n	8000f7c <__udivmoddi4+0x258>
 8000f6a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f6e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f72:	d22f      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f74:	428d      	cmp	r5, r1
 8000f76:	d92d      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000f78:	3802      	subs	r0, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1b49      	subs	r1, r1, r5
 8000f7e:	b292      	uxth	r2, r2
 8000f80:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f84:	fb07 1115 	mls	r1, r7, r5, r1
 8000f88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f8c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f90:	4291      	cmp	r1, r2
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x282>
 8000f94:	eb1c 0202 	adds.w	r2, ip, r2
 8000f98:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f9c:	d216      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f9e:	4291      	cmp	r1, r2
 8000fa0:	d914      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000fa2:	3d02      	subs	r5, #2
 8000fa4:	4462      	add	r2, ip
 8000fa6:	1a52      	subs	r2, r2, r1
 8000fa8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fac:	e738      	b.n	8000e20 <__udivmoddi4+0xfc>
 8000fae:	4631      	mov	r1, r6
 8000fb0:	4630      	mov	r0, r6
 8000fb2:	e708      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000fb4:	4639      	mov	r1, r7
 8000fb6:	e6e6      	b.n	8000d86 <__udivmoddi4+0x62>
 8000fb8:	4610      	mov	r0, r2
 8000fba:	e6fb      	b.n	8000db4 <__udivmoddi4+0x90>
 8000fbc:	4548      	cmp	r0, r9
 8000fbe:	d2a9      	bcs.n	8000f14 <__udivmoddi4+0x1f0>
 8000fc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fc4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	e7a3      	b.n	8000f14 <__udivmoddi4+0x1f0>
 8000fcc:	4645      	mov	r5, r8
 8000fce:	e7ea      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fd0:	462b      	mov	r3, r5
 8000fd2:	e794      	b.n	8000efe <__udivmoddi4+0x1da>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	e7d1      	b.n	8000f7c <__udivmoddi4+0x258>
 8000fd8:	46d0      	mov	r8, sl
 8000fda:	e77b      	b.n	8000ed4 <__udivmoddi4+0x1b0>
 8000fdc:	3d02      	subs	r5, #2
 8000fde:	4462      	add	r2, ip
 8000fe0:	e732      	b.n	8000e48 <__udivmoddi4+0x124>
 8000fe2:	4608      	mov	r0, r1
 8000fe4:	e70a      	b.n	8000dfc <__udivmoddi4+0xd8>
 8000fe6:	4464      	add	r4, ip
 8000fe8:	3802      	subs	r0, #2
 8000fea:	e742      	b.n	8000e72 <__udivmoddi4+0x14e>

08000fec <__aeabi_idiv0>:
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop

08000ff0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	609a      	str	r2, [r3, #8]
 8001000:	60da      	str	r2, [r3, #12]
 8001002:	611a      	str	r2, [r3, #16]
 8001004:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001006:	4b38      	ldr	r3, [pc, #224]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001008:	4a38      	ldr	r2, [pc, #224]	; (80010ec <MX_ADC1_Init+0xfc>)
 800100a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800100c:	4b36      	ldr	r3, [pc, #216]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800100e:	2200      	movs	r2, #0
 8001010:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001012:	4b35      	ldr	r3, [pc, #212]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001014:	2200      	movs	r2, #0
 8001016:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001018:	4b33      	ldr	r3, [pc, #204]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800101a:	2200      	movs	r2, #0
 800101c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800101e:	4b32      	ldr	r3, [pc, #200]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001020:	2201      	movs	r2, #1
 8001022:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001024:	4b30      	ldr	r3, [pc, #192]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001026:	2204      	movs	r2, #4
 8001028:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800102a:	4b2f      	ldr	r3, [pc, #188]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800102c:	2200      	movs	r2, #0
 800102e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001030:	4b2d      	ldr	r3, [pc, #180]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001032:	2201      	movs	r2, #1
 8001034:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8001036:	4b2c      	ldr	r3, [pc, #176]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001038:	2203      	movs	r2, #3
 800103a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800103c:	4b2a      	ldr	r3, [pc, #168]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800103e:	2200      	movs	r2, #0
 8001040:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001046:	f44f 62d8 	mov.w	r2, #1728	; 0x6c0
 800104a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800104c:	4b26      	ldr	r3, [pc, #152]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800104e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001052:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001054:	4b24      	ldr	r3, [pc, #144]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001056:	2200      	movs	r2, #0
 8001058:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800105c:	4b22      	ldr	r3, [pc, #136]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800105e:	2200      	movs	r2, #0
 8001060:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001062:	4b21      	ldr	r3, [pc, #132]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001064:	2200      	movs	r2, #0
 8001066:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800106a:	481f      	ldr	r0, [pc, #124]	; (80010e8 <MX_ADC1_Init+0xf8>)
 800106c:	f004 fafa 	bl	8005664 <HAL_ADC_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8001076:	f000 fcbc 	bl	80019f2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <MX_ADC1_Init+0x100>)
 800107c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800107e:	2306      	movs	r3, #6
 8001080:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001082:	2307      	movs	r3, #7
 8001084:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001086:	237f      	movs	r3, #127	; 0x7f
 8001088:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800108a:	2304      	movs	r3, #4
 800108c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001092:	463b      	mov	r3, r7
 8001094:	4619      	mov	r1, r3
 8001096:	4814      	ldr	r0, [pc, #80]	; (80010e8 <MX_ADC1_Init+0xf8>)
 8001098:	f004 fe7c 	bl	8005d94 <HAL_ADC_ConfigChannel>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80010a2:	f000 fca6 	bl	80019f2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80010a6:	4b13      	ldr	r3, [pc, #76]	; (80010f4 <MX_ADC1_Init+0x104>)
 80010a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010aa:	230c      	movs	r3, #12
 80010ac:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ae:	463b      	mov	r3, r7
 80010b0:	4619      	mov	r1, r3
 80010b2:	480d      	ldr	r0, [pc, #52]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010b4:	f004 fe6e 	bl	8005d94 <HAL_ADC_ConfigChannel>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80010be:	f000 fc98 	bl	80019f2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80010c2:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <MX_ADC1_Init+0x108>)
 80010c4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80010c6:	2312      	movs	r3, #18
 80010c8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010ca:	463b      	mov	r3, r7
 80010cc:	4619      	mov	r1, r3
 80010ce:	4806      	ldr	r0, [pc, #24]	; (80010e8 <MX_ADC1_Init+0xf8>)
 80010d0:	f004 fe60 	bl	8005d94 <HAL_ADC_ConfigChannel>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80010da:	f000 fc8a 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000314 	.word	0x20000314
 80010ec:	50040000 	.word	0x50040000
 80010f0:	80000001 	.word	0x80000001
 80010f4:	c7520000 	.word	0xc7520000
 80010f8:	25b00200 	.word	0x25b00200

080010fc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001104:	f107 0314 	add.w	r3, r7, #20
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
 8001112:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	4a2f      	ldr	r2, [pc, #188]	; (80011d8 <HAL_ADC_MspInit+0xdc>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d157      	bne.n	80011ce <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800111e:	4b2f      	ldr	r3, [pc, #188]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	4a2e      	ldr	r2, [pc, #184]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001124:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001128:	64d3      	str	r3, [r2, #76]	; 0x4c
 800112a:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800112c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800112e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	4b29      	ldr	r3, [pc, #164]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800113a:	4a28      	ldr	r2, [pc, #160]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <HAL_ADC_MspInit+0xe0>)
 8001144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800114e:	2310      	movs	r3, #16
 8001150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001152:	230b      	movs	r3, #11
 8001154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f005 fed8 	bl	8006f18 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001168:	4b1d      	ldr	r3, [pc, #116]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800116a:	4a1e      	ldr	r2, [pc, #120]	; (80011e4 <HAL_ADC_MspInit+0xe8>)
 800116c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800116e:	4b1c      	ldr	r3, [pc, #112]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001174:	4b1a      	ldr	r3, [pc, #104]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001176:	2200      	movs	r2, #0
 8001178:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800117a:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800117c:	2200      	movs	r2, #0
 800117e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001180:	4b17      	ldr	r3, [pc, #92]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001182:	2280      	movs	r2, #128	; 0x80
 8001184:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001186:	4b16      	ldr	r3, [pc, #88]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800118c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800118e:	4b14      	ldr	r3, [pc, #80]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001190:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001194:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001196:	4b12      	ldr	r3, [pc, #72]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 8001198:	2200      	movs	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119c:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011a2:	480f      	ldr	r0, [pc, #60]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011a4:	f005 fc36 	bl	8006a14 <HAL_DMA_Init>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 80011ae:	f000 fc20 	bl	80019f2 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a0a      	ldr	r2, [pc, #40]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011b6:	64da      	str	r2, [r3, #76]	; 0x4c
 80011b8:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <HAL_ADC_MspInit+0xe4>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80011be:	2200      	movs	r2, #0
 80011c0:	2100      	movs	r1, #0
 80011c2:	2012      	movs	r0, #18
 80011c4:	f005 fbef 	bl	80069a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80011c8:	2012      	movs	r0, #18
 80011ca:	f005 fc08 	bl	80069de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011ce:	bf00      	nop
 80011d0:	3728      	adds	r7, #40	; 0x28
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	50040000 	.word	0x50040000
 80011dc:	40021000 	.word	0x40021000
 80011e0:	20000378 	.word	0x20000378
 80011e4:	40020008 	.word	0x40020008

080011e8 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80011e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011ec:	b082      	sub	sp, #8
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a54      	ldr	r2, [pc, #336]	; (8001348 <HAL_ADC_ConvCpltCallback+0x160>)
 80011f8:	4293      	cmp	r3, r2
 80011fa:	f040 8091 	bne.w	8001320 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 80011fe:	4b53      	ldr	r3, [pc, #332]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001200:	881b      	ldrh	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f7ff f98e 	bl	8000524 <__aeabi_i2d>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	a14a      	add	r1, pc, #296	; (adr r1, 8001338 <HAL_ADC_ConvCpltCallback+0x150>)
 800120e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001212:	f7ff fb1b 	bl	800084c <__aeabi_ddiv>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4610      	mov	r0, r2
 800121c:	4619      	mov	r1, r3
 800121e:	f7ff fce3 	bl	8000be8 <__aeabi_d2f>
 8001222:	4603      	mov	r3, r0
 8001224:	4a4a      	ldr	r2, [pc, #296]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001226:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001228:	4b4a      	ldr	r3, [pc, #296]	; (8001354 <HAL_ADC_ConvCpltCallback+0x16c>)
 800122a:	ed93 7a00 	vldr	s14, [r3]
 800122e:	4b4a      	ldr	r3, [pc, #296]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 8001230:	edd3 7a00 	vldr	s15, [r3]
 8001234:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001238:	ee17 0a90 	vmov	r0, s15
 800123c:	f7ff f984 	bl	8000548 <__aeabi_f2d>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	f04f 0000 	mov.w	r0, #0
 8001248:	4944      	ldr	r1, [pc, #272]	; (800135c <HAL_ADC_ConvCpltCallback+0x174>)
 800124a:	f7ff faff 	bl	800084c <__aeabi_ddiv>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4690      	mov	r8, r2
 8001254:	4699      	mov	r9, r3
 8001256:	4b3d      	ldr	r3, [pc, #244]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001258:	885b      	ldrh	r3, [r3, #2]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f962 	bl	8000524 <__aeabi_i2d>
 8001260:	4604      	mov	r4, r0
 8001262:	460d      	mov	r5, r1
 8001264:	4b3a      	ldr	r3, [pc, #232]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f96d 	bl	8000548 <__aeabi_f2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <HAL_ADC_ConvCpltCallback+0x178>)
 8001274:	f7ff faea 	bl	800084c <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f9ba 	bl	80005f8 <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4614      	mov	r4, r2
 800128a:	461d      	mov	r5, r3
 800128c:	4b32      	ldr	r3, [pc, #200]	; (8001358 <HAL_ADC_ConvCpltCallback+0x170>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f959 	bl	8000548 <__aeabi_f2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4620      	mov	r0, r4
 800129c:	4629      	mov	r1, r5
 800129e:	f7fe fff3 	bl	8000288 <__aeabi_dsub>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	4640      	mov	r0, r8
 80012a8:	4649      	mov	r1, r9
 80012aa:	f7ff f9a5 	bl	80005f8 <__aeabi_dmul>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4610      	mov	r0, r2
 80012b4:	4619      	mov	r1, r3
 80012b6:	f7ff fc97 	bl	8000be8 <__aeabi_d2f>
 80012ba:	ee07 0a10 	vmov	s14, r0
 80012be:	eef3 7a0e 	vmov.f32	s15, #62	; 0x41f00000  30.0
 80012c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012c6:	4b27      	ldr	r3, [pc, #156]	; (8001364 <HAL_ADC_ConvCpltCallback+0x17c>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 80012cc:	4b1f      	ldr	r3, [pc, #124]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 80012ce:	889b      	ldrh	r3, [r3, #4]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f927 	bl	8000524 <__aeabi_i2d>
 80012d6:	a31a      	add	r3, pc, #104	; (adr r3, 8001340 <HAL_ADC_ConvCpltCallback+0x158>)
 80012d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012dc:	f7ff fab6 	bl	800084c <__aeabi_ddiv>
 80012e0:	4602      	mov	r2, r0
 80012e2:	460b      	mov	r3, r1
 80012e4:	4610      	mov	r0, r2
 80012e6:	4619      	mov	r1, r3
 80012e8:	4602      	mov	r2, r0
 80012ea:	460b      	mov	r3, r1
 80012ec:	f7fe ffce 	bl	800028c <__adddf3>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4614      	mov	r4, r2
 80012f6:	461d      	mov	r5, r3
 80012f8:	4b15      	ldr	r3, [pc, #84]	; (8001350 <HAL_ADC_ConvCpltCallback+0x168>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff f923 	bl	8000548 <__aeabi_f2d>
 8001302:	4602      	mov	r2, r0
 8001304:	460b      	mov	r3, r1
 8001306:	4620      	mov	r0, r4
 8001308:	4629      	mov	r1, r5
 800130a:	f7ff f975 	bl	80005f8 <__aeabi_dmul>
 800130e:	4602      	mov	r2, r0
 8001310:	460b      	mov	r3, r1
 8001312:	4610      	mov	r0, r2
 8001314:	4619      	mov	r1, r3
 8001316:	f7ff fc67 	bl	8000be8 <__aeabi_d2f>
 800131a:	4603      	mov	r3, r0
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <HAL_ADC_ConvCpltCallback+0x180>)
 800131e:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001320:	2203      	movs	r2, #3
 8001322:	490a      	ldr	r1, [pc, #40]	; (800134c <HAL_ADC_ConvCpltCallback+0x164>)
 8001324:	4811      	ldr	r0, [pc, #68]	; (800136c <HAL_ADC_ConvCpltCallback+0x184>)
 8001326:	f004 fadf 	bl	80058e8 <HAL_ADC_Start_DMA>



}
 800132a:	bf00      	nop
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001334:	f3af 8000 	nop.w
 8001338:	d70a3d70 	.word	0xd70a3d70
 800133c:	40b36323 	.word	0x40b36323
 8001340:	00000000 	.word	0x00000000
 8001344:	40affe00 	.word	0x40affe00
 8001348:	50040000 	.word	0x50040000
 800134c:	20000720 	.word	0x20000720
 8001350:	2000072c 	.word	0x2000072c
 8001354:	20000000 	.word	0x20000000
 8001358:	20000004 	.word	0x20000004
 800135c:	40590000 	.word	0x40590000
 8001360:	40080000 	.word	0x40080000
 8001364:	20000728 	.word	0x20000728
 8001368:	20000730 	.word	0x20000730
 800136c:	20000314 	.word	0x20000314

08001370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001376:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <MX_DMA_Init+0x60>)
 8001378:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800137a:	4a15      	ldr	r2, [pc, #84]	; (80013d0 <MX_DMA_Init+0x60>)
 800137c:	f043 0301 	orr.w	r3, r3, #1
 8001380:	6493      	str	r3, [r2, #72]	; 0x48
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MX_DMA_Init+0x60>)
 8001384:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <MX_DMA_Init+0x60>)
 8001390:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001392:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <MX_DMA_Init+0x60>)
 8001394:	f043 0302 	orr.w	r3, r3, #2
 8001398:	6493      	str	r3, [r2, #72]	; 0x48
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <MX_DMA_Init+0x60>)
 800139c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	603b      	str	r3, [r7, #0]
 80013a4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2100      	movs	r1, #0
 80013aa:	200b      	movs	r0, #11
 80013ac:	f005 fafb 	bl	80069a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013b0:	200b      	movs	r0, #11
 80013b2:	f005 fb14 	bl	80069de <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel7_IRQn, 0, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	2100      	movs	r1, #0
 80013ba:	2045      	movs	r0, #69	; 0x45
 80013bc:	f005 faf3 	bl	80069a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel7_IRQn);
 80013c0:	2045      	movs	r0, #69	; 0x45
 80013c2:	f005 fb0c 	bl	80069de <HAL_NVIC_EnableIRQ>

}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40021000 	.word	0x40021000

080013d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b088      	sub	sp, #32
 80013d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013da:	f107 030c 	add.w	r3, r7, #12
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
 80013e2:	605a      	str	r2, [r3, #4]
 80013e4:	609a      	str	r2, [r3, #8]
 80013e6:	60da      	str	r2, [r3, #12]
 80013e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ea:	4b38      	ldr	r3, [pc, #224]	; (80014cc <MX_GPIO_Init+0xf8>)
 80013ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013ee:	4a37      	ldr	r2, [pc, #220]	; (80014cc <MX_GPIO_Init+0xf8>)
 80013f0:	f043 0301 	orr.w	r3, r3, #1
 80013f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013f6:	4b35      	ldr	r3, [pc, #212]	; (80014cc <MX_GPIO_Init+0xf8>)
 80013f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013fa:	f003 0301 	and.w	r3, r3, #1
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001402:	4b32      	ldr	r3, [pc, #200]	; (80014cc <MX_GPIO_Init+0xf8>)
 8001404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001406:	4a31      	ldr	r2, [pc, #196]	; (80014cc <MX_GPIO_Init+0xf8>)
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800140e:	4b2f      	ldr	r3, [pc, #188]	; (80014cc <MX_GPIO_Init+0xf8>)
 8001410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	607b      	str	r3, [r7, #4]
 8001418:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2102      	movs	r1, #2
 800141e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001422:	f005 fee3 	bl	80071ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	2101      	movs	r1, #1
 800142a:	4829      	ldr	r0, [pc, #164]	; (80014d0 <MX_GPIO_Init+0xfc>)
 800142c:	f005 fede 	bl	80071ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001430:	2302      	movs	r3, #2
 8001432:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001434:	2301      	movs	r3, #1
 8001436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800143c:	2300      	movs	r3, #0
 800143e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	4619      	mov	r1, r3
 8001446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144a:	f005 fd65 	bl	8006f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 800144e:	2301      	movs	r3, #1
 8001450:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001452:	2301      	movs	r3, #1
 8001454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001456:	2300      	movs	r3, #0
 8001458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800145a:	2300      	movs	r3, #0
 800145c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 800145e:	f107 030c 	add.w	r3, r7, #12
 8001462:	4619      	mov	r1, r3
 8001464:	481a      	ldr	r0, [pc, #104]	; (80014d0 <MX_GPIO_Init+0xfc>)
 8001466:	f005 fd57 	bl	8006f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800146a:	2302      	movs	r3, #2
 800146c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800146e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001472:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	4619      	mov	r1, r3
 800147e:	4814      	ldr	r0, [pc, #80]	; (80014d0 <MX_GPIO_Init+0xfc>)
 8001480:	f005 fd4a 	bl	8006f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001484:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001488:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800148e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001494:	f107 030c 	add.w	r3, r7, #12
 8001498:	4619      	mov	r1, r3
 800149a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800149e:	f005 fd3b 	bl	8006f18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2101      	movs	r1, #1
 80014a6:	2007      	movs	r0, #7
 80014a8:	f005 fa7d 	bl	80069a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80014ac:	2007      	movs	r0, #7
 80014ae:	f005 fa96 	bl	80069de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80014b2:	2200      	movs	r2, #0
 80014b4:	2101      	movs	r1, #1
 80014b6:	2017      	movs	r0, #23
 80014b8:	f005 fa75 	bl	80069a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014bc:	2017      	movs	r0, #23
 80014be:	f005 fa8e 	bl	80069de <HAL_NVIC_EnableIRQ>

}
 80014c2:	bf00      	nop
 80014c4:	3720      	adds	r7, #32
 80014c6:	46bd      	mov	sp, r7
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	40021000 	.word	0x40021000
 80014d0:	48000400 	.word	0x48000400

080014d4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014d8:	4b1b      	ldr	r3, [pc, #108]	; (8001548 <MX_I2C1_Init+0x74>)
 80014da:	4a1c      	ldr	r2, [pc, #112]	; (800154c <MX_I2C1_Init+0x78>)
 80014dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00202538;
 80014de:	4b1a      	ldr	r3, [pc, #104]	; (8001548 <MX_I2C1_Init+0x74>)
 80014e0:	4a1b      	ldr	r2, [pc, #108]	; (8001550 <MX_I2C1_Init+0x7c>)
 80014e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014e4:	4b18      	ldr	r3, [pc, #96]	; (8001548 <MX_I2C1_Init+0x74>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014ea:	4b17      	ldr	r3, [pc, #92]	; (8001548 <MX_I2C1_Init+0x74>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f0:	4b15      	ldr	r3, [pc, #84]	; (8001548 <MX_I2C1_Init+0x74>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014f6:	4b14      	ldr	r3, [pc, #80]	; (8001548 <MX_I2C1_Init+0x74>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014fc:	4b12      	ldr	r3, [pc, #72]	; (8001548 <MX_I2C1_Init+0x74>)
 80014fe:	2200      	movs	r2, #0
 8001500:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001502:	4b11      	ldr	r3, [pc, #68]	; (8001548 <MX_I2C1_Init+0x74>)
 8001504:	2200      	movs	r2, #0
 8001506:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001508:	4b0f      	ldr	r3, [pc, #60]	; (8001548 <MX_I2C1_Init+0x74>)
 800150a:	2200      	movs	r2, #0
 800150c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800150e:	480e      	ldr	r0, [pc, #56]	; (8001548 <MX_I2C1_Init+0x74>)
 8001510:	f005 fe9c 	bl	800724c <HAL_I2C_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800151a:	f000 fa6a 	bl	80019f2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800151e:	2100      	movs	r1, #0
 8001520:	4809      	ldr	r0, [pc, #36]	; (8001548 <MX_I2C1_Init+0x74>)
 8001522:	f006 faa7 	bl	8007a74 <HAL_I2CEx_ConfigAnalogFilter>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800152c:	f000 fa61 	bl	80019f2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001530:	2100      	movs	r1, #0
 8001532:	4805      	ldr	r0, [pc, #20]	; (8001548 <MX_I2C1_Init+0x74>)
 8001534:	f006 fae9 	bl	8007b0a <HAL_I2CEx_ConfigDigitalFilter>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800153e:	f000 fa58 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	200003c0 	.word	0x200003c0
 800154c:	40005400 	.word	0x40005400
 8001550:	00202538 	.word	0x00202538

08001554 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001558:	4b1d      	ldr	r3, [pc, #116]	; (80015d0 <MX_I2C3_Init+0x7c>)
 800155a:	4a1e      	ldr	r2, [pc, #120]	; (80015d4 <MX_I2C3_Init+0x80>)
 800155c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00100618;
 800155e:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001560:	4a1d      	ldr	r2, [pc, #116]	; (80015d8 <MX_I2C3_Init+0x84>)
 8001562:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001564:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001566:	2200      	movs	r2, #0
 8001568:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800156a:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <MX_I2C3_Init+0x7c>)
 800156c:	2201      	movs	r2, #1
 800156e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001572:	2200      	movs	r2, #0
 8001574:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001576:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001578:	2200      	movs	r2, #0
 800157a:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800157c:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_I2C3_Init+0x7c>)
 800157e:	2200      	movs	r2, #0
 8001580:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001582:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001584:	2200      	movs	r2, #0
 8001586:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001588:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_I2C3_Init+0x7c>)
 800158a:	2200      	movs	r2, #0
 800158c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800158e:	4810      	ldr	r0, [pc, #64]	; (80015d0 <MX_I2C3_Init+0x7c>)
 8001590:	f005 fe5c 	bl	800724c <HAL_I2C_Init>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 800159a:	f000 fa2a 	bl	80019f2 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800159e:	2100      	movs	r1, #0
 80015a0:	480b      	ldr	r0, [pc, #44]	; (80015d0 <MX_I2C3_Init+0x7c>)
 80015a2:	f006 fa67 	bl	8007a74 <HAL_I2CEx_ConfigAnalogFilter>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80015ac:	f000 fa21 	bl	80019f2 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015b0:	2100      	movs	r1, #0
 80015b2:	4807      	ldr	r0, [pc, #28]	; (80015d0 <MX_I2C3_Init+0x7c>)
 80015b4:	f006 faa9 	bl	8007b0a <HAL_I2CEx_ConfigDigitalFilter>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80015be:	f000 fa18 	bl	80019f2 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 80015c2:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80015c6:	f006 faed 	bl	8007ba4 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000414 	.word	0x20000414
 80015d4:	40005c00 	.word	0x40005c00
 80015d8:	00100618 	.word	0x00100618

080015dc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b0a2      	sub	sp, #136	; 0x88
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015e4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]
 80015f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015f4:	f107 0320 	add.w	r3, r7, #32
 80015f8:	2254      	movs	r2, #84	; 0x54
 80015fa:	2100      	movs	r1, #0
 80015fc:	4618      	mov	r0, r3
 80015fe:	f013 fc84 	bl	8014f0a <memset>
  if(i2cHandle->Instance==I2C1)
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a50      	ldr	r2, [pc, #320]	; (8001748 <HAL_I2C_MspInit+0x16c>)
 8001608:	4293      	cmp	r3, r2
 800160a:	d13a      	bne.n	8001682 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800160c:	2340      	movs	r3, #64	; 0x40
 800160e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001610:	2300      	movs	r3, #0
 8001612:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4618      	mov	r0, r3
 800161a:	f008 ff0d 	bl	800a438 <HAL_RCCEx_PeriphCLKConfig>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001624:	f000 f9e5 	bl	80019f2 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001628:	4b48      	ldr	r3, [pc, #288]	; (800174c <HAL_I2C_MspInit+0x170>)
 800162a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800162c:	4a47      	ldr	r2, [pc, #284]	; (800174c <HAL_I2C_MspInit+0x170>)
 800162e:	f043 0301 	orr.w	r3, r3, #1
 8001632:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001634:	4b45      	ldr	r3, [pc, #276]	; (800174c <HAL_I2C_MspInit+0x170>)
 8001636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001638:	f003 0301 	and.w	r3, r3, #1
 800163c:	61fb      	str	r3, [r7, #28]
 800163e:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001640:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001644:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001646:	2312      	movs	r3, #18
 8001648:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164a:	2300      	movs	r3, #0
 800164c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164e:	2303      	movs	r3, #3
 8001650:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001654:	2304      	movs	r3, #4
 8001656:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800165a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800165e:	4619      	mov	r1, r3
 8001660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001664:	f005 fc58 	bl	8006f18 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001668:	4b38      	ldr	r3, [pc, #224]	; (800174c <HAL_I2C_MspInit+0x170>)
 800166a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800166c:	4a37      	ldr	r2, [pc, #220]	; (800174c <HAL_I2C_MspInit+0x170>)
 800166e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001672:	6593      	str	r3, [r2, #88]	; 0x58
 8001674:	4b35      	ldr	r3, [pc, #212]	; (800174c <HAL_I2C_MspInit+0x170>)
 8001676:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001678:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800167c:	61bb      	str	r3, [r7, #24]
 800167e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001680:	e05d      	b.n	800173e <HAL_I2C_MspInit+0x162>
  else if(i2cHandle->Instance==I2C3)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a32      	ldr	r2, [pc, #200]	; (8001750 <HAL_I2C_MspInit+0x174>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d158      	bne.n	800173e <HAL_I2C_MspInit+0x162>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 800168c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001690:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_SYSCLK;
 8001692:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001696:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001698:	f107 0320 	add.w	r3, r7, #32
 800169c:	4618      	mov	r0, r3
 800169e:	f008 fecb 	bl	800a438 <HAL_RCCEx_PeriphCLKConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 80016a8:	f000 f9a3 	bl	80019f2 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	4b27      	ldr	r3, [pc, #156]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b0:	4a26      	ldr	r2, [pc, #152]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016b8:	4b24      	ldr	r3, [pc, #144]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016c4:	4b21      	ldr	r3, [pc, #132]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016c8:	4a20      	ldr	r2, [pc, #128]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016ca:	f043 0302 	orr.w	r3, r3, #2
 80016ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d0:	4b1e      	ldr	r3, [pc, #120]	; (800174c <HAL_I2C_MspInit+0x170>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	613b      	str	r3, [r7, #16]
 80016da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016dc:	2380      	movs	r3, #128	; 0x80
 80016de:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016e0:	2312      	movs	r3, #18
 80016e2:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016e8:	2303      	movs	r3, #3
 80016ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80016ee:	2304      	movs	r3, #4
 80016f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016f4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80016f8:	4619      	mov	r1, r3
 80016fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016fe:	f005 fc0b 	bl	8006f18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001702:	2310      	movs	r3, #16
 8001704:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001706:	2312      	movs	r3, #18
 8001708:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170a:	2300      	movs	r3, #0
 800170c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800170e:	2303      	movs	r3, #3
 8001710:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001714:	2304      	movs	r3, #4
 8001716:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <HAL_I2C_MspInit+0x178>)
 8001722:	f005 fbf9 	bl	8006f18 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001726:	4b09      	ldr	r3, [pc, #36]	; (800174c <HAL_I2C_MspInit+0x170>)
 8001728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800172a:	4a08      	ldr	r2, [pc, #32]	; (800174c <HAL_I2C_MspInit+0x170>)
 800172c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001730:	6593      	str	r3, [r2, #88]	; 0x58
 8001732:	4b06      	ldr	r3, [pc, #24]	; (800174c <HAL_I2C_MspInit+0x170>)
 8001734:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001736:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800173a:	60fb      	str	r3, [r7, #12]
 800173c:	68fb      	ldr	r3, [r7, #12]
}
 800173e:	bf00      	nop
 8001740:	3788      	adds	r7, #136	; 0x88
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40005400 	.word	0x40005400
 800174c:	40021000 	.word	0x40021000
 8001750:	40005c00 	.word	0x40005c00
 8001754:	48000400 	.word	0x48000400

08001758 <HAL_GPIO_EXTI_Callback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//lors d'un appuie sur un bouton, le systeme s'interrompt afin d'arriver dans cette fonction redefinie avec en parametre d'entre , le bouton sur lequel l'on a appuiyé
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_8){
 8001762:	88fb      	ldrh	r3, [r7, #6]
 8001764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001768:	d104      	bne.n	8001774 <HAL_GPIO_EXTI_Callback+0x1c>
//		ssd1306_SetCursor(33, 44);
//		ssd1306_WriteString("btna", Font_6x8, White);
//		ssd1306_UpdateScreen();
		BTN_A++;//sert à reconnaitre lorsque le bouto na est appuyer, cette variable est mise à 1 par un e interruption.
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <HAL_GPIO_EXTI_Callback+0x38>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	3301      	adds	r3, #1
 8001770:	4a07      	ldr	r2, [pc, #28]	; (8001790 <HAL_GPIO_EXTI_Callback+0x38>)
 8001772:	6013      	str	r3, [r2, #0]


	}
	if(GPIO_Pin==GPIO_PIN_1){
 8001774:	88fb      	ldrh	r3, [r7, #6]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d104      	bne.n	8001784 <HAL_GPIO_EXTI_Callback+0x2c>
		//ssd1306_SetCursor(33, 44);
		//ssd1306_WriteString("btnb", Font_6x8, White);
		//ssd1306_UpdateScreen();
		BTN_B++;//de meme pour le bouton b
 800177a:	4b06      	ldr	r3, [pc, #24]	; (8001794 <HAL_GPIO_EXTI_Callback+0x3c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	4a04      	ldr	r2, [pc, #16]	; (8001794 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001782:	6013      	str	r3, [r2, #0]

	}
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	200006f0 	.word	0x200006f0
 8001794:	200006f4 	.word	0x200006f4

08001798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800179e:	f003 fcee 	bl	800517e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017a2:	f000 f8a5 	bl	80018f0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80017a6:	f000 f8f6 	bl	8001996 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017aa:	f7ff fe13 	bl	80013d4 <MX_GPIO_Init>
  MX_DMA_Init();
 80017ae:	f7ff fddf 	bl	8001370 <MX_DMA_Init>
  MX_I2C3_Init();
 80017b2:	f7ff fecf 	bl	8001554 <MX_I2C3_Init>
  MX_LPUART1_UART_Init();
 80017b6:	f003 fb1f 	bl	8004df8 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80017ba:	f7ff fc19 	bl	8000ff0 <MX_ADC1_Init>
  MX_TIM2_Init();
 80017be:	f003 faaf 	bl	8004d20 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80017c2:	f010 fe73 	bl	80124ac <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80017c6:	f7ff fe85 	bl	80014d4 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80017ca:	f003 fb41 	bl	8004e50 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80017ce:	f000 fcdd 	bl	800218c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */



	ssd1306_Init();
 80017d2:	f000 ff43 	bl	800265c <ssd1306_Init>

	HAL_Delay(100);
 80017d6:	2064      	movs	r0, #100	; 0x64
 80017d8:	f003 fd46 	bl	8005268 <HAL_Delay>
	ssd1306_Fill(Black);
 80017dc:	2000      	movs	r0, #0
 80017de:	f000 ffa7 	bl	8002730 <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 64, White);
 80017e2:	2301      	movs	r3, #1
 80017e4:	9301      	str	r3, [sp, #4]
 80017e6:	2340      	movs	r3, #64	; 0x40
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	2340      	movs	r3, #64	; 0x40
 80017ec:	4a2f      	ldr	r2, [pc, #188]	; (80018ac <main+0x114>)
 80017ee:	2120      	movs	r1, #32
 80017f0:	2020      	movs	r0, #32
 80017f2:	f001 fa6f 	bl	8002cd4 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80017f6:	f000 ffb3 	bl	8002760 <ssd1306_UpdateScreen>

	HAL_Delay(500);
 80017fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017fe:	f003 fd33 	bl	8005268 <HAL_Delay>

	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001802:	2203      	movs	r2, #3
 8001804:	492a      	ldr	r1, [pc, #168]	; (80018b0 <main+0x118>)
 8001806:	482b      	ldr	r0, [pc, #172]	; (80018b4 <main+0x11c>)
 8001808:	f004 f86e 	bl	80058e8 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 800180c:	482a      	ldr	r0, [pc, #168]	; (80018b8 <main+0x120>)
 800180e:	f00a f881 	bl	800b914 <HAL_TIM_Base_Start>

	HAL_UART_Abort(&hlpuart1);
 8001812:	482a      	ldr	r0, [pc, #168]	; (80018bc <main+0x124>)
 8001814:	f00a fb92 	bl	800bf3c <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);
 8001818:	2240      	movs	r2, #64	; 0x40
 800181a:	4929      	ldr	r1, [pc, #164]	; (80018c0 <main+0x128>)
 800181c:	4827      	ldr	r0, [pc, #156]	; (80018bc <main+0x124>)
 800181e:	f00a fb41 	bl	800bea4 <HAL_UART_Receive_DMA>

	memset(flashread,'1',256);
 8001822:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001826:	2131      	movs	r1, #49	; 0x31
 8001828:	4826      	ldr	r0, [pc, #152]	; (80018c4 <main+0x12c>)
 800182a:	f013 fb6e 	bl	8014f0a <memset>
	memset(flashwrite,'\0',256);
 800182e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001832:	2100      	movs	r1, #0
 8001834:	4824      	ldr	r0, [pc, #144]	; (80018c8 <main+0x130>)
 8001836:	f013 fb68 	bl	8014f0a <memset>

	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_0);
 800183a:	2301      	movs	r3, #1
 800183c:	4a23      	ldr	r2, [pc, #140]	; (80018cc <main+0x134>)
 800183e:	4924      	ldr	r1, [pc, #144]	; (80018d0 <main+0x138>)
 8001840:	4824      	ldr	r0, [pc, #144]	; (80018d4 <main+0x13c>)
 8001842:	f010 fcd0 	bl	80121e6 <SPIF_Init>

	ssd1306_Fill(Black);
 8001846:	2000      	movs	r0, #0
 8001848:	f000 ff72 	bl	8002730 <ssd1306_Fill>

	getindex();
 800184c:	f000 fdd2 	bl	80023f4 <getindex>

	snprintf((uint8_t*)str,20, "off=%d",pageoffset);
 8001850:	4b21      	ldr	r3, [pc, #132]	; (80018d8 <main+0x140>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a21      	ldr	r2, [pc, #132]	; (80018dc <main+0x144>)
 8001856:	2114      	movs	r1, #20
 8001858:	4821      	ldr	r0, [pc, #132]	; (80018e0 <main+0x148>)
 800185a:	f013 fabf 	bl	8014ddc <sniprintf>
	ssd1306_SetCursor(32,40);
 800185e:	2128      	movs	r1, #40	; 0x28
 8001860:	2020      	movs	r0, #32
 8001862:	f001 f8a7 	bl	80029b4 <ssd1306_SetCursor>
	ssd1306_WriteString((uint8_t*)str,Font_6x8,White);
 8001866:	4a1f      	ldr	r2, [pc, #124]	; (80018e4 <main+0x14c>)
 8001868:	2301      	movs	r3, #1
 800186a:	ca06      	ldmia	r2, {r1, r2}
 800186c:	481c      	ldr	r0, [pc, #112]	; (80018e0 <main+0x148>)
 800186e:	f001 f87b 	bl	8002968 <ssd1306_WriteString>
	snprintf((uint8_t*)str,20, "page=%d",pagenumber);
 8001872:	4b1d      	ldr	r3, [pc, #116]	; (80018e8 <main+0x150>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a1d      	ldr	r2, [pc, #116]	; (80018ec <main+0x154>)
 8001878:	2114      	movs	r1, #20
 800187a:	4819      	ldr	r0, [pc, #100]	; (80018e0 <main+0x148>)
 800187c:	f013 faae 	bl	8014ddc <sniprintf>
	ssd1306_SetCursor(32,48);
 8001880:	2130      	movs	r1, #48	; 0x30
 8001882:	2020      	movs	r0, #32
 8001884:	f001 f896 	bl	80029b4 <ssd1306_SetCursor>
	ssd1306_WriteString((uint8_t*)str,Font_6x8,White);
 8001888:	4a16      	ldr	r2, [pc, #88]	; (80018e4 <main+0x14c>)
 800188a:	2301      	movs	r3, #1
 800188c:	ca06      	ldmia	r2, {r1, r2}
 800188e:	4814      	ldr	r0, [pc, #80]	; (80018e0 <main+0x148>)
 8001890:	f001 f86a 	bl	8002968 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001894:	f000 ff64 	bl	8002760 <ssd1306_UpdateScreen>

	HAL_Delay(1000);
 8001898:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800189c:	f003 fce4 	bl	8005268 <HAL_Delay>
//		}




		statemachine();
 80018a0:	f001 fc22 	bl	80030e8 <statemachine>
		ssd1306_UpdateScreen();
 80018a4:	f000 ff5c 	bl	8002760 <ssd1306_UpdateScreen>
		statemachine();
 80018a8:	e7fa      	b.n	80018a0 <main+0x108>
 80018aa:	bf00      	nop
 80018ac:	08018fec 	.word	0x08018fec
 80018b0:	20000720 	.word	0x20000720
 80018b4:	20000314 	.word	0x20000314
 80018b8:	20000ea4 	.word	0x20000ea4
 80018bc:	20000ef0 	.word	0x20000ef0
 80018c0:	2000046c 	.word	0x2000046c
 80018c4:	20000834 	.word	0x20000834
 80018c8:	20000734 	.word	0x20000734
 80018cc:	48000400 	.word	0x48000400
 80018d0:	200009c8 	.word	0x200009c8
 80018d4:	20000700 	.word	0x20000700
 80018d8:	20000934 	.word	0x20000934
 80018dc:	08018d88 	.word	0x08018d88
 80018e0:	20000e48 	.word	0x20000e48
 80018e4:	20000008 	.word	0x20000008
 80018e8:	20000938 	.word	0x20000938
 80018ec:	08018d90 	.word	0x08018d90

080018f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b096      	sub	sp, #88	; 0x58
 80018f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018f6:	f107 0314 	add.w	r3, r7, #20
 80018fa:	2244      	movs	r2, #68	; 0x44
 80018fc:	2100      	movs	r1, #0
 80018fe:	4618      	mov	r0, r3
 8001900:	f013 fb03 	bl	8014f0a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001904:	463b      	mov	r3, r7
 8001906:	2200      	movs	r2, #0
 8001908:	601a      	str	r2, [r3, #0]
 800190a:	605a      	str	r2, [r3, #4]
 800190c:	609a      	str	r2, [r3, #8]
 800190e:	60da      	str	r2, [r3, #12]
 8001910:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001912:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001916:	f007 fef1 	bl	80096fc <HAL_PWREx_ControlVoltageScaling>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001920:	f000 f867 	bl	80019f2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001924:	2310      	movs	r3, #16
 8001926:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001928:	2301      	movs	r3, #1
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800192c:	2300      	movs	r3, #0
 800192e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001930:	2360      	movs	r3, #96	; 0x60
 8001932:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001934:	2302      	movs	r3, #2
 8001936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001938:	2301      	movs	r3, #1
 800193a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800193c:	2301      	movs	r3, #1
 800193e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001940:	2314      	movs	r3, #20
 8001942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001944:	2307      	movs	r3, #7
 8001946:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001948:	2302      	movs	r3, #2
 800194a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800194c:	2302      	movs	r3, #2
 800194e:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	4618      	mov	r0, r3
 8001956:	f007 ff37 	bl	80097c8 <HAL_RCC_OscConfig>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001960:	f000 f847 	bl	80019f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001964:	230f      	movs	r3, #15
 8001966:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001968:	2303      	movs	r3, #3
 800196a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800196c:	2300      	movs	r3, #0
 800196e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001970:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001974:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001976:	2300      	movs	r3, #0
 8001978:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800197a:	463b      	mov	r3, r7
 800197c:	2102      	movs	r1, #2
 800197e:	4618      	mov	r0, r3
 8001980:	f008 fb36 	bl	8009ff0 <HAL_RCC_ClockConfig>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
 8001988:	d001      	beq.n	800198e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800198a:	f000 f832 	bl	80019f2 <Error_Handler>
  }
}
 800198e:	bf00      	nop
 8001990:	3758      	adds	r7, #88	; 0x58
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b096      	sub	sp, #88	; 0x58
 800199a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800199c:	1d3b      	adds	r3, r7, #4
 800199e:	2254      	movs	r2, #84	; 0x54
 80019a0:	2100      	movs	r1, #0
 80019a2:	4618      	mov	r0, r3
 80019a4:	f013 fab1 	bl	8014f0a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 80019a8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80019ac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80019ae:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80019b2:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 80019b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80019b8:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80019ba:	2301      	movs	r3, #1
 80019bc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80019be:	2301      	movs	r3, #1
 80019c0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 80019c2:	2318      	movs	r3, #24
 80019c4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80019c6:	2307      	movs	r3, #7
 80019c8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80019ca:	2302      	movs	r3, #2
 80019cc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80019ce:	2302      	movs	r3, #2
 80019d0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 80019d2:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 80019d6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	4618      	mov	r0, r3
 80019dc:	f008 fd2c 	bl	800a438 <HAL_RCCEx_PeriphCLKConfig>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 80019e6:	f000 f804 	bl	80019f2 <Error_Handler>
  }
}
 80019ea:	bf00      	nop
 80019ec:	3758      	adds	r7, #88	; 0x58
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}

080019f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019f2:	b480      	push	{r7}
 80019f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019f6:	b672      	cpsid	i
}
 80019f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80019fa:	e7fe      	b.n	80019fa <Error_Handler+0x8>

080019fc <gps_checksum>:
//on a une fonction de decodage par typme de trame interressante, puis une fonction nmea_parse servant à mettre à jour la structure de donnée avec lesdonnées presentes dans le databuffer, qui lui se met à jour tout seul.

char *data[15];

int gps_checksum(char *nmea_data)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    //if you point a string with less than 5 characters the function will read outside of scope and crash the mcu.
    if(strlen(nmea_data) < 5) return 0;
 8001a04:	6878      	ldr	r0, [r7, #4]
 8001a06:	f7fe fc33 	bl	8000270 <strlen>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b04      	cmp	r3, #4
 8001a0e:	d801      	bhi.n	8001a14 <gps_checksum+0x18>
 8001a10:	2300      	movs	r3, #0
 8001a12:	e038      	b.n	8001a86 <gps_checksum+0x8a>
    char recv_crc[2];
    recv_crc[0] = nmea_data[strlen(nmea_data) - 4];
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f7fe fc2b 	bl	8000270 <strlen>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	3b04      	subs	r3, #4
 8001a1e:	687a      	ldr	r2, [r7, #4]
 8001a20:	4413      	add	r3, r2
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	723b      	strb	r3, [r7, #8]
    recv_crc[1] = nmea_data[strlen(nmea_data) - 3];
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7fe fc22 	bl	8000270 <strlen>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	3b03      	subs	r3, #3
 8001a30:	687a      	ldr	r2, [r7, #4]
 8001a32:	4413      	add	r3, r2
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	727b      	strb	r3, [r7, #9]
    int crc = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	617b      	str	r3, [r7, #20]
    int i;

    //exclude the CRLF plus CRC with an * from the end
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	e00a      	b.n	8001a58 <gps_checksum+0x5c>
        crc ^= nmea_data[i];
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	4413      	add	r3, r2
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	4053      	eors	r3, r2
 8001a50:	617b      	str	r3, [r7, #20]
    for (i = 0; i < strlen(nmea_data) - 5; i ++) {
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	3301      	adds	r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7fe fc09 	bl	8000270 <strlen>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	1f5a      	subs	r2, r3, #5
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d8ec      	bhi.n	8001a42 <gps_checksum+0x46>
    }
    int receivedHash = strtol(recv_crc, NULL, 16);
 8001a68:	f107 0308 	add.w	r3, r7, #8
 8001a6c:	2210      	movs	r2, #16
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f012 fa71 	bl	8013f58 <strtol>
 8001a76:	60f8      	str	r0, [r7, #12]
    if (crc == receivedHash) {
 8001a78:	697a      	ldr	r2, [r7, #20]
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d101      	bne.n	8001a84 <gps_checksum+0x88>
        return 1;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <gps_checksum+0x8a>
    }
    else{
        return 0;
 8001a84:	2300      	movs	r3, #0
    }
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
	...

08001a90 <nmea_GPGGA>:

int nmea_GPGGA(GPS *gps_data, char*inputString){
 8001a90:	b590      	push	{r4, r7, lr}
 8001a92:	b0b7      	sub	sp, #220	; 0xdc
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    memset(values, 0, sizeof(values));
 8001aa0:	f107 0320 	add.w	r3, r7, #32
 8001aa4:	2264      	movs	r2, #100	; 0x64
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f013 fa2e 	bl	8014f0a <memset>
    char *marker = strtok(inputString, ",");
 8001aae:	49c2      	ldr	r1, [pc, #776]	; (8001db8 <nmea_GPGGA+0x328>)
 8001ab0:	6838      	ldr	r0, [r7, #0]
 8001ab2:	f013 fa45 	bl	8014f40 <strtok>
 8001ab6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001aba:	e027      	b.n	8001b0c <nmea_GPGGA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001abc:	f8d7 00d0 	ldr.w	r0, [r7, #208]	; 0xd0
 8001ac0:	f7fe fbd6 	bl	8000270 <strlen>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	f8d7 40d4 	ldr.w	r4, [r7, #212]	; 0xd4
 8001acc:	1c63      	adds	r3, r4, #1
 8001ace:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001ad2:	4610      	mov	r0, r2
 8001ad4:	f011 fa86 	bl	8012fe4 <malloc>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	461a      	mov	r2, r3
 8001adc:	00a3      	lsls	r3, r4, #2
 8001ade:	33d8      	adds	r3, #216	; 0xd8
 8001ae0:	443b      	add	r3, r7
 8001ae2:	f843 2cb8 	str.w	r2, [r3, #-184]
        strcpy(values[counter - 1], marker);
 8001ae6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001aea:	3b01      	subs	r3, #1
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	33d8      	adds	r3, #216	; 0xd8
 8001af0:	443b      	add	r3, r7
 8001af2:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001af6:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001afa:	4618      	mov	r0, r3
 8001afc:	f013 fb19 	bl	8015132 <strcpy>
        marker = strtok(NULL, ",");
 8001b00:	49ad      	ldr	r1, [pc, #692]	; (8001db8 <nmea_GPGGA+0x328>)
 8001b02:	2000      	movs	r0, #0
 8001b04:	f013 fa1c 	bl	8014f40 <strtok>
 8001b08:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    while (marker != NULL) {
 8001b0c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1d3      	bne.n	8001abc <nmea_GPGGA+0x2c>
    }
    char lonSide = values[5][0];
 8001b14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
    char latSide = values[3][0];
 8001b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
    strcpy(gps_data->lastMeasure, values[1]);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	332c      	adds	r3, #44	; 0x2c
 8001b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b2a:	4611      	mov	r1, r2
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f013 fb00 	bl	8015132 <strcpy>
    if(latSide == 'S' || latSide == 'N'){
 8001b32:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001b36:	2b53      	cmp	r3, #83	; 0x53
 8001b38:	d004      	beq.n	8001b44 <nmea_GPGGA+0xb4>
 8001b3a:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8001b3e:	2b4e      	cmp	r3, #78	; 0x4e
 8001b40:	f040 8159 	bne.w	8001df6 <nmea_GPGGA+0x366>
        char lat_d[2];
        char lat_m[7];
        for (int z = 0; z < 2; z++) lat_d[z] = values[2][z];
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001b4a:	e010      	b.n	8001b6e <nmea_GPGGA+0xde>
 8001b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b4e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b52:	4413      	add	r3, r2
 8001b54:	7819      	ldrb	r1, [r3, #0]
 8001b56:	f107 021c 	add.w	r2, r7, #28
 8001b5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b5e:	4413      	add	r3, r2
 8001b60:	460a      	mov	r2, r1
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b68:	3301      	adds	r3, #1
 8001b6a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001b6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	ddea      	ble.n	8001b4c <nmea_GPGGA+0xbc>
        for (int z = 0; z < 6; z++) lat_m[z] = values[2][z + 2];
 8001b76:	2300      	movs	r3, #0
 8001b78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001b7c:	e011      	b.n	8001ba2 <nmea_GPGGA+0x112>
 8001b7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b80:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b84:	3302      	adds	r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	7819      	ldrb	r1, [r3, #0]
 8001b8a:	f107 0214 	add.w	r2, r7, #20
 8001b8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b92:	4413      	add	r3, r2
 8001b94:	460a      	mov	r2, r1
 8001b96:	701a      	strb	r2, [r3, #0]
 8001b98:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001ba2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	dde9      	ble.n	8001b7e <nmea_GPGGA+0xee>

        int lat_deg_strtol = strtol(lat_d, NULL, 10);
 8001baa:	f107 031c 	add.w	r3, r7, #28
 8001bae:	220a      	movs	r2, #10
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f012 f9d0 	bl	8013f58 <strtol>
 8001bb8:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0
        float lat_min_strtof = strtof(lat_m, NULL);
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f012 f8de 	bl	8013d84 <strtof>
 8001bc8:	ed87 0a2b 	vstr	s0, [r7, #172]	; 0xac
        double lat_deg = lat_deg_strtol + lat_min_strtof / 60;
 8001bcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bd8:	edd7 6a2b 	vldr	s13, [r7, #172]	; 0xac
 8001bdc:	ed9f 6a77 	vldr	s12, [pc, #476]	; 8001dbc <nmea_GPGGA+0x32c>
 8001be0:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001be4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001be8:	ee17 0a90 	vmov	r0, s15
 8001bec:	f7fe fcac 	bl	8000548 <__aeabi_f2d>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0

        char lon_d[3];
        char lon_m[7];

        for (int z = 0; z < 3; z++) lon_d[z] = values[4][z];
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001bfe:	e010      	b.n	8001c22 <nmea_GPGGA+0x192>
 8001c00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001c06:	4413      	add	r3, r2
 8001c08:	7819      	ldrb	r1, [r3, #0]
 8001c0a:	f107 0210 	add.w	r2, r7, #16
 8001c0e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001c12:	4413      	add	r3, r2
 8001c14:	460a      	mov	r2, r1
 8001c16:	701a      	strb	r2, [r3, #0]
 8001c18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8001c22:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	ddea      	ble.n	8001c00 <nmea_GPGGA+0x170>
        for (int z = 0; z < 6; z++) lon_m[z] = values[4][z + 3];
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001c30:	e011      	b.n	8001c56 <nmea_GPGGA+0x1c6>
 8001c32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001c34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c38:	3303      	adds	r3, #3
 8001c3a:	4413      	add	r3, r2
 8001c3c:	7819      	ldrb	r1, [r3, #0]
 8001c3e:	f107 0208 	add.w	r2, r7, #8
 8001c42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c46:	4413      	add	r3, r2
 8001c48:	460a      	mov	r2, r1
 8001c4a:	701a      	strb	r2, [r3, #0]
 8001c4c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c50:	3301      	adds	r3, #1
 8001c52:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001c56:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c5a:	2b05      	cmp	r3, #5
 8001c5c:	dde9      	ble.n	8001c32 <nmea_GPGGA+0x1a2>

        int lon_deg_strtol = strtol(lon_d, NULL, 10);
 8001c5e:	f107 0310 	add.w	r3, r7, #16
 8001c62:	220a      	movs	r2, #10
 8001c64:	2100      	movs	r1, #0
 8001c66:	4618      	mov	r0, r3
 8001c68:	f012 f976 	bl	8013f58 <strtol>
 8001c6c:	f8c7 009c 	str.w	r0, [r7, #156]	; 0x9c
        float lon_min_strtof = strtof(lon_m, NULL);
 8001c70:	f107 0308 	add.w	r3, r7, #8
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f012 f884 	bl	8013d84 <strtof>
 8001c7c:	ed87 0a26 	vstr	s0, [r7, #152]	; 0x98
        double lon_deg = lon_deg_strtol + lon_min_strtof / 60;
 8001c80:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001c84:	ee07 3a90 	vmov	s15, r3
 8001c88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c8c:	edd7 6a26 	vldr	s13, [r7, #152]	; 0x98
 8001c90:	ed9f 6a4a 	vldr	s12, [pc, #296]	; 8001dbc <nmea_GPGGA+0x32c>
 8001c94:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001c98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c9c:	ee17 0a90 	vmov	r0, s15
 8001ca0:	f7fe fc52 	bl	8000548 <__aeabi_f2d>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	460b      	mov	r3, r1
 8001ca8:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001cb8:	f7fe ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d176      	bne.n	8001db0 <nmea_GPGGA+0x320>
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	f04f 0300 	mov.w	r3, #0
 8001cca:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001cce:	f7fe fefb 	bl	8000ac8 <__aeabi_dcmpeq>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d16b      	bne.n	8001db0 <nmea_GPGGA+0x320>
 8001cd8:	f04f 0200 	mov.w	r2, #0
 8001cdc:	4b38      	ldr	r3, [pc, #224]	; (8001dc0 <nmea_GPGGA+0x330>)
 8001cde:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8001ce2:	f7fe fefb 	bl	8000adc <__aeabi_dcmplt>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d061      	beq.n	8001db0 <nmea_GPGGA+0x320>
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	4b34      	ldr	r3, [pc, #208]	; (8001dc4 <nmea_GPGGA+0x334>)
 8001cf2:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 8001cf6:	f7fe fef1 	bl	8000adc <__aeabi_dcmplt>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d057      	beq.n	8001db0 <nmea_GPGGA+0x320>
            gps_data->latitude = lat_deg;
 8001d00:	6879      	ldr	r1, [r7, #4]
 8001d02:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8001d06:	e9c1 2300 	strd	r2, r3, [r1]
            gps_data->latSide = latSide;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f897 20b6 	ldrb.w	r2, [r7, #182]	; 0xb6
 8001d10:	721a      	strb	r2, [r3, #8]
            gps_data->longitude = lon_deg;
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001d18:	e9c1 2304 	strd	r2, r3, [r1, #16]
            gps_data->lonSide = lonSide;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	f897 20b7 	ldrb.w	r2, [r7, #183]	; 0xb7
 8001d22:	761a      	strb	r2, [r3, #24]
            float altitude = strtof(values[9], NULL);
 8001d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d26:	2100      	movs	r1, #0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f012 f82b 	bl	8013d84 <strtof>
 8001d2e:	ed87 0a23 	vstr	s0, [r7, #140]	; 0x8c
            gps_data->altitude = altitude!=0 ? altitude : gps_data->altitude;
 8001d32:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001d36:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d3e:	d102      	bne.n	8001d46 <nmea_GPGGA+0x2b6>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	e001      	b.n	8001d4a <nmea_GPGGA+0x2ba>
 8001d46:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001d4a:	687a      	ldr	r2, [r7, #4]
 8001d4c:	61d3      	str	r3, [r2, #28]
            gps_data->satelliteCount = strtol(values[7], NULL, 10);
 8001d4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d50:	220a      	movs	r2, #10
 8001d52:	2100      	movs	r1, #0
 8001d54:	4618      	mov	r0, r3
 8001d56:	f012 f8ff 	bl	8013f58 <strtol>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	625a      	str	r2, [r3, #36]	; 0x24

            int fixQuality = strtol(values[6], NULL, 10);
 8001d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d62:	220a      	movs	r2, #10
 8001d64:	2100      	movs	r1, #0
 8001d66:	4618      	mov	r0, r3
 8001d68:	f012 f8f6 	bl	8013f58 <strtol>
 8001d6c:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
            gps_data->fix = fixQuality > 0 ? 1 : 0;
 8001d70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	bfcc      	ite	gt
 8001d78:	2301      	movgt	r3, #1
 8001d7a:	2300      	movle	r3, #0
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	461a      	mov	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	629a      	str	r2, [r3, #40]	; 0x28

            float hdop = strtof(values[8], NULL);
 8001d84:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d86:	2100      	movs	r1, #0
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f011 fffb 	bl	8013d84 <strtof>
 8001d8e:	ed87 0a21 	vstr	s0, [r7, #132]	; 0x84
            gps_data->hdop = hdop!=0 ? hdop : gps_data->hdop;
 8001d92:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001d96:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d9e:	d102      	bne.n	8001da6 <nmea_GPGGA+0x316>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a1b      	ldr	r3, [r3, #32]
 8001da4:	e001      	b.n	8001daa <nmea_GPGGA+0x31a>
 8001da6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	6213      	str	r3, [r2, #32]
        if(lat_deg!=0 && lon_deg!=0 && lat_deg<90 && lon_deg<180){
 8001dae:	e022      	b.n	8001df6 <nmea_GPGGA+0x366>
        }
        else {
            for(int i=0; i<counter; i++) free(values[i]);
 8001db0:	2300      	movs	r3, #0
 8001db2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001db6:	e016      	b.n	8001de6 <nmea_GPGGA+0x356>
 8001db8:	08018d98 	.word	0x08018d98
 8001dbc:	42700000 	.word	0x42700000
 8001dc0:	40568000 	.word	0x40568000
 8001dc4:	40668000 	.word	0x40668000
 8001dc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	33d8      	adds	r3, #216	; 0xd8
 8001dd0:	443b      	add	r3, r7
 8001dd2:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f011 f90c 	bl	8012ff4 <free>
 8001ddc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001de0:	3301      	adds	r3, #1
 8001de2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001de6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8001dea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001dee:	429a      	cmp	r2, r3
 8001df0:	dbea      	blt.n	8001dc8 <nmea_GPGGA+0x338>
            return 0;
 8001df2:	2300      	movs	r3, #0
 8001df4:	e019      	b.n	8001e2a <nmea_GPGGA+0x39a>
        }

    }

    for(int i=0; i<counter; i++) free(values[i]);
 8001df6:	2300      	movs	r3, #0
 8001df8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001dfc:	e00e      	b.n	8001e1c <nmea_GPGGA+0x38c>
 8001dfe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	33d8      	adds	r3, #216	; 0xd8
 8001e06:	443b      	add	r3, r7
 8001e08:	f853 3cb8 	ldr.w	r3, [r3, #-184]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f011 f8f1 	bl	8012ff4 <free>
 8001e12:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001e16:	3301      	adds	r3, #1
 8001e18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001e1c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8001e20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbea      	blt.n	8001dfe <nmea_GPGGA+0x36e>
    return 1;
 8001e28:	2301      	movs	r3, #1
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	37dc      	adds	r7, #220	; 0xdc
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd90      	pop	{r4, r7, pc}
 8001e32:	bf00      	nop

08001e34 <nmea_GPGSA>:


int nmea_GPGSA(GPS *gps_data, char*inputString){
 8001e34:	b590      	push	{r4, r7, lr}
 8001e36:	b0a3      	sub	sp, #140	; 0x8c
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    memset(values, 0, sizeof(values));
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	2264      	movs	r2, #100	; 0x64
 8001e4a:	2100      	movs	r1, #0
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f013 f85c 	bl	8014f0a <memset>
    char *marker = strtok(inputString, ",");
 8001e52:	493b      	ldr	r1, [pc, #236]	; (8001f40 <nmea_GPGSA+0x10c>)
 8001e54:	6838      	ldr	r0, [r7, #0]
 8001e56:	f013 f873 	bl	8014f40 <strtok>
 8001e5a:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001e5e:	e027      	b.n	8001eb0 <nmea_GPGSA+0x7c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001e60:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8001e64:	f7fe fa04 	bl	8000270 <strlen>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	1c5a      	adds	r2, r3, #1
 8001e6c:	f8d7 4084 	ldr.w	r4, [r7, #132]	; 0x84
 8001e70:	1c63      	adds	r3, r4, #1
 8001e72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e76:	4610      	mov	r0, r2
 8001e78:	f011 f8b4 	bl	8012fe4 <malloc>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	461a      	mov	r2, r3
 8001e80:	00a3      	lsls	r3, r4, #2
 8001e82:	3388      	adds	r3, #136	; 0x88
 8001e84:	443b      	add	r3, r7
 8001e86:	f843 2c7c 	str.w	r2, [r3, #-124]
        strcpy(values[counter - 1], marker);
 8001e8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	3388      	adds	r3, #136	; 0x88
 8001e94:	443b      	add	r3, r7
 8001e96:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001e9a:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f013 f947 	bl	8015132 <strcpy>
        marker = strtok(NULL, ",");
 8001ea4:	4926      	ldr	r1, [pc, #152]	; (8001f40 <nmea_GPGSA+0x10c>)
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f013 f84a 	bl	8014f40 <strtok>
 8001eac:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    while (marker != NULL) {
 8001eb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d1d3      	bne.n	8001e60 <nmea_GPGSA+0x2c>
    }
    int fix = strtol(values[2], NULL, 10);
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	220a      	movs	r2, #10
 8001ebc:	2100      	movs	r1, #0
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f012 f84a 	bl	8013f58 <strtol>
 8001ec4:	6738      	str	r0, [r7, #112]	; 0x70
    gps_data->fix = fix > 1 ? 1 : 0;
 8001ec6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	bfcc      	ite	gt
 8001ecc:	2301      	movgt	r3, #1
 8001ece:	2300      	movle	r3, #0
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	629a      	str	r2, [r3, #40]	; 0x28
    int satelliteCount = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001edc:	2303      	movs	r3, #3
 8001ede:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ee0:	e00e      	b.n	8001f00 <nmea_GPGSA+0xcc>
        if(values[i][0] != '\0'){
 8001ee2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	3388      	adds	r3, #136	; 0x88
 8001ee8:	443b      	add	r3, r7
 8001eea:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001eee:	781b      	ldrb	r3, [r3, #0]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d002      	beq.n	8001efa <nmea_GPGSA+0xc6>
            satelliteCount++;
 8001ef4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ef6:	3301      	adds	r3, #1
 8001ef8:	67fb      	str	r3, [r7, #124]	; 0x7c
    for(int i=3; i<15; i++){
 8001efa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001efc:	3301      	adds	r3, #1
 8001efe:	67bb      	str	r3, [r7, #120]	; 0x78
 8001f00:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f02:	2b0e      	cmp	r3, #14
 8001f04:	dded      	ble.n	8001ee2 <nmea_GPGSA+0xae>
        }
    }
    gps_data->satelliteCount = satelliteCount;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001f0a:	625a      	str	r2, [r3, #36]	; 0x24
    for(int i=0; i<counter; i++) free(values[i]);
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	677b      	str	r3, [r7, #116]	; 0x74
 8001f10:	e00b      	b.n	8001f2a <nmea_GPGSA+0xf6>
 8001f12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	3388      	adds	r3, #136	; 0x88
 8001f18:	443b      	add	r3, r7
 8001f1a:	f853 3c7c 	ldr.w	r3, [r3, #-124]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f011 f868 	bl	8012ff4 <free>
 8001f24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001f26:	3301      	adds	r3, #1
 8001f28:	677b      	str	r3, [r7, #116]	; 0x74
 8001f2a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001f2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f30:	429a      	cmp	r2, r3
 8001f32:	dbee      	blt.n	8001f12 <nmea_GPGSA+0xde>
    return 1;
 8001f34:	2301      	movs	r3, #1
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	378c      	adds	r7, #140	; 0x8c
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd90      	pop	{r4, r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	08018d98 	.word	0x08018d98
 8001f44:	00000000 	.word	0x00000000

08001f48 <nmea_GNRMC>:



int nmea_GNRMC(GPS *gps_data, char*inputString){
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b0a1      	sub	sp, #132	; 0x84
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
 8001f50:	6039      	str	r1, [r7, #0]
    char *values[25];
    int counter = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	67fb      	str	r3, [r7, #124]	; 0x7c
    memset(values, 0, sizeof(values));
 8001f56:	f107 030c 	add.w	r3, r7, #12
 8001f5a:	2264      	movs	r2, #100	; 0x64
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f012 ffd3 	bl	8014f0a <memset>
    char *marker = strtok(inputString, ",");
 8001f64:	4930      	ldr	r1, [pc, #192]	; (8002028 <nmea_GNRMC+0xe0>)
 8001f66:	6838      	ldr	r0, [r7, #0]
 8001f68:	f012 ffea 	bl	8014f40 <strtok>
 8001f6c:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 8001f6e:	e021      	b.n	8001fb4 <nmea_GNRMC+0x6c>
        values[counter++] = malloc(strlen(marker) + 1); //free later!!!!!!
 8001f70:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8001f72:	f7fe f97d 	bl	8000270 <strlen>
 8001f76:	4603      	mov	r3, r0
 8001f78:	1c5a      	adds	r2, r3, #1
 8001f7a:	6ffc      	ldr	r4, [r7, #124]	; 0x7c
 8001f7c:	1c63      	adds	r3, r4, #1
 8001f7e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001f80:	4610      	mov	r0, r2
 8001f82:	f011 f82f 	bl	8012fe4 <malloc>
 8001f86:	4603      	mov	r3, r0
 8001f88:	461a      	mov	r2, r3
 8001f8a:	00a3      	lsls	r3, r4, #2
 8001f8c:	3380      	adds	r3, #128	; 0x80
 8001f8e:	443b      	add	r3, r7
 8001f90:	f843 2c74 	str.w	r2, [r3, #-116]
        strcpy(values[counter - 1], marker);
 8001f94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f96:	3b01      	subs	r3, #1
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	3380      	adds	r3, #128	; 0x80
 8001f9c:	443b      	add	r3, r7
 8001f9e:	f853 3c74 	ldr.w	r3, [r3, #-116]
 8001fa2:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f013 f8c4 	bl	8015132 <strcpy>
        marker = strtok(NULL, ",");
 8001faa:	491f      	ldr	r1, [pc, #124]	; (8002028 <nmea_GNRMC+0xe0>)
 8001fac:	2000      	movs	r0, #0
 8001fae:	f012 ffc7 	bl	8014f40 <strtok>
 8001fb2:	67b8      	str	r0, [r7, #120]	; 0x78
    while (marker != NULL) {
 8001fb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1da      	bne.n	8001f70 <nmea_GNRMC+0x28>
    }
    float speed = strtof(values[7], NULL);
 8001fba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f011 fee0 	bl	8013d84 <strtof>
 8001fc4:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
    gps_data->speed=speed/(1.944);
 8001fc8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001fca:	f7fe fabd 	bl	8000548 <__aeabi_f2d>
 8001fce:	a314      	add	r3, pc, #80	; (adr r3, 8002020 <nmea_GNRMC+0xd8>)
 8001fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd4:	f7fe fc3a 	bl	800084c <__aeabi_ddiv>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	4610      	mov	r0, r2
 8001fde:	4619      	mov	r1, r3
 8001fe0:	f7fe fe02 	bl	8000be8 <__aeabi_d2f>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	639a      	str	r2, [r3, #56]	; 0x38


    for(int i=0; i<counter; i++) free(values[i]);
 8001fea:	2300      	movs	r3, #0
 8001fec:	677b      	str	r3, [r7, #116]	; 0x74
 8001fee:	e00b      	b.n	8002008 <nmea_GNRMC+0xc0>
 8001ff0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	3380      	adds	r3, #128	; 0x80
 8001ff6:	443b      	add	r3, r7
 8001ff8:	f853 3c74 	ldr.w	r3, [r3, #-116]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f010 fff9 	bl	8012ff4 <free>
 8002002:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002004:	3301      	adds	r3, #1
 8002006:	677b      	str	r3, [r7, #116]	; 0x74
 8002008:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800200a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800200c:	429a      	cmp	r2, r3
 800200e:	dbef      	blt.n	8001ff0 <nmea_GNRMC+0xa8>
    return 1;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	3784      	adds	r7, #132	; 0x84
 8002016:	46bd      	mov	sp, r7
 8002018:	bd90      	pop	{r4, r7, pc}
 800201a:	bf00      	nop
 800201c:	f3af 8000 	nop.w
 8002020:	be76c8b4 	.word	0xbe76c8b4
 8002024:	3fff1a9f 	.word	0x3fff1a9f
 8002028:	08018d98 	.word	0x08018d98

0800202c <nmea_parse>:



void nmea_parse(GPS *gps_data, uint8_t *buffer){
 800202c:	b590      	push	{r4, r7, lr}
 800202e:	b087      	sub	sp, #28
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
    memset(data, 0, sizeof(data));
 8002036:	223c      	movs	r2, #60	; 0x3c
 8002038:	2100      	movs	r1, #0
 800203a:	484e      	ldr	r0, [pc, #312]	; (8002174 <nmea_parse+0x148>)
 800203c:	f012 ff65 	bl	8014f0a <memset>
    char * token = strtok(buffer, "$");
 8002040:	494d      	ldr	r1, [pc, #308]	; (8002178 <nmea_parse+0x14c>)
 8002042:	6838      	ldr	r0, [r7, #0]
 8002044:	f012 ff7c 	bl	8014f40 <strtok>
 8002048:	6178      	str	r0, [r7, #20]
    int cnt = 0;
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
    while(token !=NULL){
 800204e:	e01d      	b.n	800208c <nmea_parse+0x60>
        data[cnt++] = malloc(strlen(token)+1); //free later!!!!!
 8002050:	6978      	ldr	r0, [r7, #20]
 8002052:	f7fe f90d 	bl	8000270 <strlen>
 8002056:	4603      	mov	r3, r0
 8002058:	1c5a      	adds	r2, r3, #1
 800205a:	693c      	ldr	r4, [r7, #16]
 800205c:	1c63      	adds	r3, r4, #1
 800205e:	613b      	str	r3, [r7, #16]
 8002060:	4610      	mov	r0, r2
 8002062:	f010 ffbf 	bl	8012fe4 <malloc>
 8002066:	4603      	mov	r3, r0
 8002068:	461a      	mov	r2, r3
 800206a:	4b42      	ldr	r3, [pc, #264]	; (8002174 <nmea_parse+0x148>)
 800206c:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
        strcpy(data[cnt-1], token);
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	3b01      	subs	r3, #1
 8002074:	4a3f      	ldr	r2, [pc, #252]	; (8002174 <nmea_parse+0x148>)
 8002076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800207a:	6979      	ldr	r1, [r7, #20]
 800207c:	4618      	mov	r0, r3
 800207e:	f013 f858 	bl	8015132 <strcpy>
        token = strtok(NULL, "$");
 8002082:	493d      	ldr	r1, [pc, #244]	; (8002178 <nmea_parse+0x14c>)
 8002084:	2000      	movs	r0, #0
 8002086:	f012 ff5b 	bl	8014f40 <strtok>
 800208a:	6178      	str	r0, [r7, #20]
    while(token !=NULL){
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d1de      	bne.n	8002050 <nmea_parse+0x24>
    }
    for(int i = 0; i<cnt; i++){
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	e052      	b.n	800213e <nmea_parse+0x112>
       if(strstr(data[i], "\r\n")!=NULL && gps_checksum(data[i])){
 8002098:	4a36      	ldr	r2, [pc, #216]	; (8002174 <nmea_parse+0x148>)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020a0:	4936      	ldr	r1, [pc, #216]	; (800217c <nmea_parse+0x150>)
 80020a2:	4618      	mov	r0, r3
 80020a4:	f012 ffa8 	bl	8014ff8 <strstr>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d044      	beq.n	8002138 <nmea_parse+0x10c>
 80020ae:	4a31      	ldr	r2, [pc, #196]	; (8002174 <nmea_parse+0x148>)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fca0 	bl	80019fc <gps_checksum>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d03a      	beq.n	8002138 <nmea_parse+0x10c>
           if(strstr(data[i], "GNRMC")!=NULL){
 80020c2:	4a2c      	ldr	r2, [pc, #176]	; (8002174 <nmea_parse+0x148>)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020ca:	492d      	ldr	r1, [pc, #180]	; (8002180 <nmea_parse+0x154>)
 80020cc:	4618      	mov	r0, r3
 80020ce:	f012 ff93 	bl	8014ff8 <strstr>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d008      	beq.n	80020ea <nmea_parse+0xbe>
               nmea_GNRMC(gps_data, data[i]);
 80020d8:	4a26      	ldr	r2, [pc, #152]	; (8002174 <nmea_parse+0x148>)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e0:	4619      	mov	r1, r3
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ff30 	bl	8001f48 <nmea_GNRMC>
 80020e8:	e026      	b.n	8002138 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGSA")!=NULL){
 80020ea:	4a22      	ldr	r2, [pc, #136]	; (8002174 <nmea_parse+0x148>)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f2:	4924      	ldr	r1, [pc, #144]	; (8002184 <nmea_parse+0x158>)
 80020f4:	4618      	mov	r0, r3
 80020f6:	f012 ff7f 	bl	8014ff8 <strstr>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d008      	beq.n	8002112 <nmea_parse+0xe6>
               nmea_GPGSA(gps_data, data[i]);
 8002100:	4a1c      	ldr	r2, [pc, #112]	; (8002174 <nmea_parse+0x148>)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002108:	4619      	mov	r1, r3
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f7ff fe92 	bl	8001e34 <nmea_GPGSA>
 8002110:	e012      	b.n	8002138 <nmea_parse+0x10c>
           }
           else if(strstr(data[i], "GNGGA")!=NULL){
 8002112:	4a18      	ldr	r2, [pc, #96]	; (8002174 <nmea_parse+0x148>)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800211a:	491b      	ldr	r1, [pc, #108]	; (8002188 <nmea_parse+0x15c>)
 800211c:	4618      	mov	r0, r3
 800211e:	f012 ff6b 	bl	8014ff8 <strstr>
 8002122:	4603      	mov	r3, r0
 8002124:	2b00      	cmp	r3, #0
 8002126:	d007      	beq.n	8002138 <nmea_parse+0x10c>
               nmea_GPGGA(gps_data, data[i]);
 8002128:	4a12      	ldr	r2, [pc, #72]	; (8002174 <nmea_parse+0x148>)
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002130:	4619      	mov	r1, r3
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f7ff fcac 	bl	8001a90 <nmea_GPGGA>
    for(int i = 0; i<cnt; i++){
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	3301      	adds	r3, #1
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	429a      	cmp	r2, r3
 8002144:	dba8      	blt.n	8002098 <nmea_parse+0x6c>
           }
       }

    }
    for(int i = 0; i<cnt; i++) free(data[i]);
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	e009      	b.n	8002160 <nmea_parse+0x134>
 800214c:	4a09      	ldr	r2, [pc, #36]	; (8002174 <nmea_parse+0x148>)
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002154:	4618      	mov	r0, r3
 8002156:	f010 ff4d 	bl	8012ff4 <free>
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	3301      	adds	r3, #1
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68ba      	ldr	r2, [r7, #8]
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	429a      	cmp	r2, r3
 8002166:	dbf1      	blt.n	800214c <nmea_parse+0x120>


}
 8002168:	bf00      	nop
 800216a:	bf00      	nop
 800216c:	371c      	adds	r7, #28
 800216e:	46bd      	mov	sp, r7
 8002170:	bd90      	pop	{r4, r7, pc}
 8002172:	bf00      	nop
 8002174:	20000958 	.word	0x20000958
 8002178:	08018d9c 	.word	0x08018d9c
 800217c:	08018da0 	.word	0x08018da0
 8002180:	08018da4 	.word	0x08018da4
 8002184:	08018dac 	.word	0x08018dac
 8002188:	08018db4 	.word	0x08018db4

0800218c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002190:	4b1b      	ldr	r3, [pc, #108]	; (8002200 <MX_SPI1_Init+0x74>)
 8002192:	4a1c      	ldr	r2, [pc, #112]	; (8002204 <MX_SPI1_Init+0x78>)
 8002194:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002196:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <MX_SPI1_Init+0x74>)
 8002198:	f44f 7282 	mov.w	r2, #260	; 0x104
 800219c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800219e:	4b18      	ldr	r3, [pc, #96]	; (8002200 <MX_SPI1_Init+0x74>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <MX_SPI1_Init+0x74>)
 80021a6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80021aa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ac:	4b14      	ldr	r3, [pc, #80]	; (8002200 <MX_SPI1_Init+0x74>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021b2:	4b13      	ldr	r3, [pc, #76]	; (8002200 <MX_SPI1_Init+0x74>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021b8:	4b11      	ldr	r3, [pc, #68]	; (8002200 <MX_SPI1_Init+0x74>)
 80021ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021be:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80021c0:	4b0f      	ldr	r3, [pc, #60]	; (8002200 <MX_SPI1_Init+0x74>)
 80021c2:	2210      	movs	r2, #16
 80021c4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <MX_SPI1_Init+0x74>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <MX_SPI1_Init+0x74>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021d2:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <MX_SPI1_Init+0x74>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <MX_SPI1_Init+0x74>)
 80021da:	2207      	movs	r2, #7
 80021dc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <MX_SPI1_Init+0x74>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80021e4:	4b06      	ldr	r3, [pc, #24]	; (8002200 <MX_SPI1_Init+0x74>)
 80021e6:	2208      	movs	r2, #8
 80021e8:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021ea:	4805      	ldr	r0, [pc, #20]	; (8002200 <MX_SPI1_Init+0x74>)
 80021ec:	f008 fc0c 	bl	800aa08 <HAL_SPI_Init>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80021f6:	f7ff fbfc 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200009c8 	.word	0x200009c8
 8002204:	40013000 	.word	0x40013000

08002208 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a25      	ldr	r2, [pc, #148]	; (80022bc <HAL_SPI_MspInit+0xb4>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d144      	bne.n	80022b4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800222a:	4b25      	ldr	r3, [pc, #148]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 800222c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800222e:	4a24      	ldr	r2, [pc, #144]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002230:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002234:	6613      	str	r3, [r2, #96]	; 0x60
 8002236:	4b22      	ldr	r3, [pc, #136]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800223a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800223e:	613b      	str	r3, [r7, #16]
 8002240:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	4b1f      	ldr	r3, [pc, #124]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002244:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002246:	4a1e      	ldr	r2, [pc, #120]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800224e:	4b1c      	ldr	r3, [pc, #112]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	4b19      	ldr	r3, [pc, #100]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 800225c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800225e:	4a18      	ldr	r2, [pc, #96]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002260:	f043 0302 	orr.w	r3, r3, #2
 8002264:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002266:	4b16      	ldr	r3, [pc, #88]	; (80022c0 <HAL_SPI_MspInit+0xb8>)
 8002268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002272:	2360      	movs	r3, #96	; 0x60
 8002274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800227e:	2303      	movs	r3, #3
 8002280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002282:	2305      	movs	r3, #5
 8002284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002286:	f107 0314 	add.w	r3, r7, #20
 800228a:	4619      	mov	r1, r3
 800228c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002290:	f004 fe42 	bl	8006f18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002294:	2320      	movs	r3, #32
 8002296:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022a0:	2303      	movs	r3, #3
 80022a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022a4:	2305      	movs	r3, #5
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022a8:	f107 0314 	add.w	r3, r7, #20
 80022ac:	4619      	mov	r1, r3
 80022ae:	4805      	ldr	r0, [pc, #20]	; (80022c4 <HAL_SPI_MspInit+0xbc>)
 80022b0:	f004 fe32 	bl	8006f18 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80022b4:	bf00      	nop
 80022b6:	3728      	adds	r7, #40	; 0x28
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40013000 	.word	0x40013000
 80022c0:	40021000 	.word	0x40021000
 80022c4:	48000400 	.word	0x48000400

080022c8 <csvframe>:
  /* USER CODE END SPI1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int csvframe(uint8_t* buffer,float temp,float vbat,GPS * gpsdata,int otherval1,float otherval2){
 80022c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80022cc:	b09e      	sub	sp, #120	; 0x78
 80022ce:	af10      	add	r7, sp, #64	; 0x40
 80022d0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80022d2:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
 80022d6:	edc7 0a09 	vstr	s1, [r7, #36]	; 0x24
 80022da:	6239      	str	r1, [r7, #32]
 80022dc:	61fa      	str	r2, [r7, #28]
 80022de:	ed87 1a06 	vstr	s2, [r7, #24]
	int framesize=0;
 80022e2:	2300      	movs	r3, #0
 80022e4:	637b      	str	r3, [r7, #52]	; 0x34
	framesize=snprintf((uint8_t*)buffer,256, "%0.2f,%0.2f,%0.2f,%0.7f,%0.7f,%0.2f,%d,%0.2f;\n\r",temp,vbat,gpsdata->speed,gpsdata->latitude,gpsdata->longitude,gpsdata->altitude,otherval1,otherval2);
 80022e6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80022e8:	f7fe f92e 	bl	8000548 <__aeabi_f2d>
 80022ec:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80022f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80022f2:	f7fe f929 	bl	8000548 <__aeabi_f2d>
 80022f6:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fe:	4618      	mov	r0, r3
 8002300:	f7fe f922 	bl	8000548 <__aeabi_f2d>
 8002304:	e9c7 0100 	strd	r0, r1, [r7]
 8002308:	6a3b      	ldr	r3, [r7, #32]
 800230a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	69db      	ldr	r3, [r3, #28]
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe f915 	bl	8000548 <__aeabi_f2d>
 800231e:	4604      	mov	r4, r0
 8002320:	460d      	mov	r5, r1
 8002322:	69b8      	ldr	r0, [r7, #24]
 8002324:	f7fe f910 	bl	8000548 <__aeabi_f2d>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002330:	69fb      	ldr	r3, [r7, #28]
 8002332:	930c      	str	r3, [sp, #48]	; 0x30
 8002334:	e9cd 450a 	strd	r4, r5, [sp, #40]	; 0x28
 8002338:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800233c:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8002340:	ed97 7b00 	vldr	d7, [r7]
 8002344:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002348:	ed97 7b02 	vldr	d7, [r7, #8]
 800234c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002350:	ed97 7b04 	vldr	d7, [r7, #16]
 8002354:	ed8d 7b00 	vstr	d7, [sp]
 8002358:	4a06      	ldr	r2, [pc, #24]	; (8002374 <csvframe+0xac>)
 800235a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800235e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002360:	f012 fd3c 	bl	8014ddc <sniprintf>
 8002364:	6378      	str	r0, [r7, #52]	; 0x34
	return framesize;
 8002366:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002368:	4618      	mov	r0, r3
 800236a:	3738      	adds	r7, #56	; 0x38
 800236c:	46bd      	mov	sp, r7
 800236e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002372:	bf00      	nop
 8002374:	08018dbc 	.word	0x08018dbc

08002378 <storeindex>:


void storeindex(void){
 8002378:	b580      	push	{r7, lr}
 800237a:	b09c      	sub	sp, #112	; 0x70
 800237c:	af02      	add	r7, sp, #8
	int writepage=MAX_WRITE_PAGE+1;
 800237e:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8002382:	667b      	str	r3, [r7, #100]	; 0x64
	uint8_t writebuffer[100];
	memset((uint8_t*)writebuffer,'\0',100);
 8002384:	463b      	mov	r3, r7
 8002386:	2264      	movs	r2, #100	; 0x64
 8002388:	2100      	movs	r1, #0
 800238a:	4618      	mov	r0, r3
 800238c:	f012 fdbd 	bl	8014f0a <memset>
	snprintf((uint8_t*)writebuffer,100, "%d$%d$",pageoffset,pagenumber);
 8002390:	4b14      	ldr	r3, [pc, #80]	; (80023e4 <storeindex+0x6c>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b14      	ldr	r3, [pc, #80]	; (80023e8 <storeindex+0x70>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4638      	mov	r0, r7
 800239a:	9300      	str	r3, [sp, #0]
 800239c:	4613      	mov	r3, r2
 800239e:	4a13      	ldr	r2, [pc, #76]	; (80023ec <storeindex+0x74>)
 80023a0:	2164      	movs	r1, #100	; 0x64
 80023a2:	f012 fd1b 	bl	8014ddc <sniprintf>
	SPIF_EraseSector(&hspif1, (int)floor((writepage)/16));
 80023a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	da00      	bge.n	80023ae <storeindex+0x36>
 80023ac:	330f      	adds	r3, #15
 80023ae:	111b      	asrs	r3, r3, #4
 80023b0:	4618      	mov	r0, r3
 80023b2:	f7fe f8b7 	bl	8000524 <__aeabi_i2d>
 80023b6:	4602      	mov	r2, r0
 80023b8:	460b      	mov	r3, r1
 80023ba:	4610      	mov	r0, r2
 80023bc:	4619      	mov	r1, r3
 80023be:	f7fe fbcb 	bl	8000b58 <__aeabi_d2iz>
 80023c2:	4603      	mov	r3, r0
 80023c4:	4619      	mov	r1, r3
 80023c6:	480a      	ldr	r0, [pc, #40]	; (80023f0 <storeindex+0x78>)
 80023c8:	f00f ffa3 	bl	8012312 <SPIF_EraseSector>
	SPIF_WritePage(&hspif1,writepage, (uint8_t *)writebuffer, 100,0);
 80023cc:	6e79      	ldr	r1, [r7, #100]	; 0x64
 80023ce:	463a      	mov	r2, r7
 80023d0:	2300      	movs	r3, #0
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	2364      	movs	r3, #100	; 0x64
 80023d6:	4806      	ldr	r0, [pc, #24]	; (80023f0 <storeindex+0x78>)
 80023d8:	f010 f81e 	bl	8012418 <SPIF_WritePage>

}
 80023dc:	bf00      	nop
 80023de:	3768      	adds	r7, #104	; 0x68
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	20000934 	.word	0x20000934
 80023e8:	20000938 	.word	0x20000938
 80023ec:	08018dec 	.word	0x08018dec
 80023f0:	20000700 	.word	0x20000700

080023f4 <getindex>:

void getindex(void){
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af02      	add	r7, sp, #8
	int readpage=MAX_WRITE_PAGE+1;
 80023fa:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 80023fe:	607b      	str	r3, [r7, #4]
	SPIF_ReadPage(&hspif1, readpage, (uint8_t *)indexbuffer, 50, 0);
 8002400:	6879      	ldr	r1, [r7, #4]
 8002402:	2300      	movs	r3, #0
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	2332      	movs	r3, #50	; 0x32
 8002408:	4a2b      	ldr	r2, [pc, #172]	; (80024b8 <getindex+0xc4>)
 800240a:	482c      	ldr	r0, [pc, #176]	; (80024bc <getindex+0xc8>)
 800240c:	f010 f822 	bl	8012454 <SPIF_ReadPage>
	memset(numbuf1,'$',10);
 8002410:	220a      	movs	r2, #10
 8002412:	2124      	movs	r1, #36	; 0x24
 8002414:	482a      	ldr	r0, [pc, #168]	; (80024c0 <getindex+0xcc>)
 8002416:	f012 fd78 	bl	8014f0a <memset>
	memset(numbuf2,'$',10);
 800241a:	220a      	movs	r2, #10
 800241c:	2124      	movs	r1, #36	; 0x24
 800241e:	4829      	ldr	r0, [pc, #164]	; (80024c4 <getindex+0xd0>)
 8002420:	f012 fd73 	bl	8014f0a <memset>
	int cnt=0;
 8002424:	2300      	movs	r3, #0
 8002426:	60fb      	str	r3, [r7, #12]
	if((indexbuffer[0]&0x0F)<10 ){
 8002428:	4b23      	ldr	r3, [pc, #140]	; (80024b8 <getindex+0xc4>)
 800242a:	781b      	ldrb	r3, [r3, #0]
 800242c:	f003 030f 	and.w	r3, r3, #15
 8002430:	2b09      	cmp	r3, #9
 8002432:	dc3a      	bgt.n	80024aa <getindex+0xb6>
	while(indexbuffer[cnt]!='$'){
 8002434:	e00b      	b.n	800244e <getindex+0x5a>

			  numbuf1[cnt]=indexbuffer[cnt];
 8002436:	4a20      	ldr	r2, [pc, #128]	; (80024b8 <getindex+0xc4>)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	7819      	ldrb	r1, [r3, #0]
 800243e:	4a20      	ldr	r2, [pc, #128]	; (80024c0 <getindex+0xcc>)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4413      	add	r3, r2
 8002444:	460a      	mov	r2, r1
 8002446:	701a      	strb	r2, [r3, #0]
			  cnt++;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3301      	adds	r3, #1
 800244c:	60fb      	str	r3, [r7, #12]
	while(indexbuffer[cnt]!='$'){
 800244e:	4a1a      	ldr	r2, [pc, #104]	; (80024b8 <getindex+0xc4>)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4413      	add	r3, r2
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	2b24      	cmp	r3, #36	; 0x24
 8002458:	d1ed      	bne.n	8002436 <getindex+0x42>
		  }
		  cnt++;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	3301      	adds	r3, #1
 800245e:	60fb      	str	r3, [r7, #12]
		  int cnt1=0;
 8002460:	2300      	movs	r3, #0
 8002462:	60bb      	str	r3, [r7, #8]
		  while(indexbuffer[cnt]!='$'){
 8002464:	e00e      	b.n	8002484 <getindex+0x90>

		  		  numbuf2[cnt1]=indexbuffer[cnt];
 8002466:	4a14      	ldr	r2, [pc, #80]	; (80024b8 <getindex+0xc4>)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	4413      	add	r3, r2
 800246c:	7819      	ldrb	r1, [r3, #0]
 800246e:	4a15      	ldr	r2, [pc, #84]	; (80024c4 <getindex+0xd0>)
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4413      	add	r3, r2
 8002474:	460a      	mov	r2, r1
 8002476:	701a      	strb	r2, [r3, #0]
		  		  cnt1++;
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	3301      	adds	r3, #1
 800247c:	60bb      	str	r3, [r7, #8]
		  		  cnt++;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	3301      	adds	r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
		  while(indexbuffer[cnt]!='$'){
 8002484:	4a0c      	ldr	r2, [pc, #48]	; (80024b8 <getindex+0xc4>)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	4413      	add	r3, r2
 800248a:	781b      	ldrb	r3, [r3, #0]
 800248c:	2b24      	cmp	r3, #36	; 0x24
 800248e:	d1ea      	bne.n	8002466 <getindex+0x72>
		  	  }

		 pageoffset=atoi((uint8_t*)numbuf1);
 8002490:	480b      	ldr	r0, [pc, #44]	; (80024c0 <getindex+0xcc>)
 8002492:	f010 fda3 	bl	8012fdc <atoi>
 8002496:	4603      	mov	r3, r0
 8002498:	4a0b      	ldr	r2, [pc, #44]	; (80024c8 <getindex+0xd4>)
 800249a:	6013      	str	r3, [r2, #0]
		 pagenumber=atoi((uint8_t*)numbuf2);
 800249c:	4809      	ldr	r0, [pc, #36]	; (80024c4 <getindex+0xd0>)
 800249e:	f010 fd9d 	bl	8012fdc <atoi>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a09      	ldr	r2, [pc, #36]	; (80024cc <getindex+0xd8>)
 80024a6:	6013      	str	r3, [r2, #0]
	}
	else{
		storeindex();
	}

}
 80024a8:	e001      	b.n	80024ae <getindex+0xba>
		storeindex();
 80024aa:	f7ff ff65 	bl	8002378 <storeindex>
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000994 	.word	0x20000994
 80024bc:	20000700 	.word	0x20000700
 80024c0:	20000940 	.word	0x20000940
 80024c4:	2000094c 	.word	0x2000094c
 80024c8:	20000934 	.word	0x20000934
 80024cc:	20000938 	.word	0x20000938

080024d0 <writebuffertoflash>:

void writebuffertoflash(uint8_t * buffer,int bufferlenght){
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
	if((pagenumber+1)%16==0){
 80024da:	4b3f      	ldr	r3, [pc, #252]	; (80025d8 <writebuffertoflash+0x108>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	3301      	adds	r3, #1
 80024e0:	f003 030f 	and.w	r3, r3, #15
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d11b      	bne.n	8002520 <writebuffertoflash+0x50>
		if(sectoreraseen==0){
 80024e8:	4b3c      	ldr	r3, [pc, #240]	; (80025dc <writebuffertoflash+0x10c>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d117      	bne.n	8002520 <writebuffertoflash+0x50>
		SPIF_EraseSector(&hspif1, (int)floor((pagenumber+1)/16));
 80024f0:	4b39      	ldr	r3, [pc, #228]	; (80025d8 <writebuffertoflash+0x108>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	3301      	adds	r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	da00      	bge.n	80024fc <writebuffertoflash+0x2c>
 80024fa:	330f      	adds	r3, #15
 80024fc:	111b      	asrs	r3, r3, #4
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe f810 	bl	8000524 <__aeabi_i2d>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4610      	mov	r0, r2
 800250a:	4619      	mov	r1, r3
 800250c:	f7fe fb24 	bl	8000b58 <__aeabi_d2iz>
 8002510:	4603      	mov	r3, r0
 8002512:	4619      	mov	r1, r3
 8002514:	4832      	ldr	r0, [pc, #200]	; (80025e0 <writebuffertoflash+0x110>)
 8002516:	f00f fefc 	bl	8012312 <SPIF_EraseSector>
		sectoreraseen=1;
 800251a:	4b30      	ldr	r3, [pc, #192]	; (80025dc <writebuffertoflash+0x10c>)
 800251c:	2201      	movs	r2, #1
 800251e:	601a      	str	r2, [r3, #0]
		}

		  }
	if(bufferlenght+pageoffset<256){
 8002520:	4b30      	ldr	r3, [pc, #192]	; (80025e4 <writebuffertoflash+0x114>)
 8002522:	681a      	ldr	r2, [r3, #0]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	4413      	add	r3, r2
 8002528:	2bff      	cmp	r3, #255	; 0xff
 800252a:	dc11      	bgt.n	8002550 <writebuffertoflash+0x80>
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, bufferlenght,pageoffset);
 800252c:	4b2a      	ldr	r3, [pc, #168]	; (80025d8 <writebuffertoflash+0x108>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4619      	mov	r1, r3
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	4a2b      	ldr	r2, [pc, #172]	; (80025e4 <writebuffertoflash+0x114>)
 8002536:	6812      	ldr	r2, [r2, #0]
 8002538:	9200      	str	r2, [sp, #0]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	4828      	ldr	r0, [pc, #160]	; (80025e0 <writebuffertoflash+0x110>)
 800253e:	f00f ff6b 	bl	8012418 <SPIF_WritePage>
		pageoffset=pageoffset+bufferlenght;
 8002542:	4b28      	ldr	r3, [pc, #160]	; (80025e4 <writebuffertoflash+0x114>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	4413      	add	r3, r2
 800254a:	4a26      	ldr	r2, [pc, #152]	; (80025e4 <writebuffertoflash+0x114>)
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	e03c      	b.n	80025ca <writebuffertoflash+0xfa>
	}
	else{
		SPIF_WritePage(&hspif1,pagenumber, (uint8_t *)buffer, 256-pageoffset,pageoffset);
 8002550:	4b21      	ldr	r3, [pc, #132]	; (80025d8 <writebuffertoflash+0x108>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4619      	mov	r1, r3
 8002556:	4b23      	ldr	r3, [pc, #140]	; (80025e4 <writebuffertoflash+0x114>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800255e:	461a      	mov	r2, r3
 8002560:	4b20      	ldr	r3, [pc, #128]	; (80025e4 <writebuffertoflash+0x114>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	4613      	mov	r3, r2
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	481d      	ldr	r0, [pc, #116]	; (80025e0 <writebuffertoflash+0x110>)
 800256c:	f00f ff54 	bl	8012418 <SPIF_WritePage>
		HAL_Delay(100);
 8002570:	2064      	movs	r0, #100	; 0x64
 8002572:	f002 fe79 	bl	8005268 <HAL_Delay>
		SPIF_WritePage(&hspif1,pagenumber+1, (uint8_t *)buffer+(256-pageoffset), bufferlenght-(256-pageoffset),0);
 8002576:	4b18      	ldr	r3, [pc, #96]	; (80025d8 <writebuffertoflash+0x108>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	3301      	adds	r3, #1
 800257c:	4618      	mov	r0, r3
 800257e:	4b19      	ldr	r3, [pc, #100]	; (80025e4 <writebuffertoflash+0x114>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002586:	461a      	mov	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	1899      	adds	r1, r3, r2
 800258c:	4b15      	ldr	r3, [pc, #84]	; (80025e4 <writebuffertoflash+0x114>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002594:	683a      	ldr	r2, [r7, #0]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	461a      	mov	r2, r3
 800259a:	2300      	movs	r3, #0
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	4613      	mov	r3, r2
 80025a0:	460a      	mov	r2, r1
 80025a2:	4601      	mov	r1, r0
 80025a4:	480e      	ldr	r0, [pc, #56]	; (80025e0 <writebuffertoflash+0x110>)
 80025a6:	f00f ff37 	bl	8012418 <SPIF_WritePage>
		pagenumber=pagenumber+1;
 80025aa:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <writebuffertoflash+0x108>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	3301      	adds	r3, #1
 80025b0:	4a09      	ldr	r2, [pc, #36]	; (80025d8 <writebuffertoflash+0x108>)
 80025b2:	6013      	str	r3, [r2, #0]
		sectoreraseen=0;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <writebuffertoflash+0x10c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	601a      	str	r2, [r3, #0]
		pageoffset=(bufferlenght-(256-pageoffset));
 80025ba:	4b0a      	ldr	r3, [pc, #40]	; (80025e4 <writebuffertoflash+0x114>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80025c2:	683a      	ldr	r2, [r7, #0]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	4a07      	ldr	r2, [pc, #28]	; (80025e4 <writebuffertoflash+0x114>)
 80025c8:	6013      	str	r3, [r2, #0]
	}
	storeindex();
 80025ca:	f7ff fed5 	bl	8002378 <storeindex>

}
 80025ce:	bf00      	nop
 80025d0:	3708      	adds	r7, #8
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000938 	.word	0x20000938
 80025dc:	2000093c 	.word	0x2000093c
 80025e0:	20000700 	.word	0x20000700
 80025e4:	20000934 	.word	0x20000934

080025e8 <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy


void ssd1306_Reset(void) {
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
	...

080025f8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af04      	add	r7, sp, #16
 80025fe:	4603      	mov	r3, r0
 8002600:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	2301      	movs	r3, #1
 800260a:	9301      	str	r3, [sp, #4]
 800260c:	1dfb      	adds	r3, r7, #7
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	2301      	movs	r3, #1
 8002612:	2200      	movs	r2, #0
 8002614:	2178      	movs	r1, #120	; 0x78
 8002616:	4803      	ldr	r0, [pc, #12]	; (8002624 <ssd1306_WriteCommand+0x2c>)
 8002618:	f004 feb4 	bl	8007384 <HAL_I2C_Mem_Write>
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	20000414 	.word	0x20000414

08002628 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b086      	sub	sp, #24
 800262c:	af04      	add	r7, sp, #16
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f04f 32ff 	mov.w	r2, #4294967295
 800263a:	9202      	str	r2, [sp, #8]
 800263c:	9301      	str	r3, [sp, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	2301      	movs	r3, #1
 8002644:	2240      	movs	r2, #64	; 0x40
 8002646:	2178      	movs	r1, #120	; 0x78
 8002648:	4803      	ldr	r0, [pc, #12]	; (8002658 <ssd1306_WriteData+0x30>)
 800264a:	f004 fe9b 	bl	8007384 <HAL_I2C_Mem_Write>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20000414 	.word	0x20000414

0800265c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002660:	f7ff ffc2 	bl	80025e8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002664:	2064      	movs	r0, #100	; 0x64
 8002666:	f002 fdff 	bl	8005268 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800266a:	2000      	movs	r0, #0
 800266c:	f000 fba0 	bl	8002db0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002670:	2020      	movs	r0, #32
 8002672:	f7ff ffc1 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002676:	2000      	movs	r0, #0
 8002678:	f7ff ffbe 	bl	80025f8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800267c:	20b0      	movs	r0, #176	; 0xb0
 800267e:	f7ff ffbb 	bl	80025f8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002682:	20c8      	movs	r0, #200	; 0xc8
 8002684:	f7ff ffb8 	bl	80025f8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002688:	2000      	movs	r0, #0
 800268a:	f7ff ffb5 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800268e:	2010      	movs	r0, #16
 8002690:	f7ff ffb2 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002694:	2040      	movs	r0, #64	; 0x40
 8002696:	f7ff ffaf 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800269a:	20ff      	movs	r0, #255	; 0xff
 800269c:	f000 fb75 	bl	8002d8a <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80026a0:	20a1      	movs	r0, #161	; 0xa1
 80026a2:	f7ff ffa9 	bl	80025f8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80026a6:	20a6      	movs	r0, #166	; 0xa6
 80026a8:	f7ff ffa6 	bl	80025f8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80026ac:	20a8      	movs	r0, #168	; 0xa8
 80026ae:	f7ff ffa3 	bl	80025f8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80026b2:	203f      	movs	r0, #63	; 0x3f
 80026b4:	f7ff ffa0 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80026b8:	20a4      	movs	r0, #164	; 0xa4
 80026ba:	f7ff ff9d 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80026be:	20d3      	movs	r0, #211	; 0xd3
 80026c0:	f7ff ff9a 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80026c4:	2000      	movs	r0, #0
 80026c6:	f7ff ff97 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80026ca:	20d5      	movs	r0, #213	; 0xd5
 80026cc:	f7ff ff94 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80026d0:	20f0      	movs	r0, #240	; 0xf0
 80026d2:	f7ff ff91 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80026d6:	20d9      	movs	r0, #217	; 0xd9
 80026d8:	f7ff ff8e 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80026dc:	2022      	movs	r0, #34	; 0x22
 80026de:	f7ff ff8b 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80026e2:	20da      	movs	r0, #218	; 0xda
 80026e4:	f7ff ff88 	bl	80025f8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80026e8:	2012      	movs	r0, #18
 80026ea:	f7ff ff85 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80026ee:	20db      	movs	r0, #219	; 0xdb
 80026f0:	f7ff ff82 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80026f4:	2020      	movs	r0, #32
 80026f6:	f7ff ff7f 	bl	80025f8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80026fa:	208d      	movs	r0, #141	; 0x8d
 80026fc:	f7ff ff7c 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002700:	2014      	movs	r0, #20
 8002702:	f7ff ff79 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002706:	2001      	movs	r0, #1
 8002708:	f000 fb52 	bl	8002db0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 800270c:	2000      	movs	r0, #0
 800270e:	f000 f80f 	bl	8002730 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002712:	f000 f825 	bl	8002760 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002716:	4b05      	ldr	r3, [pc, #20]	; (800272c <ssd1306_Init+0xd0>)
 8002718:	2200      	movs	r2, #0
 800271a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 800271c:	4b03      	ldr	r3, [pc, #12]	; (800272c <ssd1306_Init+0xd0>)
 800271e:	2200      	movs	r2, #0
 8002720:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002722:	4b02      	ldr	r3, [pc, #8]	; (800272c <ssd1306_Init+0xd0>)
 8002724:	2201      	movs	r2, #1
 8002726:	711a      	strb	r2, [r3, #4]
}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20000e2c 	.word	0x20000e2c

08002730 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	2b00      	cmp	r3, #0
 800273e:	d101      	bne.n	8002744 <ssd1306_Fill+0x14>
 8002740:	2300      	movs	r3, #0
 8002742:	e000      	b.n	8002746 <ssd1306_Fill+0x16>
 8002744:	23ff      	movs	r3, #255	; 0xff
 8002746:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800274a:	4619      	mov	r1, r3
 800274c:	4803      	ldr	r0, [pc, #12]	; (800275c <ssd1306_Fill+0x2c>)
 800274e:	f012 fbdc 	bl	8014f0a <memset>
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000a2c 	.word	0x20000a2c

08002760 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002766:	2300      	movs	r3, #0
 8002768:	71fb      	strb	r3, [r7, #7]
 800276a:	e016      	b.n	800279a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	3b50      	subs	r3, #80	; 0x50
 8002770:	b2db      	uxtb	r3, r3
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff ff40 	bl	80025f8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002778:	2000      	movs	r0, #0
 800277a:	f7ff ff3d 	bl	80025f8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800277e:	2010      	movs	r0, #16
 8002780:	f7ff ff3a 	bl	80025f8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	01db      	lsls	r3, r3, #7
 8002788:	4a08      	ldr	r2, [pc, #32]	; (80027ac <ssd1306_UpdateScreen+0x4c>)
 800278a:	4413      	add	r3, r2
 800278c:	2180      	movs	r1, #128	; 0x80
 800278e:	4618      	mov	r0, r3
 8002790:	f7ff ff4a 	bl	8002628 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002794:	79fb      	ldrb	r3, [r7, #7]
 8002796:	3301      	adds	r3, #1
 8002798:	71fb      	strb	r3, [r7, #7]
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	2b07      	cmp	r3, #7
 800279e:	d9e5      	bls.n	800276c <ssd1306_UpdateScreen+0xc>
    }
}
 80027a0:	bf00      	nop
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	20000a2c 	.word	0x20000a2c

080027b0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	4603      	mov	r3, r0
 80027b8:	71fb      	strb	r3, [r7, #7]
 80027ba:	460b      	mov	r3, r1
 80027bc:	71bb      	strb	r3, [r7, #6]
 80027be:	4613      	mov	r3, r2
 80027c0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80027c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	db3d      	blt.n	8002846 <ssd1306_DrawPixel+0x96>
 80027ca:	79bb      	ldrb	r3, [r7, #6]
 80027cc:	2b3f      	cmp	r3, #63	; 0x3f
 80027ce:	d83a      	bhi.n	8002846 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80027d0:	797b      	ldrb	r3, [r7, #5]
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d11a      	bne.n	800280c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80027d6:	79fa      	ldrb	r2, [r7, #7]
 80027d8:	79bb      	ldrb	r3, [r7, #6]
 80027da:	08db      	lsrs	r3, r3, #3
 80027dc:	b2d8      	uxtb	r0, r3
 80027de:	4603      	mov	r3, r0
 80027e0:	01db      	lsls	r3, r3, #7
 80027e2:	4413      	add	r3, r2
 80027e4:	4a1b      	ldr	r2, [pc, #108]	; (8002854 <ssd1306_DrawPixel+0xa4>)
 80027e6:	5cd3      	ldrb	r3, [r2, r3]
 80027e8:	b25a      	sxtb	r2, r3
 80027ea:	79bb      	ldrb	r3, [r7, #6]
 80027ec:	f003 0307 	and.w	r3, r3, #7
 80027f0:	2101      	movs	r1, #1
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	b25b      	sxtb	r3, r3
 80027f8:	4313      	orrs	r3, r2
 80027fa:	b259      	sxtb	r1, r3
 80027fc:	79fa      	ldrb	r2, [r7, #7]
 80027fe:	4603      	mov	r3, r0
 8002800:	01db      	lsls	r3, r3, #7
 8002802:	4413      	add	r3, r2
 8002804:	b2c9      	uxtb	r1, r1
 8002806:	4a13      	ldr	r2, [pc, #76]	; (8002854 <ssd1306_DrawPixel+0xa4>)
 8002808:	54d1      	strb	r1, [r2, r3]
 800280a:	e01d      	b.n	8002848 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800280c:	79fa      	ldrb	r2, [r7, #7]
 800280e:	79bb      	ldrb	r3, [r7, #6]
 8002810:	08db      	lsrs	r3, r3, #3
 8002812:	b2d8      	uxtb	r0, r3
 8002814:	4603      	mov	r3, r0
 8002816:	01db      	lsls	r3, r3, #7
 8002818:	4413      	add	r3, r2
 800281a:	4a0e      	ldr	r2, [pc, #56]	; (8002854 <ssd1306_DrawPixel+0xa4>)
 800281c:	5cd3      	ldrb	r3, [r2, r3]
 800281e:	b25a      	sxtb	r2, r3
 8002820:	79bb      	ldrb	r3, [r7, #6]
 8002822:	f003 0307 	and.w	r3, r3, #7
 8002826:	2101      	movs	r1, #1
 8002828:	fa01 f303 	lsl.w	r3, r1, r3
 800282c:	b25b      	sxtb	r3, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	b25b      	sxtb	r3, r3
 8002832:	4013      	ands	r3, r2
 8002834:	b259      	sxtb	r1, r3
 8002836:	79fa      	ldrb	r2, [r7, #7]
 8002838:	4603      	mov	r3, r0
 800283a:	01db      	lsls	r3, r3, #7
 800283c:	4413      	add	r3, r2
 800283e:	b2c9      	uxtb	r1, r1
 8002840:	4a04      	ldr	r2, [pc, #16]	; (8002854 <ssd1306_DrawPixel+0xa4>)
 8002842:	54d1      	strb	r1, [r2, r3]
 8002844:	e000      	b.n	8002848 <ssd1306_DrawPixel+0x98>
        return;
 8002846:	bf00      	nop
    }
}
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002850:	4770      	bx	lr
 8002852:	bf00      	nop
 8002854:	20000a2c 	.word	0x20000a2c

08002858 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002858:	b590      	push	{r4, r7, lr}
 800285a:	b089      	sub	sp, #36	; 0x24
 800285c:	af00      	add	r7, sp, #0
 800285e:	4604      	mov	r4, r0
 8002860:	1d38      	adds	r0, r7, #4
 8002862:	e880 0006 	stmia.w	r0, {r1, r2}
 8002866:	461a      	mov	r2, r3
 8002868:	4623      	mov	r3, r4
 800286a:	73fb      	strb	r3, [r7, #15]
 800286c:	4613      	mov	r3, r2
 800286e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002870:	7bfb      	ldrb	r3, [r7, #15]
 8002872:	2b1f      	cmp	r3, #31
 8002874:	d902      	bls.n	800287c <ssd1306_WriteChar+0x24>
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	2b7e      	cmp	r3, #126	; 0x7e
 800287a:	d901      	bls.n	8002880 <ssd1306_WriteChar+0x28>
        return 0;
 800287c:	2300      	movs	r3, #0
 800287e:	e06d      	b.n	800295c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002880:	4b38      	ldr	r3, [pc, #224]	; (8002964 <ssd1306_WriteChar+0x10c>)
 8002882:	881b      	ldrh	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	793b      	ldrb	r3, [r7, #4]
 8002888:	4413      	add	r3, r2
 800288a:	2b80      	cmp	r3, #128	; 0x80
 800288c:	dc06      	bgt.n	800289c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800288e:	4b35      	ldr	r3, [pc, #212]	; (8002964 <ssd1306_WriteChar+0x10c>)
 8002890:	885b      	ldrh	r3, [r3, #2]
 8002892:	461a      	mov	r2, r3
 8002894:	797b      	ldrb	r3, [r7, #5]
 8002896:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002898:	2b40      	cmp	r3, #64	; 0x40
 800289a:	dd01      	ble.n	80028a0 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 800289c:	2300      	movs	r3, #0
 800289e:	e05d      	b.n	800295c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
 80028a4:	e04c      	b.n	8002940 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	7bfb      	ldrb	r3, [r7, #15]
 80028aa:	3b20      	subs	r3, #32
 80028ac:	7979      	ldrb	r1, [r7, #5]
 80028ae:	fb01 f303 	mul.w	r3, r1, r3
 80028b2:	4619      	mov	r1, r3
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	440b      	add	r3, r1
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	4413      	add	r3, r2
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 80028c0:	2300      	movs	r3, #0
 80028c2:	61bb      	str	r3, [r7, #24]
 80028c4:	e034      	b.n	8002930 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	69bb      	ldr	r3, [r7, #24]
 80028ca:	fa02 f303 	lsl.w	r3, r2, r3
 80028ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d012      	beq.n	80028fc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80028d6:	4b23      	ldr	r3, [pc, #140]	; (8002964 <ssd1306_WriteChar+0x10c>)
 80028d8:	881b      	ldrh	r3, [r3, #0]
 80028da:	b2da      	uxtb	r2, r3
 80028dc:	69bb      	ldr	r3, [r7, #24]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	4413      	add	r3, r2
 80028e2:	b2d8      	uxtb	r0, r3
 80028e4:	4b1f      	ldr	r3, [pc, #124]	; (8002964 <ssd1306_WriteChar+0x10c>)
 80028e6:	885b      	ldrh	r3, [r3, #2]
 80028e8:	b2da      	uxtb	r2, r3
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	4413      	add	r3, r2
 80028f0:	b2db      	uxtb	r3, r3
 80028f2:	7bba      	ldrb	r2, [r7, #14]
 80028f4:	4619      	mov	r1, r3
 80028f6:	f7ff ff5b 	bl	80027b0 <ssd1306_DrawPixel>
 80028fa:	e016      	b.n	800292a <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80028fc:	4b19      	ldr	r3, [pc, #100]	; (8002964 <ssd1306_WriteChar+0x10c>)
 80028fe:	881b      	ldrh	r3, [r3, #0]
 8002900:	b2da      	uxtb	r2, r3
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	b2db      	uxtb	r3, r3
 8002906:	4413      	add	r3, r2
 8002908:	b2d8      	uxtb	r0, r3
 800290a:	4b16      	ldr	r3, [pc, #88]	; (8002964 <ssd1306_WriteChar+0x10c>)
 800290c:	885b      	ldrh	r3, [r3, #2]
 800290e:	b2da      	uxtb	r2, r3
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	b2db      	uxtb	r3, r3
 8002914:	4413      	add	r3, r2
 8002916:	b2d9      	uxtb	r1, r3
 8002918:	7bbb      	ldrb	r3, [r7, #14]
 800291a:	2b00      	cmp	r3, #0
 800291c:	bf0c      	ite	eq
 800291e:	2301      	moveq	r3, #1
 8002920:	2300      	movne	r3, #0
 8002922:	b2db      	uxtb	r3, r3
 8002924:	461a      	mov	r2, r3
 8002926:	f7ff ff43 	bl	80027b0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	3301      	adds	r3, #1
 800292e:	61bb      	str	r3, [r7, #24]
 8002930:	793b      	ldrb	r3, [r7, #4]
 8002932:	461a      	mov	r2, r3
 8002934:	69bb      	ldr	r3, [r7, #24]
 8002936:	4293      	cmp	r3, r2
 8002938:	d3c5      	bcc.n	80028c6 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	3301      	adds	r3, #1
 800293e:	61fb      	str	r3, [r7, #28]
 8002940:	797b      	ldrb	r3, [r7, #5]
 8002942:	461a      	mov	r2, r3
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	4293      	cmp	r3, r2
 8002948:	d3ad      	bcc.n	80028a6 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800294a:	4b06      	ldr	r3, [pc, #24]	; (8002964 <ssd1306_WriteChar+0x10c>)
 800294c:	881a      	ldrh	r2, [r3, #0]
 800294e:	793b      	ldrb	r3, [r7, #4]
 8002950:	b29b      	uxth	r3, r3
 8002952:	4413      	add	r3, r2
 8002954:	b29a      	uxth	r2, r3
 8002956:	4b03      	ldr	r3, [pc, #12]	; (8002964 <ssd1306_WriteChar+0x10c>)
 8002958:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800295a:	7bfb      	ldrb	r3, [r7, #15]
}
 800295c:	4618      	mov	r0, r3
 800295e:	3724      	adds	r7, #36	; 0x24
 8002960:	46bd      	mov	sp, r7
 8002962:	bd90      	pop	{r4, r7, pc}
 8002964:	20000e2c 	.word	0x20000e2c

08002968 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002968:	b580      	push	{r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	60f8      	str	r0, [r7, #12]
 8002970:	1d38      	adds	r0, r7, #4
 8002972:	e880 0006 	stmia.w	r0, {r1, r2}
 8002976:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002978:	e012      	b.n	80029a0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	7818      	ldrb	r0, [r3, #0]
 800297e:	78fb      	ldrb	r3, [r7, #3]
 8002980:	1d3a      	adds	r2, r7, #4
 8002982:	ca06      	ldmia	r2, {r1, r2}
 8002984:	f7ff ff68 	bl	8002858 <ssd1306_WriteChar>
 8002988:	4603      	mov	r3, r0
 800298a:	461a      	mov	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	429a      	cmp	r2, r3
 8002992:	d002      	beq.n	800299a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	781b      	ldrb	r3, [r3, #0]
 8002998:	e008      	b.n	80029ac <ssd1306_WriteString+0x44>
        }
        str++;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	3301      	adds	r3, #1
 800299e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1e8      	bne.n	800297a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	781b      	ldrb	r3, [r3, #0]
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	3710      	adds	r7, #16
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	4603      	mov	r3, r0
 80029bc:	460a      	mov	r2, r1
 80029be:	71fb      	strb	r3, [r7, #7]
 80029c0:	4613      	mov	r3, r2
 80029c2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80029c4:	79fb      	ldrb	r3, [r7, #7]
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	4b05      	ldr	r3, [pc, #20]	; (80029e0 <ssd1306_SetCursor+0x2c>)
 80029ca:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80029cc:	79bb      	ldrb	r3, [r7, #6]
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	4b03      	ldr	r3, [pc, #12]	; (80029e0 <ssd1306_SetCursor+0x2c>)
 80029d2:	805a      	strh	r2, [r3, #2]
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr
 80029e0:	20000e2c 	.word	0x20000e2c

080029e4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80029e4:	b590      	push	{r4, r7, lr}
 80029e6:	b089      	sub	sp, #36	; 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	4604      	mov	r4, r0
 80029ec:	4608      	mov	r0, r1
 80029ee:	4611      	mov	r1, r2
 80029f0:	461a      	mov	r2, r3
 80029f2:	4623      	mov	r3, r4
 80029f4:	71fb      	strb	r3, [r7, #7]
 80029f6:	4603      	mov	r3, r0
 80029f8:	71bb      	strb	r3, [r7, #6]
 80029fa:	460b      	mov	r3, r1
 80029fc:	717b      	strb	r3, [r7, #5]
 80029fe:	4613      	mov	r3, r2
 8002a00:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002a02:	797a      	ldrb	r2, [r7, #5]
 8002a04:	79fb      	ldrb	r3, [r7, #7]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	bfb8      	it	lt
 8002a0c:	425b      	neglt	r3, r3
 8002a0e:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002a10:	793a      	ldrb	r2, [r7, #4]
 8002a12:	79bb      	ldrb	r3, [r7, #6]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	bfb8      	it	lt
 8002a1a:	425b      	neglt	r3, r3
 8002a1c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002a1e:	79fa      	ldrb	r2, [r7, #7]
 8002a20:	797b      	ldrb	r3, [r7, #5]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d201      	bcs.n	8002a2a <ssd1306_Line+0x46>
 8002a26:	2301      	movs	r3, #1
 8002a28:	e001      	b.n	8002a2e <ssd1306_Line+0x4a>
 8002a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2e:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002a30:	79ba      	ldrb	r2, [r7, #6]
 8002a32:	793b      	ldrb	r3, [r7, #4]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	d201      	bcs.n	8002a3c <ssd1306_Line+0x58>
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e001      	b.n	8002a40 <ssd1306_Line+0x5c>
 8002a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a40:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	1ad3      	subs	r3, r2, r3
 8002a48:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002a4a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002a4e:	7939      	ldrb	r1, [r7, #4]
 8002a50:	797b      	ldrb	r3, [r7, #5]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff feac 	bl	80027b0 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002a58:	e024      	b.n	8002aa4 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002a5a:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002a5e:	79b9      	ldrb	r1, [r7, #6]
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff fea4 	bl	80027b0 <ssd1306_DrawPixel>
        error2 = error * 2;
 8002a68:	69fb      	ldr	r3, [r7, #28]
 8002a6a:	005b      	lsls	r3, r3, #1
 8002a6c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	425b      	negs	r3, r3
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	429a      	cmp	r2, r3
 8002a76:	dd08      	ble.n	8002a8a <ssd1306_Line+0xa6>
            error -= deltaY;
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002a80:	693b      	ldr	r3, [r7, #16]
 8002a82:	b2da      	uxtb	r2, r3
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	4413      	add	r3, r2
 8002a88:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	da08      	bge.n	8002aa4 <ssd1306_Line+0xc0>
            error += deltaX;
 8002a92:	69fa      	ldr	r2, [r7, #28]
 8002a94:	69bb      	ldr	r3, [r7, #24]
 8002a96:	4413      	add	r3, r2
 8002a98:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	b2da      	uxtb	r2, r3
 8002a9e:	79bb      	ldrb	r3, [r7, #6]
 8002aa0:	4413      	add	r3, r2
 8002aa2:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002aa4:	79fa      	ldrb	r2, [r7, #7]
 8002aa6:	797b      	ldrb	r3, [r7, #5]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d1d6      	bne.n	8002a5a <ssd1306_Line+0x76>
 8002aac:	79ba      	ldrb	r2, [r7, #6]
 8002aae:	793b      	ldrb	r3, [r7, #4]
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d1d2      	bne.n	8002a5a <ssd1306_Line+0x76>
        }
    }
    return;
 8002ab4:	bf00      	nop
}
 8002ab6:	3724      	adds	r7, #36	; 0x24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd90      	pop	{r4, r7, pc}

08002abc <ssd1306_DrawCircle>:
    ssd1306_Line(x,y,xp2,yp2,color);
    return;
}

/* Draw circle by Bresenhem's algorithm */
void ssd1306_DrawCircle(uint8_t par_x,uint8_t par_y,uint8_t par_r,SSD1306_COLOR par_color) {
 8002abc:	b590      	push	{r4, r7, lr}
 8002abe:	b087      	sub	sp, #28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4604      	mov	r4, r0
 8002ac4:	4608      	mov	r0, r1
 8002ac6:	4611      	mov	r1, r2
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4623      	mov	r3, r4
 8002acc:	71fb      	strb	r3, [r7, #7]
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71bb      	strb	r3, [r7, #6]
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	717b      	strb	r3, [r7, #5]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	713b      	strb	r3, [r7, #4]
    int32_t x = -par_r;
 8002ada:	797b      	ldrb	r3, [r7, #5]
 8002adc:	425b      	negs	r3, r3
 8002ade:	617b      	str	r3, [r7, #20]
    int32_t y = 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	613b      	str	r3, [r7, #16]
    int32_t err = 2 - 2 * par_r;
 8002ae4:	797b      	ldrb	r3, [r7, #5]
 8002ae6:	f1c3 0301 	rsb	r3, r3, #1
 8002aea:	005b      	lsls	r3, r3, #1
 8002aec:	60fb      	str	r3, [r7, #12]
    int32_t e2;

    if (par_x >= SSD1306_WIDTH || par_y >= SSD1306_HEIGHT) {
 8002aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	db65      	blt.n	8002bc2 <ssd1306_DrawCircle+0x106>
 8002af6:	79bb      	ldrb	r3, [r7, #6]
 8002af8:	2b3f      	cmp	r3, #63	; 0x3f
 8002afa:	d862      	bhi.n	8002bc2 <ssd1306_DrawCircle+0x106>
        return;
    }

    do {
        ssd1306_DrawPixel(par_x - x, par_y + y, par_color);
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	79fa      	ldrb	r2, [r7, #7]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	b2d8      	uxtb	r0, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	79bb      	ldrb	r3, [r7, #6]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	793a      	ldrb	r2, [r7, #4]
 8002b12:	4619      	mov	r1, r3
 8002b14:	f7ff fe4c 	bl	80027b0 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y + y, par_color);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	4413      	add	r3, r2
 8002b20:	b2d8      	uxtb	r0, r3
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	79bb      	ldrb	r3, [r7, #6]
 8002b28:	4413      	add	r3, r2
 8002b2a:	b2db      	uxtb	r3, r3
 8002b2c:	793a      	ldrb	r2, [r7, #4]
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f7ff fe3e 	bl	80027b0 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x + x, par_y - y, par_color);
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	b2da      	uxtb	r2, r3
 8002b38:	79fb      	ldrb	r3, [r7, #7]
 8002b3a:	4413      	add	r3, r2
 8002b3c:	b2d8      	uxtb	r0, r3
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	79ba      	ldrb	r2, [r7, #6]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	793a      	ldrb	r2, [r7, #4]
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	f7ff fe30 	bl	80027b0 <ssd1306_DrawPixel>
        ssd1306_DrawPixel(par_x - x, par_y - y, par_color);
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	b2db      	uxtb	r3, r3
 8002b54:	79fa      	ldrb	r2, [r7, #7]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	b2d8      	uxtb	r0, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	b2db      	uxtb	r3, r3
 8002b5e:	79ba      	ldrb	r2, [r7, #6]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	793a      	ldrb	r2, [r7, #4]
 8002b66:	4619      	mov	r1, r3
 8002b68:	f7ff fe22 	bl	80027b0 <ssd1306_DrawPixel>
        e2 = err;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	60bb      	str	r3, [r7, #8]

        if (e2 <= y) {
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	dc13      	bgt.n	8002ba0 <ssd1306_DrawCircle+0xe4>
            y++;
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	3301      	adds	r3, #1
 8002b7c:	613b      	str	r3, [r7, #16]
            err = err + (y * 2 + 1);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	3301      	adds	r3, #1
 8002b84:	68fa      	ldr	r2, [r7, #12]
 8002b86:	4413      	add	r3, r2
 8002b88:	60fb      	str	r3, [r7, #12]
            if(-x == y && e2 <= x) {
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	425b      	negs	r3, r3
 8002b8e:	693a      	ldr	r2, [r7, #16]
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d105      	bne.n	8002ba0 <ssd1306_DrawCircle+0xe4>
 8002b94:	68ba      	ldr	r2, [r7, #8]
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	dc01      	bgt.n	8002ba0 <ssd1306_DrawCircle+0xe4>
                e2 = 0;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	60bb      	str	r3, [r7, #8]
            }
        }

        if (e2 > x) {
 8002ba0:	68ba      	ldr	r2, [r7, #8]
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	dd08      	ble.n	8002bba <ssd1306_DrawCircle+0xfe>
            x++;
 8002ba8:	697b      	ldr	r3, [r7, #20]
 8002baa:	3301      	adds	r3, #1
 8002bac:	617b      	str	r3, [r7, #20]
            err = err + (x * 2 + 1);
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]
        }
    } while (x <= 0);
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	dd9d      	ble.n	8002afc <ssd1306_DrawCircle+0x40>

    return;
 8002bc0:	e000      	b.n	8002bc4 <ssd1306_DrawCircle+0x108>
        return;
 8002bc2:	bf00      	nop
}
 8002bc4:	371c      	adds	r7, #28
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd90      	pop	{r4, r7, pc}

08002bca <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002bca:	b590      	push	{r4, r7, lr}
 8002bcc:	b085      	sub	sp, #20
 8002bce:	af02      	add	r7, sp, #8
 8002bd0:	4604      	mov	r4, r0
 8002bd2:	4608      	mov	r0, r1
 8002bd4:	4611      	mov	r1, r2
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	4623      	mov	r3, r4
 8002bda:	71fb      	strb	r3, [r7, #7]
 8002bdc:	4603      	mov	r3, r0
 8002bde:	71bb      	strb	r3, [r7, #6]
 8002be0:	460b      	mov	r3, r1
 8002be2:	717b      	strb	r3, [r7, #5]
 8002be4:	4613      	mov	r3, r2
 8002be6:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002be8:	79bc      	ldrb	r4, [r7, #6]
 8002bea:	797a      	ldrb	r2, [r7, #5]
 8002bec:	79b9      	ldrb	r1, [r7, #6]
 8002bee:	79f8      	ldrb	r0, [r7, #7]
 8002bf0:	7e3b      	ldrb	r3, [r7, #24]
 8002bf2:	9300      	str	r3, [sp, #0]
 8002bf4:	4623      	mov	r3, r4
 8002bf6:	f7ff fef5 	bl	80029e4 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002bfa:	793c      	ldrb	r4, [r7, #4]
 8002bfc:	797a      	ldrb	r2, [r7, #5]
 8002bfe:	79b9      	ldrb	r1, [r7, #6]
 8002c00:	7978      	ldrb	r0, [r7, #5]
 8002c02:	7e3b      	ldrb	r3, [r7, #24]
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	4623      	mov	r3, r4
 8002c08:	f7ff feec 	bl	80029e4 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002c0c:	793c      	ldrb	r4, [r7, #4]
 8002c0e:	79fa      	ldrb	r2, [r7, #7]
 8002c10:	7939      	ldrb	r1, [r7, #4]
 8002c12:	7978      	ldrb	r0, [r7, #5]
 8002c14:	7e3b      	ldrb	r3, [r7, #24]
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	4623      	mov	r3, r4
 8002c1a:	f7ff fee3 	bl	80029e4 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002c1e:	79bc      	ldrb	r4, [r7, #6]
 8002c20:	79fa      	ldrb	r2, [r7, #7]
 8002c22:	7939      	ldrb	r1, [r7, #4]
 8002c24:	79f8      	ldrb	r0, [r7, #7]
 8002c26:	7e3b      	ldrb	r3, [r7, #24]
 8002c28:	9300      	str	r3, [sp, #0]
 8002c2a:	4623      	mov	r3, r4
 8002c2c:	f7ff feda 	bl	80029e4 <ssd1306_Line>

    return;
 8002c30:	bf00      	nop
}
 8002c32:	370c      	adds	r7, #12
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd90      	pop	{r4, r7, pc}

08002c38 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c38:	b590      	push	{r4, r7, lr}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	4604      	mov	r4, r0
 8002c40:	4608      	mov	r0, r1
 8002c42:	4611      	mov	r1, r2
 8002c44:	461a      	mov	r2, r3
 8002c46:	4623      	mov	r3, r4
 8002c48:	71fb      	strb	r3, [r7, #7]
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71bb      	strb	r3, [r7, #6]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	717b      	strb	r3, [r7, #5]
 8002c52:	4613      	mov	r3, r2
 8002c54:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8002c56:	79fa      	ldrb	r2, [r7, #7]
 8002c58:	797b      	ldrb	r3, [r7, #5]
 8002c5a:	4293      	cmp	r3, r2
 8002c5c:	bf28      	it	cs
 8002c5e:	4613      	movcs	r3, r2
 8002c60:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8002c62:	797a      	ldrb	r2, [r7, #5]
 8002c64:	79fb      	ldrb	r3, [r7, #7]
 8002c66:	4293      	cmp	r3, r2
 8002c68:	bf38      	it	cc
 8002c6a:	4613      	movcc	r3, r2
 8002c6c:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8002c6e:	79ba      	ldrb	r2, [r7, #6]
 8002c70:	793b      	ldrb	r3, [r7, #4]
 8002c72:	4293      	cmp	r3, r2
 8002c74:	bf28      	it	cs
 8002c76:	4613      	movcs	r3, r2
 8002c78:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8002c7a:	793a      	ldrb	r2, [r7, #4]
 8002c7c:	79bb      	ldrb	r3, [r7, #6]
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	bf38      	it	cc
 8002c82:	4613      	movcc	r3, r2
 8002c84:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002c86:	7afb      	ldrb	r3, [r7, #11]
 8002c88:	73fb      	strb	r3, [r7, #15]
 8002c8a:	e017      	b.n	8002cbc <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002c8c:	7b7b      	ldrb	r3, [r7, #13]
 8002c8e:	73bb      	strb	r3, [r7, #14]
 8002c90:	e009      	b.n	8002ca6 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8002c92:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002c96:	7bf9      	ldrb	r1, [r7, #15]
 8002c98:	7bbb      	ldrb	r3, [r7, #14]
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff fd88 	bl	80027b0 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8002ca0:	7bbb      	ldrb	r3, [r7, #14]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	73bb      	strb	r3, [r7, #14]
 8002ca6:	7bba      	ldrb	r2, [r7, #14]
 8002ca8:	7b3b      	ldrb	r3, [r7, #12]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d803      	bhi.n	8002cb6 <ssd1306_FillRectangle+0x7e>
 8002cae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	daed      	bge.n	8002c92 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8002cb6:	7bfb      	ldrb	r3, [r7, #15]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	73fb      	strb	r3, [r7, #15]
 8002cbc:	7bfa      	ldrb	r2, [r7, #15]
 8002cbe:	7abb      	ldrb	r3, [r7, #10]
 8002cc0:	429a      	cmp	r2, r3
 8002cc2:	d803      	bhi.n	8002ccc <ssd1306_FillRectangle+0x94>
 8002cc4:	7bfb      	ldrb	r3, [r7, #15]
 8002cc6:	2b3f      	cmp	r3, #63	; 0x3f
 8002cc8:	d9e0      	bls.n	8002c8c <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8002cca:	bf00      	nop
 8002ccc:	bf00      	nop
}
 8002cce:	3714      	adds	r7, #20
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd90      	pop	{r4, r7, pc}

08002cd4 <ssd1306_DrawBitmap>:

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	603a      	str	r2, [r7, #0]
 8002cdc:	461a      	mov	r2, r3
 8002cde:	4603      	mov	r3, r0
 8002ce0:	71fb      	strb	r3, [r7, #7]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	71bb      	strb	r3, [r7, #6]
 8002ce6:	4613      	mov	r3, r2
 8002ce8:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002cea:	797b      	ldrb	r3, [r7, #5]
 8002cec:	3307      	adds	r3, #7
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	da00      	bge.n	8002cf4 <ssd1306_DrawBitmap+0x20>
 8002cf2:	3307      	adds	r3, #7
 8002cf4:	10db      	asrs	r3, r3, #3
 8002cf6:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	db3e      	blt.n	8002d82 <ssd1306_DrawBitmap+0xae>
 8002d04:	79bb      	ldrb	r3, [r7, #6]
 8002d06:	2b3f      	cmp	r3, #63	; 0x3f
 8002d08:	d83b      	bhi.n	8002d82 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	73bb      	strb	r3, [r7, #14]
 8002d0e:	e033      	b.n	8002d78 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002d10:	2300      	movs	r3, #0
 8002d12:	737b      	strb	r3, [r7, #13]
 8002d14:	e026      	b.n	8002d64 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002d16:	7b7b      	ldrb	r3, [r7, #13]
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d003      	beq.n	8002d28 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	73fb      	strb	r3, [r7, #15]
 8002d26:	e00d      	b.n	8002d44 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002d28:	7bbb      	ldrb	r3, [r7, #14]
 8002d2a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002d2e:	fb02 f303 	mul.w	r3, r2, r3
 8002d32:	7b7a      	ldrb	r2, [r7, #13]
 8002d34:	08d2      	lsrs	r2, r2, #3
 8002d36:	b2d2      	uxtb	r2, r2
 8002d38:	4413      	add	r3, r2
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	4413      	add	r3, r2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	da08      	bge.n	8002d5e <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002d4c:	79fa      	ldrb	r2, [r7, #7]
 8002d4e:	7b7b      	ldrb	r3, [r7, #13]
 8002d50:	4413      	add	r3, r2
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	7f3a      	ldrb	r2, [r7, #28]
 8002d56:	79b9      	ldrb	r1, [r7, #6]
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fd29 	bl	80027b0 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002d5e:	7b7b      	ldrb	r3, [r7, #13]
 8002d60:	3301      	adds	r3, #1
 8002d62:	737b      	strb	r3, [r7, #13]
 8002d64:	7b7a      	ldrb	r2, [r7, #13]
 8002d66:	797b      	ldrb	r3, [r7, #5]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d3d4      	bcc.n	8002d16 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002d6c:	7bbb      	ldrb	r3, [r7, #14]
 8002d6e:	3301      	adds	r3, #1
 8002d70:	73bb      	strb	r3, [r7, #14]
 8002d72:	79bb      	ldrb	r3, [r7, #6]
 8002d74:	3301      	adds	r3, #1
 8002d76:	71bb      	strb	r3, [r7, #6]
 8002d78:	7bba      	ldrb	r2, [r7, #14]
 8002d7a:	7e3b      	ldrb	r3, [r7, #24]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d3c7      	bcc.n	8002d10 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002d80:	e000      	b.n	8002d84 <ssd1306_DrawBitmap+0xb0>
        return;
 8002d82:	bf00      	nop
}
 8002d84:	3710      	adds	r7, #16
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b084      	sub	sp, #16
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002d94:	2381      	movs	r3, #129	; 0x81
 8002d96:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002d98:	7bfb      	ldrb	r3, [r7, #15]
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f7ff fc2c 	bl	80025f8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002da0:	79fb      	ldrb	r3, [r7, #7]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff fc28 	bl	80025f8 <ssd1306_WriteCommand>
}
 8002da8:	bf00      	nop
 8002daa:	3710      	adds	r7, #16
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}

08002db0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b084      	sub	sp, #16
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d005      	beq.n	8002dcc <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002dc0:	23af      	movs	r3, #175	; 0xaf
 8002dc2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002dc4:	4b08      	ldr	r3, [pc, #32]	; (8002de8 <ssd1306_SetDisplayOn+0x38>)
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	715a      	strb	r2, [r3, #5]
 8002dca:	e004      	b.n	8002dd6 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002dcc:	23ae      	movs	r3, #174	; 0xae
 8002dce:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002dd0:	4b05      	ldr	r3, [pc, #20]	; (8002de8 <ssd1306_SetDisplayOn+0x38>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002dd6:	7bfb      	ldrb	r3, [r7, #15]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fc0d 	bl	80025f8 <ssd1306_WriteCommand>
}
 8002dde:	bf00      	nop
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	20000e2c 	.word	0x20000e2c
 8002dec:	00000000 	.word	0x00000000

08002df0 <batterygauge>:



}

void batterygauge(float vbat,int x, int y,int currentsquare){
 8002df0:	b590      	push	{r4, r7, lr}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af02      	add	r7, sp, #8
 8002df6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002dfa:	60b8      	str	r0, [r7, #8]
 8002dfc:	6079      	str	r1, [r7, #4]
 8002dfe:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	330f      	adds	r3, #15
 8002e06:	b2d8      	uxtb	r0, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	b2d9      	uxtb	r1, r3
 8002e10:	68bb      	ldr	r3, [r7, #8]
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	330f      	adds	r3, #15
 8002e16:	b2da      	uxtb	r2, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	3305      	adds	r3, #5
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2401      	movs	r4, #1
 8002e22:	9400      	str	r4, [sp, #0]
 8002e24:	f7ff fdde 	bl	80029e4 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	3310      	adds	r3, #16
 8002e2e:	b2d8      	uxtb	r0, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	b2db      	uxtb	r3, r3
 8002e34:	3301      	adds	r3, #1
 8002e36:	b2d9      	uxtb	r1, r3
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	3310      	adds	r3, #16
 8002e3e:	b2da      	uxtb	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3305      	adds	r3, #5
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2401      	movs	r4, #1
 8002e4a:	9400      	str	r4, [sp, #0]
 8002e4c:	f7ff fdca 	bl	80029e4 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	b2d8      	uxtb	r0, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	b2d9      	uxtb	r1, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	330e      	adds	r3, #14
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	3306      	adds	r3, #6
 8002e66:	b2db      	uxtb	r3, r3
 8002e68:	2401      	movs	r4, #1
 8002e6a:	9400      	str	r4, [sp, #0]
 8002e6c:	f7ff fead 	bl	8002bca <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8002e70:	68f8      	ldr	r0, [r7, #12]
 8002e72:	f7fd fb69 	bl	8000548 <__aeabi_f2d>
 8002e76:	a396      	add	r3, pc, #600	; (adr r3, 80030d0 <batterygauge+0x2e0>)
 8002e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e7c:	f7fd fe38 	bl	8000af0 <__aeabi_dcmple>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d02a      	beq.n	8002edc <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	b2d8      	uxtb	r0, r3
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	3302      	adds	r3, #2
 8002e94:	b2d9      	uxtb	r1, r3
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	3303      	adds	r3, #3
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	3304      	adds	r3, #4
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	2401      	movs	r4, #1
 8002ea8:	9400      	str	r4, [sp, #0]
 8002eaa:	f7ff fe8e 	bl	8002bca <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d113      	bne.n	8002edc <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	3302      	adds	r3, #2
 8002eba:	b2d8      	uxtb	r0, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	3302      	adds	r3, #2
 8002ec2:	b2d9      	uxtb	r1, r3
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	3303      	adds	r3, #3
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	2401      	movs	r4, #1
 8002ed6:	9400      	str	r4, [sp, #0]
 8002ed8:	f7ff fe77 	bl	8002bca <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7fd fb33 	bl	8000548 <__aeabi_f2d>
 8002ee2:	a37b      	add	r3, pc, #492	; (adr r3, 80030d0 <batterygauge+0x2e0>)
 8002ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee8:	f7fd fe16 	bl	8000b18 <__aeabi_dcmpgt>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d035      	beq.n	8002f5e <batterygauge+0x16e>
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f7fd fb28 	bl	8000548 <__aeabi_f2d>
 8002ef8:	a377      	add	r3, pc, #476	; (adr r3, 80030d8 <batterygauge+0x2e8>)
 8002efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efe:	f7fd fdf7 	bl	8000af0 <__aeabi_dcmple>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d02a      	beq.n	8002f5e <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	b2db      	uxtb	r3, r3
 8002f0c:	3302      	adds	r3, #2
 8002f0e:	b2d8      	uxtb	r0, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	3302      	adds	r3, #2
 8002f16:	b2d9      	uxtb	r1, r3
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	3303      	adds	r3, #3
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3304      	adds	r3, #4
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	2401      	movs	r4, #1
 8002f2a:	9400      	str	r4, [sp, #0]
 8002f2c:	f7ff fe4d 	bl	8002bca <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d113      	bne.n	8002f5e <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	3305      	adds	r3, #5
 8002f3c:	b2d8      	uxtb	r0, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	3302      	adds	r3, #2
 8002f44:	b2d9      	uxtb	r1, r3
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	3306      	adds	r3, #6
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	3304      	adds	r3, #4
 8002f54:	b2db      	uxtb	r3, r3
 8002f56:	2401      	movs	r4, #1
 8002f58:	9400      	str	r4, [sp, #0]
 8002f5a:	f7ff fe36 	bl	8002bca <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f7fd faf2 	bl	8000548 <__aeabi_f2d>
 8002f64:	a35c      	add	r3, pc, #368	; (adr r3, 80030d8 <batterygauge+0x2e8>)
 8002f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6a:	f7fd fdd5 	bl	8000b18 <__aeabi_dcmpgt>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d049      	beq.n	8003008 <batterygauge+0x218>
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f7fd fae7 	bl	8000548 <__aeabi_f2d>
 8002f7a:	a359      	add	r3, pc, #356	; (adr r3, 80030e0 <batterygauge+0x2f0>)
 8002f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f80:	f7fd fdb6 	bl	8000af0 <__aeabi_dcmple>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d03e      	beq.n	8003008 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	b2db      	uxtb	r3, r3
 8002f8e:	3302      	adds	r3, #2
 8002f90:	b2d8      	uxtb	r0, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	3302      	adds	r3, #2
 8002f98:	b2d9      	uxtb	r1, r3
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	3303      	adds	r3, #3
 8002fa0:	b2da      	uxtb	r2, r3
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	3304      	adds	r3, #4
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2401      	movs	r4, #1
 8002fac:	9400      	str	r4, [sp, #0]
 8002fae:	f7ff fe0c 	bl	8002bca <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	3305      	adds	r3, #5
 8002fb8:	b2d8      	uxtb	r0, r3
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	3302      	adds	r3, #2
 8002fc0:	b2d9      	uxtb	r1, r3
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	3306      	adds	r3, #6
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	3304      	adds	r3, #4
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	2401      	movs	r4, #1
 8002fd4:	9400      	str	r4, [sp, #0]
 8002fd6:	f7ff fdf8 	bl	8002bca <ssd1306_DrawRectangle>

		if(currentsquare==1){
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d113      	bne.n	8003008 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	3308      	adds	r3, #8
 8002fe6:	b2d8      	uxtb	r0, r3
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	3302      	adds	r3, #2
 8002fee:	b2d9      	uxtb	r1, r3
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	3309      	adds	r3, #9
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	2401      	movs	r4, #1
 8003002:	9400      	str	r4, [sp, #0]
 8003004:	f7ff fde1 	bl	8002bca <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f7fd fa9d 	bl	8000548 <__aeabi_f2d>
 800300e:	a334      	add	r3, pc, #208	; (adr r3, 80030e0 <batterygauge+0x2f0>)
 8003010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003014:	f7fd fd80 	bl	8000b18 <__aeabi_dcmpgt>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d100      	bne.n	8003020 <batterygauge+0x230>
	}




}
 800301e:	e052      	b.n	80030c6 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	b2db      	uxtb	r3, r3
 8003024:	3302      	adds	r3, #2
 8003026:	b2d8      	uxtb	r0, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	b2db      	uxtb	r3, r3
 800302c:	3302      	adds	r3, #2
 800302e:	b2d9      	uxtb	r1, r3
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	3303      	adds	r3, #3
 8003036:	b2da      	uxtb	r2, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	b2db      	uxtb	r3, r3
 800303c:	3304      	adds	r3, #4
 800303e:	b2db      	uxtb	r3, r3
 8003040:	2401      	movs	r4, #1
 8003042:	9400      	str	r4, [sp, #0]
 8003044:	f7ff fdc1 	bl	8002bca <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003048:	68bb      	ldr	r3, [r7, #8]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3305      	adds	r3, #5
 800304e:	b2d8      	uxtb	r0, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	3302      	adds	r3, #2
 8003056:	b2d9      	uxtb	r1, r3
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	b2db      	uxtb	r3, r3
 800305c:	3306      	adds	r3, #6
 800305e:	b2da      	uxtb	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	3304      	adds	r3, #4
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2401      	movs	r4, #1
 800306a:	9400      	str	r4, [sp, #0]
 800306c:	f7ff fdad 	bl	8002bca <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	b2db      	uxtb	r3, r3
 8003074:	3308      	adds	r3, #8
 8003076:	b2d8      	uxtb	r0, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	3302      	adds	r3, #2
 800307e:	b2d9      	uxtb	r1, r3
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	b2db      	uxtb	r3, r3
 8003084:	3309      	adds	r3, #9
 8003086:	b2da      	uxtb	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	b2db      	uxtb	r3, r3
 800308c:	3304      	adds	r3, #4
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2401      	movs	r4, #1
 8003092:	9400      	str	r4, [sp, #0]
 8003094:	f7ff fd99 	bl	8002bca <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d113      	bne.n	80030c6 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	330b      	adds	r3, #11
 80030a4:	b2d8      	uxtb	r0, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	3302      	adds	r3, #2
 80030ac:	b2d9      	uxtb	r1, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	330c      	adds	r3, #12
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	3304      	adds	r3, #4
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2401      	movs	r4, #1
 80030c0:	9400      	str	r4, [sp, #0]
 80030c2:	f7ff fd82 	bl	8002bca <ssd1306_DrawRectangle>
}
 80030c6:	bf00      	nop
 80030c8:	3714      	adds	r7, #20
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd90      	pop	{r4, r7, pc}
 80030ce:	bf00      	nop
 80030d0:	9999999a 	.word	0x9999999a
 80030d4:	400d9999 	.word	0x400d9999
 80030d8:	33333333 	.word	0x33333333
 80030dc:	400f3333 	.word	0x400f3333
 80030e0:	66666666 	.word	0x66666666
 80030e4:	40106666 	.word	0x40106666

080030e8 <statemachine>:
extern uint8_t numbuf2[10];
int erasetime=0;
int erasedisplay=0;
int usbtransmiten=0;

void statemachine(void){
 80030e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030ea:	ed2d 8b02 	vpush	{d8}
 80030ee:	b09f      	sub	sp, #124	; 0x7c
 80030f0:	af04      	add	r7, sp, #16
	switch(state){
 80030f2:	4b97      	ldr	r3, [pc, #604]	; (8003350 <statemachine+0x268>)
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	2b06      	cmp	r3, #6
 80030f8:	f201 8482 	bhi.w	8004a00 <statemachine+0x1918>
 80030fc:	a201      	add	r2, pc, #4	; (adr r2, 8003104 <statemachine+0x1c>)
 80030fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003102:	bf00      	nop
 8003104:	08003121 	.word	0x08003121
 8003108:	080035b1 	.word	0x080035b1
 800310c:	08003af9 	.word	0x08003af9
 8003110:	08004163 	.word	0x08004163
 8003114:	08004319 	.word	0x08004319
 8003118:	080044d9 	.word	0x080044d9
 800311c:	080046e5 	.word	0x080046e5
	 case STATE_SPEED:
				 ssd1306_Fill(Black);
 8003120:	2000      	movs	r0, #0
 8003122:	f7ff fb05 	bl	8002730 <ssd1306_Fill>
				 ssd1306_SetCursor(32, 32);
 8003126:	2120      	movs	r1, #32
 8003128:	2020      	movs	r0, #32
 800312a:	f7ff fc43 	bl	80029b4 <ssd1306_SetCursor>
				 nmea_parse(&myData, DataBuffer);
 800312e:	4989      	ldr	r1, [pc, #548]	; (8003354 <statemachine+0x26c>)
 8003130:	4889      	ldr	r0, [pc, #548]	; (8003358 <statemachine+0x270>)
 8003132:	f7fe ff7b 	bl	800202c <nmea_parse>
				 if(myData.speed>=vitmax){
 8003136:	4b88      	ldr	r3, [pc, #544]	; (8003358 <statemachine+0x270>)
 8003138:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800313c:	4b87      	ldr	r3, [pc, #540]	; (800335c <statemachine+0x274>)
 800313e:	edd3 7a00 	vldr	s15, [r3]
 8003142:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800314a:	db03      	blt.n	8003154 <statemachine+0x6c>
									 vitmax=myData.speed;
 800314c:	4b82      	ldr	r3, [pc, #520]	; (8003358 <statemachine+0x270>)
 800314e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003150:	4a82      	ldr	r2, [pc, #520]	; (800335c <statemachine+0x274>)
 8003152:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	667b      	str	r3, [r7, #100]	; 0x64
								 float sec=0;
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	663b      	str	r3, [r7, #96]	; 0x60
								 if (myData.speed!=0){
 8003160:	4b7d      	ldr	r3, [pc, #500]	; (8003358 <statemachine+0x270>)
 8003162:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003166:	eef5 7a40 	vcmp.f32	s15, #0.0
 800316a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800316e:	d032      	beq.n	80031d6 <statemachine+0xee>
									 pace=1000/(60*myData.speed);
 8003170:	4b79      	ldr	r3, [pc, #484]	; (8003358 <statemachine+0x270>)
 8003172:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003176:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8003360 <statemachine+0x278>
 800317a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800317e:	eddf 6a79 	vldr	s13, [pc, #484]	; 8003364 <statemachine+0x27c>
 8003182:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003186:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
									 sec=(pace-floor(pace))*60;
 800318a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800318c:	f7fd f9dc 	bl	8000548 <__aeabi_f2d>
 8003190:	4604      	mov	r4, r0
 8003192:	460d      	mov	r5, r1
 8003194:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8003196:	f7fd f9d7 	bl	8000548 <__aeabi_f2d>
 800319a:	4602      	mov	r2, r0
 800319c:	460b      	mov	r3, r1
 800319e:	ec43 2b10 	vmov	d0, r2, r3
 80031a2:	f014 fd0d 	bl	8017bc0 <floor>
 80031a6:	ec53 2b10 	vmov	r2, r3, d0
 80031aa:	4620      	mov	r0, r4
 80031ac:	4629      	mov	r1, r5
 80031ae:	f7fd f86b 	bl	8000288 <__aeabi_dsub>
 80031b2:	4602      	mov	r2, r0
 80031b4:	460b      	mov	r3, r1
 80031b6:	4610      	mov	r0, r2
 80031b8:	4619      	mov	r1, r3
 80031ba:	f04f 0200 	mov.w	r2, #0
 80031be:	4b6a      	ldr	r3, [pc, #424]	; (8003368 <statemachine+0x280>)
 80031c0:	f7fd fa1a 	bl	80005f8 <__aeabi_dmul>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4610      	mov	r0, r2
 80031ca:	4619      	mov	r1, r3
 80031cc:	f7fd fd0c 	bl	8000be8 <__aeabi_d2f>
 80031d0:	4603      	mov	r3, r0
 80031d2:	663b      	str	r3, [r7, #96]	; 0x60
 80031d4:	e001      	b.n	80031da <statemachine+0xf2>
								 }
								 else {
									 pace=9999;//en cas de division par 0, techniquement le temps devient infini mais ce n'est pas intérréssant
 80031d6:	4b65      	ldr	r3, [pc, #404]	; (800336c <statemachine+0x284>)
 80031d8:	667b      	str	r3, [r7, #100]	; 0x64
								 }


				  switch(spdstate){
 80031da:	4b65      	ldr	r3, [pc, #404]	; (8003370 <statemachine+0x288>)
 80031dc:	781b      	ldrb	r3, [r3, #0]
 80031de:	2b02      	cmp	r3, #2
 80031e0:	f000 8160 	beq.w	80034a4 <statemachine+0x3bc>
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	f300 81d0 	bgt.w	800358a <statemachine+0x4a2>
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <statemachine+0x10e>
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	f000 80d0 	beq.w	8003394 <statemachine+0x2ac>
 80031f4:	e1c9      	b.n	800358a <statemachine+0x4a2>


				 case STATE_SUMMARY:
					 if(myData.fix == 1){ //if the GPS has a fix, print the data
 80031f6:	4b58      	ldr	r3, [pc, #352]	; (8003358 <statemachine+0x270>)
 80031f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d16f      	bne.n	80032de <statemachine+0x1f6>
					 				 						char * str = (char*)malloc(sizeof(char)*20);
 80031fe:	2014      	movs	r0, #20
 8003200:	f00f fef0 	bl	8012fe4 <malloc>
 8003204:	4603      	mov	r3, r0
 8003206:	607b      	str	r3, [r7, #4]
					 				 						snprintf(str,15, "MaxV=%.1f",vitmax*3.6);//amélioration possible la stocker en eeprom
 8003208:	4b54      	ldr	r3, [pc, #336]	; (800335c <statemachine+0x274>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4618      	mov	r0, r3
 800320e:	f7fd f99b 	bl	8000548 <__aeabi_f2d>
 8003212:	a34d      	add	r3, pc, #308	; (adr r3, 8003348 <statemachine+0x260>)
 8003214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003218:	f7fd f9ee 	bl	80005f8 <__aeabi_dmul>
 800321c:	4602      	mov	r2, r0
 800321e:	460b      	mov	r3, r1
 8003220:	e9cd 2300 	strd	r2, r3, [sp]
 8003224:	4a53      	ldr	r2, [pc, #332]	; (8003374 <statemachine+0x28c>)
 8003226:	210f      	movs	r1, #15
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f011 fdd7 	bl	8014ddc <sniprintf>
					 				 						ssd1306_SetCursor(32, 32);
 800322e:	2120      	movs	r1, #32
 8003230:	2020      	movs	r0, #32
 8003232:	f7ff fbbf 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString(str, Font_6x8, White);
 8003236:	4a50      	ldr	r2, [pc, #320]	; (8003378 <statemachine+0x290>)
 8003238:	2301      	movs	r3, #1
 800323a:	ca06      	ldmia	r2, {r1, r2}
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	f7ff fb93 	bl	8002968 <ssd1306_WriteString>
					 				 						snprintf(str,15, "V=%0.1f",(myData.speed)*3.6);
 8003242:	4b45      	ldr	r3, [pc, #276]	; (8003358 <statemachine+0x270>)
 8003244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003246:	4618      	mov	r0, r3
 8003248:	f7fd f97e 	bl	8000548 <__aeabi_f2d>
 800324c:	a33e      	add	r3, pc, #248	; (adr r3, 8003348 <statemachine+0x260>)
 800324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003252:	f7fd f9d1 	bl	80005f8 <__aeabi_dmul>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	e9cd 2300 	strd	r2, r3, [sp]
 800325e:	4a47      	ldr	r2, [pc, #284]	; (800337c <statemachine+0x294>)
 8003260:	210f      	movs	r1, #15
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f011 fdba 	bl	8014ddc <sniprintf>
					 				 						ssd1306_SetCursor(32, 42);
 8003268:	212a      	movs	r1, #42	; 0x2a
 800326a:	2020      	movs	r0, #32
 800326c:	f7ff fba2 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString(str, Font_6x8, White);
 8003270:	4a41      	ldr	r2, [pc, #260]	; (8003378 <statemachine+0x290>)
 8003272:	2301      	movs	r3, #1
 8003274:	ca06      	ldmia	r2, {r1, r2}
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff fb76 	bl	8002968 <ssd1306_WriteString>
					 				 						snprintf(str,15, "p=%0.0fmin%0.0f s",floor(pace),floor(sec));//affichage au format minute puis seconde
 800327c:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800327e:	f7fd f963 	bl	8000548 <__aeabi_f2d>
 8003282:	4602      	mov	r2, r0
 8003284:	460b      	mov	r3, r1
 8003286:	ec43 2b10 	vmov	d0, r2, r3
 800328a:	f014 fc99 	bl	8017bc0 <floor>
 800328e:	eeb0 8a40 	vmov.f32	s16, s0
 8003292:	eef0 8a60 	vmov.f32	s17, s1
 8003296:	6e38      	ldr	r0, [r7, #96]	; 0x60
 8003298:	f7fd f956 	bl	8000548 <__aeabi_f2d>
 800329c:	4602      	mov	r2, r0
 800329e:	460b      	mov	r3, r1
 80032a0:	ec43 2b10 	vmov	d0, r2, r3
 80032a4:	f014 fc8c 	bl	8017bc0 <floor>
 80032a8:	eeb0 7a40 	vmov.f32	s14, s0
 80032ac:	eef0 7a60 	vmov.f32	s15, s1
 80032b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80032b4:	ed8d 8b00 	vstr	d8, [sp]
 80032b8:	4a31      	ldr	r2, [pc, #196]	; (8003380 <statemachine+0x298>)
 80032ba:	210f      	movs	r1, #15
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	f011 fd8d 	bl	8014ddc <sniprintf>
					 				 						ssd1306_SetCursor(32, 52);
 80032c2:	2134      	movs	r1, #52	; 0x34
 80032c4:	2020      	movs	r0, #32
 80032c6:	f7ff fb75 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString(str, Font_6x8, White);
 80032ca:	4a2b      	ldr	r2, [pc, #172]	; (8003378 <statemachine+0x290>)
 80032cc:	2301      	movs	r3, #1
 80032ce:	ca06      	ldmia	r2, {r1, r2}
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7ff fb49 	bl	8002968 <ssd1306_WriteString>
					 				 						free(str);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f00f fe8c 	bl	8012ff4 <free>
 80032dc:	e025      	b.n	800332a <statemachine+0x242>
					 				 					}
					 				 	else{ //if the GPS doesn't have a fix, print a message
					 				 						char *str = (char*)malloc(sizeof(char)*20);// message qui sra dans tous les etat si l'on ne capte pas de sattelites.
 80032de:	2014      	movs	r0, #20
 80032e0:	f00f fe80 	bl	8012fe4 <malloc>
 80032e4:	4603      	mov	r3, r0
 80032e6:	60bb      	str	r3, [r7, #8]
					 				 						ssd1306_SetCursor(32, 32);
 80032e8:	2120      	movs	r1, #32
 80032ea:	2020      	movs	r0, #32
 80032ec:	f7ff fb62 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString("Speed 1", Font_6x8, White);
 80032f0:	4a21      	ldr	r2, [pc, #132]	; (8003378 <statemachine+0x290>)
 80032f2:	2301      	movs	r3, #1
 80032f4:	ca06      	ldmia	r2, {r1, r2}
 80032f6:	4823      	ldr	r0, [pc, #140]	; (8003384 <statemachine+0x29c>)
 80032f8:	f7ff fb36 	bl	8002968 <ssd1306_WriteString>
					 				 						ssd1306_SetCursor(32, 44);
 80032fc:	212c      	movs	r1, #44	; 0x2c
 80032fe:	2020      	movs	r0, #32
 8003300:	f7ff fb58 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 8003304:	4a1c      	ldr	r2, [pc, #112]	; (8003378 <statemachine+0x290>)
 8003306:	2301      	movs	r3, #1
 8003308:	ca06      	ldmia	r2, {r1, r2}
 800330a:	481f      	ldr	r0, [pc, #124]	; (8003388 <statemachine+0x2a0>)
 800330c:	f7ff fb2c 	bl	8002968 <ssd1306_WriteString>
					 				 						batterygauge(vbat,35, 54,1);
 8003310:	4b1e      	ldr	r3, [pc, #120]	; (800338c <statemachine+0x2a4>)
 8003312:	edd3 7a00 	vldr	s15, [r3]
 8003316:	2201      	movs	r2, #1
 8003318:	2136      	movs	r1, #54	; 0x36
 800331a:	2023      	movs	r0, #35	; 0x23
 800331c:	eeb0 0a67 	vmov.f32	s0, s15
 8003320:	f7ff fd66 	bl	8002df0 <batterygauge>
					 				 						free(str);
 8003324:	68b8      	ldr	r0, [r7, #8]
 8003326:	f00f fe65 	bl	8012ff4 <free>
					 				 					}
					 if(BTN_B>=1){
 800332a:	4b19      	ldr	r3, [pc, #100]	; (8003390 <statemachine+0x2a8>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	f340 8126 	ble.w	8003580 <statemachine+0x498>
					 					 				 					spdstate++;
 8003334:	4b0e      	ldr	r3, [pc, #56]	; (8003370 <statemachine+0x288>)
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	3301      	adds	r3, #1
 800333a:	b2da      	uxtb	r2, r3
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <statemachine+0x288>)
 800333e:	701a      	strb	r2, [r3, #0]
					 					 				 					BTN_B=0;
 8003340:	4b13      	ldr	r3, [pc, #76]	; (8003390 <statemachine+0x2a8>)
 8003342:	2200      	movs	r2, #0
 8003344:	601a      	str	r2, [r3, #0]
					 					 				  	}



					 break;
 8003346:	e11b      	b.n	8003580 <statemachine+0x498>
 8003348:	cccccccd 	.word	0xcccccccd
 800334c:	400ccccc 	.word	0x400ccccc
 8003350:	200006f8 	.word	0x200006f8
 8003354:	200004ac 	.word	0x200004ac
 8003358:	200006b0 	.word	0x200006b0
 800335c:	20000e34 	.word	0x20000e34
 8003360:	42700000 	.word	0x42700000
 8003364:	447a0000 	.word	0x447a0000
 8003368:	404e0000 	.word	0x404e0000
 800336c:	461c3c00 	.word	0x461c3c00
 8003370:	200006fa 	.word	0x200006fa
 8003374:	08018df4 	.word	0x08018df4
 8003378:	20000008 	.word	0x20000008
 800337c:	08018e00 	.word	0x08018e00
 8003380:	08018e08 	.word	0x08018e08
 8003384:	08018e1c 	.word	0x08018e1c
 8003388:	08018e24 	.word	0x08018e24
 800338c:	20000730 	.word	0x20000730
 8003390:	200006f4 	.word	0x200006f4
				 case STATE_COMPTEUR:
					 if(myData.fix == 1){ //if the GPS has a fix, print the data
 8003394:	4b96      	ldr	r3, [pc, #600]	; (80035f0 <statemachine+0x508>)
 8003396:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003398:	2b01      	cmp	r3, #1
 800339a:	d159      	bne.n	8003450 <statemachine+0x368>
					 				 						char * str = (char*)malloc(sizeof(char)*20);
 800339c:	2014      	movs	r0, #20
 800339e:	f00f fe21 	bl	8012fe4 <malloc>
 80033a2:	4603      	mov	r3, r0
 80033a4:	60fb      	str	r3, [r7, #12]
					 				 						snprintf(str,15, "V=%0.1f",(myData.speed)*3.6);
 80033a6:	4b92      	ldr	r3, [pc, #584]	; (80035f0 <statemachine+0x508>)
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd f8cc 	bl	8000548 <__aeabi_f2d>
 80033b0:	a38b      	add	r3, pc, #556	; (adr r3, 80035e0 <statemachine+0x4f8>)
 80033b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b6:	f7fd f91f 	bl	80005f8 <__aeabi_dmul>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	e9cd 2300 	strd	r2, r3, [sp]
 80033c2:	4a8c      	ldr	r2, [pc, #560]	; (80035f4 <statemachine+0x50c>)
 80033c4:	210f      	movs	r1, #15
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f011 fd08 	bl	8014ddc <sniprintf>
					 				 						ssd1306_SetCursor(32, 54);
 80033cc:	2136      	movs	r1, #54	; 0x36
 80033ce:	2020      	movs	r0, #32
 80033d0:	f7ff faf0 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString(str, Font_6x8, White);
 80033d4:	4a88      	ldr	r2, [pc, #544]	; (80035f8 <statemachine+0x510>)
 80033d6:	2301      	movs	r3, #1
 80033d8:	ca06      	ldmia	r2, {r1, r2}
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f7ff fac4 	bl	8002968 <ssd1306_WriteString>
					 				 						ssd1306_DrawRectangle(32, 38, 95, 53, White);
 80033e0:	2301      	movs	r3, #1
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	2335      	movs	r3, #53	; 0x35
 80033e6:	225f      	movs	r2, #95	; 0x5f
 80033e8:	2126      	movs	r1, #38	; 0x26
 80033ea:	2020      	movs	r0, #32
 80033ec:	f7ff fbed 	bl	8002bca <ssd1306_DrawRectangle>
					 				 						ssd1306_FillRectangle(32, 38,(int) floor(32+(myData.speed*0.63)), 53, White);
 80033f0:	4b7f      	ldr	r3, [pc, #508]	; (80035f0 <statemachine+0x508>)
 80033f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fd f8a7 	bl	8000548 <__aeabi_f2d>
 80033fa:	a37b      	add	r3, pc, #492	; (adr r3, 80035e8 <statemachine+0x500>)
 80033fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003400:	f7fd f8fa 	bl	80005f8 <__aeabi_dmul>
 8003404:	4602      	mov	r2, r0
 8003406:	460b      	mov	r3, r1
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	f04f 0200 	mov.w	r2, #0
 8003410:	4b7a      	ldr	r3, [pc, #488]	; (80035fc <statemachine+0x514>)
 8003412:	f7fc ff3b 	bl	800028c <__adddf3>
 8003416:	4602      	mov	r2, r0
 8003418:	460b      	mov	r3, r1
 800341a:	ec43 2b17 	vmov	d7, r2, r3
 800341e:	eeb0 0a47 	vmov.f32	s0, s14
 8003422:	eef0 0a67 	vmov.f32	s1, s15
 8003426:	f014 fbcb 	bl	8017bc0 <floor>
 800342a:	ec53 2b10 	vmov	r2, r3, d0
 800342e:	4610      	mov	r0, r2
 8003430:	4619      	mov	r1, r3
 8003432:	f7fd fb91 	bl	8000b58 <__aeabi_d2iz>
 8003436:	4603      	mov	r3, r0
 8003438:	b2da      	uxtb	r2, r3
 800343a:	2301      	movs	r3, #1
 800343c:	9300      	str	r3, [sp, #0]
 800343e:	2335      	movs	r3, #53	; 0x35
 8003440:	2126      	movs	r1, #38	; 0x26
 8003442:	2020      	movs	r0, #32
 8003444:	f7ff fbf8 	bl	8002c38 <ssd1306_FillRectangle>

					 				 						free(str);
 8003448:	68f8      	ldr	r0, [r7, #12]
 800344a:	f00f fdd3 	bl	8012ff4 <free>
 800344e:	e01b      	b.n	8003488 <statemachine+0x3a0>
					 				 					}
					 				 	else{ //if the GPS doesn't have a fix, print a message
					 				 						char *str = (char*)malloc(sizeof(char)*20);// message qui sra dans tous les etat si l'on ne capte pas de sattelites.
 8003450:	2014      	movs	r0, #20
 8003452:	f00f fdc7 	bl	8012fe4 <malloc>
 8003456:	4603      	mov	r3, r0
 8003458:	613b      	str	r3, [r7, #16]
					 				 						ssd1306_SetCursor(32, 32);
 800345a:	2120      	movs	r1, #32
 800345c:	2020      	movs	r0, #32
 800345e:	f7ff faa9 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString("Speed 2", Font_6x8, White);
 8003462:	4a65      	ldr	r2, [pc, #404]	; (80035f8 <statemachine+0x510>)
 8003464:	2301      	movs	r3, #1
 8003466:	ca06      	ldmia	r2, {r1, r2}
 8003468:	4865      	ldr	r0, [pc, #404]	; (8003600 <statemachine+0x518>)
 800346a:	f7ff fa7d 	bl	8002968 <ssd1306_WriteString>
					 				 						ssd1306_SetCursor(32, 44);
 800346e:	212c      	movs	r1, #44	; 0x2c
 8003470:	2020      	movs	r0, #32
 8003472:	f7ff fa9f 	bl	80029b4 <ssd1306_SetCursor>
					 				 						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 8003476:	4a60      	ldr	r2, [pc, #384]	; (80035f8 <statemachine+0x510>)
 8003478:	2301      	movs	r3, #1
 800347a:	ca06      	ldmia	r2, {r1, r2}
 800347c:	4861      	ldr	r0, [pc, #388]	; (8003604 <statemachine+0x51c>)
 800347e:	f7ff fa73 	bl	8002968 <ssd1306_WriteString>
					 				 						free(str);
 8003482:	6938      	ldr	r0, [r7, #16]
 8003484:	f00f fdb6 	bl	8012ff4 <free>
					 				 					}
					 if(BTN_B>=1){
 8003488:	4b5f      	ldr	r3, [pc, #380]	; (8003608 <statemachine+0x520>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b00      	cmp	r3, #0
 800348e:	dd79      	ble.n	8003584 <statemachine+0x49c>
					 				 					spdstate++;
 8003490:	4b5e      	ldr	r3, [pc, #376]	; (800360c <statemachine+0x524>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	3301      	adds	r3, #1
 8003496:	b2da      	uxtb	r2, r3
 8003498:	4b5c      	ldr	r3, [pc, #368]	; (800360c <statemachine+0x524>)
 800349a:	701a      	strb	r2, [r3, #0]
					 				 					BTN_B=0;
 800349c:	4b5a      	ldr	r3, [pc, #360]	; (8003608 <statemachine+0x520>)
 800349e:	2200      	movs	r2, #0
 80034a0:	601a      	str	r2, [r3, #0]
					 				  	}
					 break;
 80034a2:	e06f      	b.n	8003584 <statemachine+0x49c>
				 case STATE_GRAPH:
					 if(myData.fix == 1){
 80034a4:	4b52      	ldr	r3, [pc, #328]	; (80035f0 <statemachine+0x508>)
 80034a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034a8:	2b01      	cmp	r3, #1
 80034aa:	d12f      	bne.n	800350c <statemachine+0x424>
					 				 						char *str = (char*)malloc(sizeof(char)*20);// message qui sra dans tous les etat si l'on ne capte pas de sattelites.
 80034ac:	2014      	movs	r0, #20
 80034ae:	f00f fd99 	bl	8012fe4 <malloc>
 80034b2:	4603      	mov	r3, r0
 80034b4:	617b      	str	r3, [r7, #20]

					 				 						ssd1306_SetCursor(32, 32);
 80034b6:	2120      	movs	r1, #32
 80034b8:	2020      	movs	r0, #32
 80034ba:	f7ff fa7b 	bl	80029b4 <ssd1306_SetCursor>
					 				 						snprintf(str,15, "%0.1f",(myData.speed)*3.6);
 80034be:	4b4c      	ldr	r3, [pc, #304]	; (80035f0 <statemachine+0x508>)
 80034c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fd f840 	bl	8000548 <__aeabi_f2d>
 80034c8:	a345      	add	r3, pc, #276	; (adr r3, 80035e0 <statemachine+0x4f8>)
 80034ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ce:	f7fd f893 	bl	80005f8 <__aeabi_dmul>
 80034d2:	4602      	mov	r2, r0
 80034d4:	460b      	mov	r3, r1
 80034d6:	e9cd 2300 	strd	r2, r3, [sp]
 80034da:	4a4d      	ldr	r2, [pc, #308]	; (8003610 <statemachine+0x528>)
 80034dc:	210f      	movs	r1, #15
 80034de:	6978      	ldr	r0, [r7, #20]
 80034e0:	f011 fc7c 	bl	8014ddc <sniprintf>
					 				 						ssd1306_WriteString(str, Font_11x18, White);
 80034e4:	4a4b      	ldr	r2, [pc, #300]	; (8003614 <statemachine+0x52c>)
 80034e6:	2301      	movs	r3, #1
 80034e8:	ca06      	ldmia	r2, {r1, r2}
 80034ea:	6978      	ldr	r0, [r7, #20]
 80034ec:	f7ff fa3c 	bl	8002968 <ssd1306_WriteString>
					 				 						batterygauge(vbat,35, 54,1);
 80034f0:	4b49      	ldr	r3, [pc, #292]	; (8003618 <statemachine+0x530>)
 80034f2:	edd3 7a00 	vldr	s15, [r3]
 80034f6:	2201      	movs	r2, #1
 80034f8:	2136      	movs	r1, #54	; 0x36
 80034fa:	2023      	movs	r0, #35	; 0x23
 80034fc:	eeb0 0a67 	vmov.f32	s0, s15
 8003500:	f7ff fc76 	bl	8002df0 <batterygauge>

					 				 						free(str);
 8003504:	6978      	ldr	r0, [r7, #20]
 8003506:	f00f fd75 	bl	8012ff4 <free>
 800350a:	e025      	b.n	8003558 <statemachine+0x470>
					 }
					 else{
						 char *str = (char*)malloc(sizeof(char)*20);// message qui sra dans tous les etat si l'on ne capte pas de sattelites.
 800350c:	2014      	movs	r0, #20
 800350e:	f00f fd69 	bl	8012fe4 <malloc>
 8003512:	4603      	mov	r3, r0
 8003514:	61bb      	str	r3, [r7, #24]
						 ssd1306_SetCursor(32, 32);
 8003516:	2120      	movs	r1, #32
 8003518:	2020      	movs	r0, #32
 800351a:	f7ff fa4b 	bl	80029b4 <ssd1306_SetCursor>
						 ssd1306_WriteString("Speed 3", Font_6x8, White);
 800351e:	4a36      	ldr	r2, [pc, #216]	; (80035f8 <statemachine+0x510>)
 8003520:	2301      	movs	r3, #1
 8003522:	ca06      	ldmia	r2, {r1, r2}
 8003524:	483d      	ldr	r0, [pc, #244]	; (800361c <statemachine+0x534>)
 8003526:	f7ff fa1f 	bl	8002968 <ssd1306_WriteString>
						 ssd1306_SetCursor(32, 44);
 800352a:	212c      	movs	r1, #44	; 0x2c
 800352c:	2020      	movs	r0, #32
 800352e:	f7ff fa41 	bl	80029b4 <ssd1306_SetCursor>
						 ssd1306_WriteString("Wait GPS", Font_6x8, White);
 8003532:	4a31      	ldr	r2, [pc, #196]	; (80035f8 <statemachine+0x510>)
 8003534:	2301      	movs	r3, #1
 8003536:	ca06      	ldmia	r2, {r1, r2}
 8003538:	4832      	ldr	r0, [pc, #200]	; (8003604 <statemachine+0x51c>)
 800353a:	f7ff fa15 	bl	8002968 <ssd1306_WriteString>
						 batterygauge(vbat,35, 54,1);
 800353e:	4b36      	ldr	r3, [pc, #216]	; (8003618 <statemachine+0x530>)
 8003540:	edd3 7a00 	vldr	s15, [r3]
 8003544:	2201      	movs	r2, #1
 8003546:	2136      	movs	r1, #54	; 0x36
 8003548:	2023      	movs	r0, #35	; 0x23
 800354a:	eeb0 0a67 	vmov.f32	s0, s15
 800354e:	f7ff fc4f 	bl	8002df0 <batterygauge>
						 free(str);
 8003552:	69b8      	ldr	r0, [r7, #24]
 8003554:	f00f fd4e 	bl	8012ff4 <free>
					 }

					 if(BTN_B>=1){
 8003558:	4b2b      	ldr	r3, [pc, #172]	; (8003608 <statemachine+0x520>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	dd13      	ble.n	8003588 <statemachine+0x4a0>
					 					 				 					spdstate--;
 8003560:	4b2a      	ldr	r3, [pc, #168]	; (800360c <statemachine+0x524>)
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	3b01      	subs	r3, #1
 8003566:	b2da      	uxtb	r2, r3
 8003568:	4b28      	ldr	r3, [pc, #160]	; (800360c <statemachine+0x524>)
 800356a:	701a      	strb	r2, [r3, #0]
					 					 				 					spdstate--;
 800356c:	4b27      	ldr	r3, [pc, #156]	; (800360c <statemachine+0x524>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	3b01      	subs	r3, #1
 8003572:	b2da      	uxtb	r2, r3
 8003574:	4b25      	ldr	r3, [pc, #148]	; (800360c <statemachine+0x524>)
 8003576:	701a      	strb	r2, [r3, #0]
					 					 				 					BTN_B=0;
 8003578:	4b23      	ldr	r3, [pc, #140]	; (8003608 <statemachine+0x520>)
 800357a:	2200      	movs	r2, #0
 800357c:	601a      	str	r2, [r3, #0]


					 					 				  	}
					 break;
 800357e:	e003      	b.n	8003588 <statemachine+0x4a0>
					 break;
 8003580:	bf00      	nop
 8003582:	e002      	b.n	800358a <statemachine+0x4a2>
					 break;
 8003584:	bf00      	nop
 8003586:	e000      	b.n	800358a <statemachine+0x4a2>
					 break;
 8003588:	bf00      	nop


				 }
				 	if(BTN_A>=1){
 800358a:	4b25      	ldr	r3, [pc, #148]	; (8003620 <statemachine+0x538>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2b00      	cmp	r3, #0
 8003590:	f341 8228 	ble.w	80049e4 <statemachine+0x18fc>
				 					state++;
 8003594:	4b23      	ldr	r3, [pc, #140]	; (8003624 <statemachine+0x53c>)
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	3301      	adds	r3, #1
 800359a:	b2da      	uxtb	r2, r3
 800359c:	4b21      	ldr	r3, [pc, #132]	; (8003624 <statemachine+0x53c>)
 800359e:	701a      	strb	r2, [r3, #0]
				 					BTN_A=0;
 80035a0:	4b1f      	ldr	r3, [pc, #124]	; (8003620 <statemachine+0x538>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	601a      	str	r2, [r3, #0]
				 					BTN_B=0;
 80035a6:	4b18      	ldr	r3, [pc, #96]	; (8003608 <statemachine+0x520>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
				  	}
				  break;
 80035ac:	f001 ba1a 	b.w	80049e4 <statemachine+0x18fc>


	case STATE_POS:
			  ssd1306_Fill(Black);
 80035b0:	2000      	movs	r0, #0
 80035b2:	f7ff f8bd 	bl	8002730 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 80035b6:	491c      	ldr	r1, [pc, #112]	; (8003628 <statemachine+0x540>)
 80035b8:	480d      	ldr	r0, [pc, #52]	; (80035f0 <statemachine+0x508>)
 80035ba:	f7fe fd37 	bl	800202c <nmea_parse>
			  switch(posstate){
 80035be:	4b1b      	ldr	r3, [pc, #108]	; (800362c <statemachine+0x544>)
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	f200 8285 	bhi.w	8003ad2 <statemachine+0x9ea>
 80035c8:	a201      	add	r2, pc, #4	; (adr r2, 80035d0 <statemachine+0x4e8>)
 80035ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ce:	bf00      	nop
 80035d0:	08003631 	.word	0x08003631
 80035d4:	08003749 	.word	0x08003749
 80035d8:	0800383f 	.word	0x0800383f
 80035dc:	0800396f 	.word	0x0800396f
 80035e0:	cccccccd 	.word	0xcccccccd
 80035e4:	400ccccc 	.word	0x400ccccc
 80035e8:	c28f5c29 	.word	0xc28f5c29
 80035ec:	3fe428f5 	.word	0x3fe428f5
 80035f0:	200006b0 	.word	0x200006b0
 80035f4:	08018e00 	.word	0x08018e00
 80035f8:	20000008 	.word	0x20000008
 80035fc:	40400000 	.word	0x40400000
 8003600:	08018e30 	.word	0x08018e30
 8003604:	08018e24 	.word	0x08018e24
 8003608:	200006f4 	.word	0x200006f4
 800360c:	200006fa 	.word	0x200006fa
 8003610:	08018e38 	.word	0x08018e38
 8003614:	20000018 	.word	0x20000018
 8003618:	20000730 	.word	0x20000730
 800361c:	08018e40 	.word	0x08018e40
 8003620:	200006f0 	.word	0x200006f0
 8003624:	200006f8 	.word	0x200006f8
 8003628:	200004ac 	.word	0x200004ac
 800362c:	200006fb 	.word	0x200006fb

			  case STATE_SUMMARY1:
				  if(myData.fix == 1){
 8003630:	4bab      	ldr	r3, [pc, #684]	; (80038e0 <statemachine+0x7f8>)
 8003632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003634:	2b01      	cmp	r3, #1
 8003636:	d14e      	bne.n	80036d6 <statemachine+0x5ee>
				  				  char * str = (char*)malloc(sizeof(char)*20);//tout le long, on utilisera le meme buffer str pour tous les affichages
 8003638:	2014      	movs	r0, #20
 800363a:	f00f fcd3 	bl	8012fe4 <malloc>
 800363e:	4603      	mov	r3, r0
 8003640:	61fb      	str	r3, [r7, #28]
				  						ssd1306_SetCursor(32, 32);
 8003642:	2120      	movs	r1, #32
 8003644:	2020      	movs	r0, #32
 8003646:	f7ff f9b5 	bl	80029b4 <ssd1306_SetCursor>
				  						snprintf(str,15, "Latitude:");
 800364a:	4aa6      	ldr	r2, [pc, #664]	; (80038e4 <statemachine+0x7fc>)
 800364c:	210f      	movs	r1, #15
 800364e:	69f8      	ldr	r0, [r7, #28]
 8003650:	f011 fbc4 	bl	8014ddc <sniprintf>
				  						ssd1306_WriteString(str, Font_6x8, White);
 8003654:	4aa4      	ldr	r2, [pc, #656]	; (80038e8 <statemachine+0x800>)
 8003656:	2301      	movs	r3, #1
 8003658:	ca06      	ldmia	r2, {r1, r2}
 800365a:	69f8      	ldr	r0, [r7, #28]
 800365c:	f7ff f984 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.7f",myData.latitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003660:	4b9f      	ldr	r3, [pc, #636]	; (80038e0 <statemachine+0x7f8>)
 8003662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003666:	e9cd 2300 	strd	r2, r3, [sp]
 800366a:	4aa0      	ldr	r2, [pc, #640]	; (80038ec <statemachine+0x804>)
 800366c:	210f      	movs	r1, #15
 800366e:	69f8      	ldr	r0, [r7, #28]
 8003670:	f011 fbb4 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003674:	2128      	movs	r1, #40	; 0x28
 8003676:	2020      	movs	r0, #32
 8003678:	f7ff f99c 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 800367c:	4a9a      	ldr	r2, [pc, #616]	; (80038e8 <statemachine+0x800>)
 800367e:	2301      	movs	r3, #1
 8003680:	ca06      	ldmia	r2, {r1, r2}
 8003682:	69f8      	ldr	r0, [r7, #28]
 8003684:	f7ff f970 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "Longitude:");
 8003688:	4a99      	ldr	r2, [pc, #612]	; (80038f0 <statemachine+0x808>)
 800368a:	210f      	movs	r1, #15
 800368c:	69f8      	ldr	r0, [r7, #28]
 800368e:	f011 fba5 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003692:	2130      	movs	r1, #48	; 0x30
 8003694:	2020      	movs	r0, #32
 8003696:	f7ff f98d 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 800369a:	4a93      	ldr	r2, [pc, #588]	; (80038e8 <statemachine+0x800>)
 800369c:	2301      	movs	r3, #1
 800369e:	ca06      	ldmia	r2, {r1, r2}
 80036a0:	69f8      	ldr	r0, [r7, #28]
 80036a2:	f7ff f961 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.7f",myData.longitude);
 80036a6:	4b8e      	ldr	r3, [pc, #568]	; (80038e0 <statemachine+0x7f8>)
 80036a8:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80036ac:	e9cd 2300 	strd	r2, r3, [sp]
 80036b0:	4a8e      	ldr	r2, [pc, #568]	; (80038ec <statemachine+0x804>)
 80036b2:	210f      	movs	r1, #15
 80036b4:	69f8      	ldr	r0, [r7, #28]
 80036b6:	f011 fb91 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 80036ba:	2138      	movs	r1, #56	; 0x38
 80036bc:	2020      	movs	r0, #32
 80036be:	f7ff f979 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80036c2:	4a89      	ldr	r2, [pc, #548]	; (80038e8 <statemachine+0x800>)
 80036c4:	2301      	movs	r3, #1
 80036c6:	ca06      	ldmia	r2, {r1, r2}
 80036c8:	69f8      	ldr	r0, [r7, #28]
 80036ca:	f7ff f94d 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 80036ce:	69f8      	ldr	r0, [r7, #28]
 80036d0:	f00f fc90 	bl	8012ff4 <free>
 80036d4:	e029      	b.n	800372a <statemachine+0x642>
				  					}
				  				else{ //if the GPS doesn't have a fix, print a message
				  						char *str = (char*)malloc(sizeof(char)*20);
 80036d6:	2014      	movs	r0, #20
 80036d8:	f00f fc84 	bl	8012fe4 <malloc>
 80036dc:	4603      	mov	r3, r0
 80036de:	623b      	str	r3, [r7, #32]
				  						ssd1306_SetCursor(32, 32);
 80036e0:	2120      	movs	r1, #32
 80036e2:	2020      	movs	r0, #32
 80036e4:	f7ff f966 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Pos1", Font_6x8, White);
 80036e8:	4a7f      	ldr	r2, [pc, #508]	; (80038e8 <statemachine+0x800>)
 80036ea:	2301      	movs	r3, #1
 80036ec:	ca06      	ldmia	r2, {r1, r2}
 80036ee:	4881      	ldr	r0, [pc, #516]	; (80038f4 <statemachine+0x80c>)
 80036f0:	f7ff f93a 	bl	8002968 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 44);
 80036f4:	212c      	movs	r1, #44	; 0x2c
 80036f6:	2020      	movs	r0, #32
 80036f8:	f7ff f95c 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 80036fc:	4a7a      	ldr	r2, [pc, #488]	; (80038e8 <statemachine+0x800>)
 80036fe:	2301      	movs	r3, #1
 8003700:	ca06      	ldmia	r2, {r1, r2}
 8003702:	487d      	ldr	r0, [pc, #500]	; (80038f8 <statemachine+0x810>)
 8003704:	f7ff f930 	bl	8002968 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 54);
 8003708:	2136      	movs	r1, #54	; 0x36
 800370a:	2020      	movs	r0, #32
 800370c:	f7ff f952 	bl	80029b4 <ssd1306_SetCursor>
				  						batterygauge(vbat,35, 54,1);
 8003710:	4b7a      	ldr	r3, [pc, #488]	; (80038fc <statemachine+0x814>)
 8003712:	edd3 7a00 	vldr	s15, [r3]
 8003716:	2201      	movs	r2, #1
 8003718:	2136      	movs	r1, #54	; 0x36
 800371a:	2023      	movs	r0, #35	; 0x23
 800371c:	eeb0 0a67 	vmov.f32	s0, s15
 8003720:	f7ff fb66 	bl	8002df0 <batterygauge>
				  						free(str);
 8003724:	6a38      	ldr	r0, [r7, #32]
 8003726:	f00f fc65 	bl	8012ff4 <free>
				  					}
				  if(BTN_B>=1){
 800372a:	4b75      	ldr	r3, [pc, #468]	; (8003900 <statemachine+0x818>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	2b00      	cmp	r3, #0
 8003730:	f340 81c8 	ble.w	8003ac4 <statemachine+0x9dc>
					  posstate++;
 8003734:	4b73      	ldr	r3, [pc, #460]	; (8003904 <statemachine+0x81c>)
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	3301      	adds	r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	4b71      	ldr	r3, [pc, #452]	; (8003904 <statemachine+0x81c>)
 800373e:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003740:	4b6f      	ldr	r3, [pc, #444]	; (8003900 <statemachine+0x818>)
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]





				  break;
 8003746:	e1bd      	b.n	8003ac4 <statemachine+0x9dc>
			  case STATE_LAT:
				  if(myData.fix == 1){
 8003748:	4b65      	ldr	r3, [pc, #404]	; (80038e0 <statemachine+0x7f8>)
 800374a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374c:	2b01      	cmp	r3, #1
 800374e:	d14b      	bne.n	80037e8 <statemachine+0x700>
				  				  char * str = (char*)malloc(sizeof(char)*20);//tout le long, on utilisera le meme buffer str pour tous les affichages
 8003750:	2014      	movs	r0, #20
 8003752:	f00f fc47 	bl	8012fe4 <malloc>
 8003756:	4603      	mov	r3, r0
 8003758:	627b      	str	r3, [r7, #36]	; 0x24
				  						ssd1306_SetCursor(32, 32);
 800375a:	2120      	movs	r1, #32
 800375c:	2020      	movs	r0, #32
 800375e:	f7ff f929 	bl	80029b4 <ssd1306_SetCursor>
				  						snprintf(str,15, "LatSide:");
 8003762:	4a69      	ldr	r2, [pc, #420]	; (8003908 <statemachine+0x820>)
 8003764:	210f      	movs	r1, #15
 8003766:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003768:	f011 fb38 	bl	8014ddc <sniprintf>
				  						ssd1306_WriteString(str, Font_6x8, White);
 800376c:	4a5e      	ldr	r2, [pc, #376]	; (80038e8 <statemachine+0x800>)
 800376e:	2301      	movs	r3, #1
 8003770:	ca06      	ldmia	r2, {r1, r2}
 8003772:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003774:	f7ff f8f8 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%c",myData.latSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003778:	4b59      	ldr	r3, [pc, #356]	; (80038e0 <statemachine+0x7f8>)
 800377a:	7a1b      	ldrb	r3, [r3, #8]
 800377c:	4a63      	ldr	r2, [pc, #396]	; (800390c <statemachine+0x824>)
 800377e:	210f      	movs	r1, #15
 8003780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003782:	f011 fb2b 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003786:	2128      	movs	r1, #40	; 0x28
 8003788:	2020      	movs	r0, #32
 800378a:	f7ff f913 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 800378e:	4a56      	ldr	r2, [pc, #344]	; (80038e8 <statemachine+0x800>)
 8003790:	2301      	movs	r3, #1
 8003792:	ca06      	ldmia	r2, {r1, r2}
 8003794:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003796:	f7ff f8e7 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "Latitude:");
 800379a:	4a52      	ldr	r2, [pc, #328]	; (80038e4 <statemachine+0x7fc>)
 800379c:	210f      	movs	r1, #15
 800379e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037a0:	f011 fb1c 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 80037a4:	2130      	movs	r1, #48	; 0x30
 80037a6:	2020      	movs	r0, #32
 80037a8:	f7ff f904 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80037ac:	4a4e      	ldr	r2, [pc, #312]	; (80038e8 <statemachine+0x800>)
 80037ae:	2301      	movs	r3, #1
 80037b0:	ca06      	ldmia	r2, {r1, r2}
 80037b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037b4:	f7ff f8d8 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.7f",myData.latitude);
 80037b8:	4b49      	ldr	r3, [pc, #292]	; (80038e0 <statemachine+0x7f8>)
 80037ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037be:	e9cd 2300 	strd	r2, r3, [sp]
 80037c2:	4a4a      	ldr	r2, [pc, #296]	; (80038ec <statemachine+0x804>)
 80037c4:	210f      	movs	r1, #15
 80037c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037c8:	f011 fb08 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 80037cc:	2138      	movs	r1, #56	; 0x38
 80037ce:	2020      	movs	r0, #32
 80037d0:	f7ff f8f0 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80037d4:	4a44      	ldr	r2, [pc, #272]	; (80038e8 <statemachine+0x800>)
 80037d6:	2301      	movs	r3, #1
 80037d8:	ca06      	ldmia	r2, {r1, r2}
 80037da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037dc:	f7ff f8c4 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 80037e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037e2:	f00f fc07 	bl	8012ff4 <free>
 80037e6:	e01b      	b.n	8003820 <statemachine+0x738>
				  					}
				  				else{ //if the GPS doesn't have a fix, print a message
				  						char *str = (char*)malloc(sizeof(char)*20);
 80037e8:	2014      	movs	r0, #20
 80037ea:	f00f fbfb 	bl	8012fe4 <malloc>
 80037ee:	4603      	mov	r3, r0
 80037f0:	62bb      	str	r3, [r7, #40]	; 0x28
				  						ssd1306_SetCursor(32, 32);
 80037f2:	2120      	movs	r1, #32
 80037f4:	2020      	movs	r0, #32
 80037f6:	f7ff f8dd 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Pos2", Font_6x8, White);
 80037fa:	4a3b      	ldr	r2, [pc, #236]	; (80038e8 <statemachine+0x800>)
 80037fc:	2301      	movs	r3, #1
 80037fe:	ca06      	ldmia	r2, {r1, r2}
 8003800:	4843      	ldr	r0, [pc, #268]	; (8003910 <statemachine+0x828>)
 8003802:	f7ff f8b1 	bl	8002968 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 44);
 8003806:	212c      	movs	r1, #44	; 0x2c
 8003808:	2020      	movs	r0, #32
 800380a:	f7ff f8d3 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 800380e:	4a36      	ldr	r2, [pc, #216]	; (80038e8 <statemachine+0x800>)
 8003810:	2301      	movs	r3, #1
 8003812:	ca06      	ldmia	r2, {r1, r2}
 8003814:	4838      	ldr	r0, [pc, #224]	; (80038f8 <statemachine+0x810>)
 8003816:	f7ff f8a7 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 800381a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800381c:	f00f fbea 	bl	8012ff4 <free>
				  					}
				  if(BTN_B>=1){
 8003820:	4b37      	ldr	r3, [pc, #220]	; (8003900 <statemachine+0x818>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	f340 814f 	ble.w	8003ac8 <statemachine+0x9e0>
				  					  posstate++;
 800382a:	4b36      	ldr	r3, [pc, #216]	; (8003904 <statemachine+0x81c>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	3301      	adds	r3, #1
 8003830:	b2da      	uxtb	r2, r3
 8003832:	4b34      	ldr	r3, [pc, #208]	; (8003904 <statemachine+0x81c>)
 8003834:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003836:	4b32      	ldr	r3, [pc, #200]	; (8003900 <statemachine+0x818>)
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
				  				  }



				  break;
 800383c:	e144      	b.n	8003ac8 <statemachine+0x9e0>
			  case STATE_LONG:
				  if(myData.fix == 1){
 800383e:	4b28      	ldr	r3, [pc, #160]	; (80038e0 <statemachine+0x7f8>)
 8003840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003842:	2b01      	cmp	r3, #1
 8003844:	d168      	bne.n	8003918 <statemachine+0x830>
				  				  char * str = (char*)malloc(sizeof(char)*20);//tout le long, on utilisera le meme buffer str pour tous les affichages
 8003846:	2014      	movs	r0, #20
 8003848:	f00f fbcc 	bl	8012fe4 <malloc>
 800384c:	4603      	mov	r3, r0
 800384e:	62fb      	str	r3, [r7, #44]	; 0x2c
				  						ssd1306_SetCursor(32, 32);
 8003850:	2120      	movs	r1, #32
 8003852:	2020      	movs	r0, #32
 8003854:	f7ff f8ae 	bl	80029b4 <ssd1306_SetCursor>
				  						snprintf(str,15, "LonSide:");
 8003858:	4a2e      	ldr	r2, [pc, #184]	; (8003914 <statemachine+0x82c>)
 800385a:	210f      	movs	r1, #15
 800385c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800385e:	f011 fabd 	bl	8014ddc <sniprintf>
				  						ssd1306_WriteString(str, Font_6x8, White);
 8003862:	4a21      	ldr	r2, [pc, #132]	; (80038e8 <statemachine+0x800>)
 8003864:	2301      	movs	r3, #1
 8003866:	ca06      	ldmia	r2, {r1, r2}
 8003868:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800386a:	f7ff f87d 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%c",myData.lonSide);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 800386e:	4b1c      	ldr	r3, [pc, #112]	; (80038e0 <statemachine+0x7f8>)
 8003870:	7e1b      	ldrb	r3, [r3, #24]
 8003872:	4a26      	ldr	r2, [pc, #152]	; (800390c <statemachine+0x824>)
 8003874:	210f      	movs	r1, #15
 8003876:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003878:	f011 fab0 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 800387c:	2128      	movs	r1, #40	; 0x28
 800387e:	2020      	movs	r0, #32
 8003880:	f7ff f898 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 8003884:	4a18      	ldr	r2, [pc, #96]	; (80038e8 <statemachine+0x800>)
 8003886:	2301      	movs	r3, #1
 8003888:	ca06      	ldmia	r2, {r1, r2}
 800388a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800388c:	f7ff f86c 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "Longitude:");
 8003890:	4a17      	ldr	r2, [pc, #92]	; (80038f0 <statemachine+0x808>)
 8003892:	210f      	movs	r1, #15
 8003894:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003896:	f011 faa1 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 800389a:	2130      	movs	r1, #48	; 0x30
 800389c:	2020      	movs	r0, #32
 800389e:	f7ff f889 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80038a2:	4a11      	ldr	r2, [pc, #68]	; (80038e8 <statemachine+0x800>)
 80038a4:	2301      	movs	r3, #1
 80038a6:	ca06      	ldmia	r2, {r1, r2}
 80038a8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80038aa:	f7ff f85d 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.7f",myData.longitude);
 80038ae:	4b0c      	ldr	r3, [pc, #48]	; (80038e0 <statemachine+0x7f8>)
 80038b0:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80038b4:	e9cd 2300 	strd	r2, r3, [sp]
 80038b8:	4a0c      	ldr	r2, [pc, #48]	; (80038ec <statemachine+0x804>)
 80038ba:	210f      	movs	r1, #15
 80038bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80038be:	f011 fa8d 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 80038c2:	2138      	movs	r1, #56	; 0x38
 80038c4:	2020      	movs	r0, #32
 80038c6:	f7ff f875 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80038ca:	4a07      	ldr	r2, [pc, #28]	; (80038e8 <statemachine+0x800>)
 80038cc:	2301      	movs	r3, #1
 80038ce:	ca06      	ldmia	r2, {r1, r2}
 80038d0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80038d2:	f7ff f849 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 80038d6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80038d8:	f00f fb8c 	bl	8012ff4 <free>
 80038dc:	e038      	b.n	8003950 <statemachine+0x868>
 80038de:	bf00      	nop
 80038e0:	200006b0 	.word	0x200006b0
 80038e4:	08018e48 	.word	0x08018e48
 80038e8:	20000008 	.word	0x20000008
 80038ec:	08018e54 	.word	0x08018e54
 80038f0:	08018e5c 	.word	0x08018e5c
 80038f4:	08018e68 	.word	0x08018e68
 80038f8:	08018e24 	.word	0x08018e24
 80038fc:	20000730 	.word	0x20000730
 8003900:	200006f4 	.word	0x200006f4
 8003904:	200006fb 	.word	0x200006fb
 8003908:	08018e70 	.word	0x08018e70
 800390c:	08018e7c 	.word	0x08018e7c
 8003910:	08018e80 	.word	0x08018e80
 8003914:	08018e88 	.word	0x08018e88
				  					}
				  				else{ //if the GPS doesn't have a fix, print a message
				  						char *str = (char*)malloc(sizeof(char)*20);
 8003918:	2014      	movs	r0, #20
 800391a:	f00f fb63 	bl	8012fe4 <malloc>
 800391e:	4603      	mov	r3, r0
 8003920:	633b      	str	r3, [r7, #48]	; 0x30
				  						ssd1306_SetCursor(32, 32);
 8003922:	2120      	movs	r1, #32
 8003924:	2020      	movs	r0, #32
 8003926:	f7ff f845 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Pos3", Font_6x8, White);
 800392a:	4aa1      	ldr	r2, [pc, #644]	; (8003bb0 <statemachine+0xac8>)
 800392c:	2301      	movs	r3, #1
 800392e:	ca06      	ldmia	r2, {r1, r2}
 8003930:	48a0      	ldr	r0, [pc, #640]	; (8003bb4 <statemachine+0xacc>)
 8003932:	f7ff f819 	bl	8002968 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 44);
 8003936:	212c      	movs	r1, #44	; 0x2c
 8003938:	2020      	movs	r0, #32
 800393a:	f7ff f83b 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 800393e:	4a9c      	ldr	r2, [pc, #624]	; (8003bb0 <statemachine+0xac8>)
 8003940:	2301      	movs	r3, #1
 8003942:	ca06      	ldmia	r2, {r1, r2}
 8003944:	489c      	ldr	r0, [pc, #624]	; (8003bb8 <statemachine+0xad0>)
 8003946:	f7ff f80f 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 800394a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800394c:	f00f fb52 	bl	8012ff4 <free>
				  					}
				  if(BTN_B>=1){
 8003950:	4b9a      	ldr	r3, [pc, #616]	; (8003bbc <statemachine+0xad4>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	f340 80b9 	ble.w	8003acc <statemachine+0x9e4>
				  					  posstate++;
 800395a:	4b99      	ldr	r3, [pc, #612]	; (8003bc0 <statemachine+0xad8>)
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	3301      	adds	r3, #1
 8003960:	b2da      	uxtb	r2, r3
 8003962:	4b97      	ldr	r3, [pc, #604]	; (8003bc0 <statemachine+0xad8>)
 8003964:	701a      	strb	r2, [r3, #0]
				  					  BTN_B=0;
 8003966:	4b95      	ldr	r3, [pc, #596]	; (8003bbc <statemachine+0xad4>)
 8003968:	2200      	movs	r2, #0
 800396a:	601a      	str	r2, [r3, #0]
				  				  }


				  break;
 800396c:	e0ae      	b.n	8003acc <statemachine+0x9e4>
			  case STATE_ALT:
				  if(myData.fix == 1){
 800396e:	4b95      	ldr	r3, [pc, #596]	; (8003bc4 <statemachine+0xadc>)
 8003970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003972:	2b01      	cmp	r3, #1
 8003974:	d170      	bne.n	8003a58 <statemachine+0x970>
				  				  char * str = (char*)malloc(sizeof(char)*20);//tout le long, on utilisera le meme buffer str pour tous les affichages
 8003976:	2014      	movs	r0, #20
 8003978:	f00f fb34 	bl	8012fe4 <malloc>
 800397c:	4603      	mov	r3, r0
 800397e:	637b      	str	r3, [r7, #52]	; 0x34
				  						ssd1306_SetCursor(32, 32);
 8003980:	2120      	movs	r1, #32
 8003982:	2020      	movs	r0, #32
 8003984:	f7ff f816 	bl	80029b4 <ssd1306_SetCursor>
				  						snprintf(str,15, "altitude:");
 8003988:	4a8f      	ldr	r2, [pc, #572]	; (8003bc8 <statemachine+0xae0>)
 800398a:	210f      	movs	r1, #15
 800398c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800398e:	f011 fa25 	bl	8014ddc <sniprintf>
				  						ssd1306_WriteString(str, Font_6x8, White);
 8003992:	4a87      	ldr	r2, [pc, #540]	; (8003bb0 <statemachine+0xac8>)
 8003994:	2301      	movs	r3, #1
 8003996:	ca06      	ldmia	r2, {r1, r2}
 8003998:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800399a:	f7fe ffe5 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.1f m",myData.altitude);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 800399e:	4b89      	ldr	r3, [pc, #548]	; (8003bc4 <statemachine+0xadc>)
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fc fdd0 	bl	8000548 <__aeabi_f2d>
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	e9cd 2300 	strd	r2, r3, [sp]
 80039b0:	4a86      	ldr	r2, [pc, #536]	; (8003bcc <statemachine+0xae4>)
 80039b2:	210f      	movs	r1, #15
 80039b4:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039b6:	f011 fa11 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 80039ba:	2128      	movs	r1, #40	; 0x28
 80039bc:	2020      	movs	r0, #32
 80039be:	f7fe fff9 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80039c2:	4a7b      	ldr	r2, [pc, #492]	; (8003bb0 <statemachine+0xac8>)
 80039c4:	2301      	movs	r3, #1
 80039c6:	ca06      	ldmia	r2, {r1, r2}
 80039c8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039ca:	f7fe ffcd 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "Pressure:");
 80039ce:	4a80      	ldr	r2, [pc, #512]	; (8003bd0 <statemachine+0xae8>)
 80039d0:	210f      	movs	r1, #15
 80039d2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039d4:	f011 fa02 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 80039d8:	2130      	movs	r1, #48	; 0x30
 80039da:	2020      	movs	r0, #32
 80039dc:	f7fe ffea 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 80039e0:	4a73      	ldr	r2, [pc, #460]	; (8003bb0 <statemachine+0xac8>)
 80039e2:	2301      	movs	r3, #1
 80039e4:	ca06      	ldmia	r2, {r1, r2}
 80039e6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039e8:	f7fe ffbe 	bl	8002968 <ssd1306_WriteString>
				  						snprintf(str,15, "%0.1fhpa",1000*expf((-0.0001148)*(myData.altitude)));
 80039ec:	4b75      	ldr	r3, [pc, #468]	; (8003bc4 <statemachine+0xadc>)
 80039ee:	69db      	ldr	r3, [r3, #28]
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fc fda9 	bl	8000548 <__aeabi_f2d>
 80039f6:	a36c      	add	r3, pc, #432	; (adr r3, 8003ba8 <statemachine+0xac0>)
 80039f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039fc:	f7fc fdfc 	bl	80005f8 <__aeabi_dmul>
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4610      	mov	r0, r2
 8003a06:	4619      	mov	r1, r3
 8003a08:	f7fd f8ee 	bl	8000be8 <__aeabi_d2f>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	ee00 3a10 	vmov	s0, r3
 8003a12:	f014 f891 	bl	8017b38 <expf>
 8003a16:	eef0 7a40 	vmov.f32	s15, s0
 8003a1a:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8003bd4 <statemachine+0xaec>
 8003a1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a22:	ee17 0a90 	vmov	r0, s15
 8003a26:	f7fc fd8f 	bl	8000548 <__aeabi_f2d>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	e9cd 2300 	strd	r2, r3, [sp]
 8003a32:	4a69      	ldr	r2, [pc, #420]	; (8003bd8 <statemachine+0xaf0>)
 8003a34:	210f      	movs	r1, #15
 8003a36:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a38:	f011 f9d0 	bl	8014ddc <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003a3c:	2138      	movs	r1, #56	; 0x38
 8003a3e:	2020      	movs	r0, #32
 8003a40:	f7fe ffb8 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString(str, Font_6x8, White);
 8003a44:	4a5a      	ldr	r2, [pc, #360]	; (8003bb0 <statemachine+0xac8>)
 8003a46:	2301      	movs	r3, #1
 8003a48:	ca06      	ldmia	r2, {r1, r2}
 8003a4a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a4c:	f7fe ff8c 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 8003a50:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003a52:	f00f facf 	bl	8012ff4 <free>
 8003a56:	e01b      	b.n	8003a90 <statemachine+0x9a8>
				  					}
				  				else{ //if the GPS doesn't have a fix, print a message
				  						char *str = (char*)malloc(sizeof(char)*20);
 8003a58:	2014      	movs	r0, #20
 8003a5a:	f00f fac3 	bl	8012fe4 <malloc>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	63bb      	str	r3, [r7, #56]	; 0x38
				  						ssd1306_SetCursor(32, 32);
 8003a62:	2120      	movs	r1, #32
 8003a64:	2020      	movs	r0, #32
 8003a66:	f7fe ffa5 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Pos4", Font_6x8, White);
 8003a6a:	4a51      	ldr	r2, [pc, #324]	; (8003bb0 <statemachine+0xac8>)
 8003a6c:	2301      	movs	r3, #1
 8003a6e:	ca06      	ldmia	r2, {r1, r2}
 8003a70:	485a      	ldr	r0, [pc, #360]	; (8003bdc <statemachine+0xaf4>)
 8003a72:	f7fe ff79 	bl	8002968 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 44);
 8003a76:	212c      	movs	r1, #44	; 0x2c
 8003a78:	2020      	movs	r0, #32
 8003a7a:	f7fe ff9b 	bl	80029b4 <ssd1306_SetCursor>
				  						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 8003a7e:	4a4c      	ldr	r2, [pc, #304]	; (8003bb0 <statemachine+0xac8>)
 8003a80:	2301      	movs	r3, #1
 8003a82:	ca06      	ldmia	r2, {r1, r2}
 8003a84:	484c      	ldr	r0, [pc, #304]	; (8003bb8 <statemachine+0xad0>)
 8003a86:	f7fe ff6f 	bl	8002968 <ssd1306_WriteString>
				  						free(str);
 8003a8a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003a8c:	f00f fab2 	bl	8012ff4 <free>
				  					}
				  if(BTN_B>=1){
 8003a90:	4b4a      	ldr	r3, [pc, #296]	; (8003bbc <statemachine+0xad4>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	dd1b      	ble.n	8003ad0 <statemachine+0x9e8>
				  					posstate--;
 8003a98:	4b49      	ldr	r3, [pc, #292]	; (8003bc0 <statemachine+0xad8>)
 8003a9a:	781b      	ldrb	r3, [r3, #0]
 8003a9c:	3b01      	subs	r3, #1
 8003a9e:	b2da      	uxtb	r2, r3
 8003aa0:	4b47      	ldr	r3, [pc, #284]	; (8003bc0 <statemachine+0xad8>)
 8003aa2:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003aa4:	4b46      	ldr	r3, [pc, #280]	; (8003bc0 <statemachine+0xad8>)
 8003aa6:	781b      	ldrb	r3, [r3, #0]
 8003aa8:	3b01      	subs	r3, #1
 8003aaa:	b2da      	uxtb	r2, r3
 8003aac:	4b44      	ldr	r3, [pc, #272]	; (8003bc0 <statemachine+0xad8>)
 8003aae:	701a      	strb	r2, [r3, #0]
				  					posstate--;
 8003ab0:	4b43      	ldr	r3, [pc, #268]	; (8003bc0 <statemachine+0xad8>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	3b01      	subs	r3, #1
 8003ab6:	b2da      	uxtb	r2, r3
 8003ab8:	4b41      	ldr	r3, [pc, #260]	; (8003bc0 <statemachine+0xad8>)
 8003aba:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003abc:	4b3f      	ldr	r3, [pc, #252]	; (8003bbc <statemachine+0xad4>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
				  				  }
				  break;
 8003ac2:	e005      	b.n	8003ad0 <statemachine+0x9e8>
				  break;
 8003ac4:	bf00      	nop
 8003ac6:	e004      	b.n	8003ad2 <statemachine+0x9ea>
				  break;
 8003ac8:	bf00      	nop
 8003aca:	e002      	b.n	8003ad2 <statemachine+0x9ea>
				  break;
 8003acc:	bf00      	nop
 8003ace:	e000      	b.n	8003ad2 <statemachine+0x9ea>
				  break;
 8003ad0:	bf00      	nop
			  }

					if(BTN_A>=1){
 8003ad2:	4b43      	ldr	r3, [pc, #268]	; (8003be0 <statemachine+0xaf8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	f340 8786 	ble.w	80049e8 <statemachine+0x1900>
							state++;
 8003adc:	4b41      	ldr	r3, [pc, #260]	; (8003be4 <statemachine+0xafc>)
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	4b3f      	ldr	r3, [pc, #252]	; (8003be4 <statemachine+0xafc>)
 8003ae6:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 8003ae8:	4b3d      	ldr	r3, [pc, #244]	; (8003be0 <statemachine+0xaf8>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 8003aee:	4b33      	ldr	r3, [pc, #204]	; (8003bbc <statemachine+0xad4>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]


						}
			  break;
 8003af4:	f000 bf78 	b.w	80049e8 <statemachine+0x1900>

		  case STATE_HEURE:
			  ssd1306_Fill(Black);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f7fe fe19 	bl	8002730 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8003afe:	493a      	ldr	r1, [pc, #232]	; (8003be8 <statemachine+0xb00>)
 8003b00:	4830      	ldr	r0, [pc, #192]	; (8003bc4 <statemachine+0xadc>)
 8003b02:	f7fe fa93 	bl	800202c <nmea_parse>
			  int heure=0;
 8003b06:	2300      	movs	r3, #0
 8003b08:	65fb      	str	r3, [r7, #92]	; 0x5c
			  heure=(myData.lastMeasure[0]&0x0f)*10+(myData.lastMeasure[1]&0x0f);
 8003b0a:	4b2e      	ldr	r3, [pc, #184]	; (8003bc4 <statemachine+0xadc>)
 8003b0c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8003b10:	f003 020f 	and.w	r2, r3, #15
 8003b14:	4613      	mov	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4413      	add	r3, r2
 8003b1a:	005b      	lsls	r3, r3, #1
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4b29      	ldr	r3, [pc, #164]	; (8003bc4 <statemachine+0xadc>)
 8003b20:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003b24:	f003 030f 	and.w	r3, r3, #15
 8003b28:	4413      	add	r3, r2
 8003b2a:	65fb      	str	r3, [r7, #92]	; 0x5c
			  if((heure+2)>=24){
 8003b2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b2e:	2b15      	cmp	r3, #21
 8003b30:	dd03      	ble.n	8003b3a <statemachine+0xa52>
				  heure=heure-22;
 8003b32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b34:	3b16      	subs	r3, #22
 8003b36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003b38:	e002      	b.n	8003b40 <statemachine+0xa58>
			  }
			  else{
				  heure=heure+2;
 8003b3a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b3c:	3302      	adds	r3, #2
 8003b3e:	65fb      	str	r3, [r7, #92]	; 0x5c
			  }

			  if(myData.fix == 1){
 8003b40:	4b20      	ldr	r3, [pc, #128]	; (8003bc4 <statemachine+0xadc>)
 8003b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	f040 82e3 	bne.w	8004110 <statemachine+0x1028>

				  switch(hrstate){
 8003b4a:	4b28      	ldr	r3, [pc, #160]	; (8003bec <statemachine+0xb04>)
 8003b4c:	781b      	ldrb	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d003      	beq.n	8003b5a <statemachine+0xa72>
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	f000 808f 	beq.w	8003c76 <statemachine+0xb8e>
 8003b58:	e2f0      	b.n	800413c <statemachine+0x1054>
				  case STATE_DIGIT:
					  char * str = (char*)malloc(sizeof(char)*20);
 8003b5a:	2014      	movs	r0, #20
 8003b5c:	f00f fa42 	bl	8012fe4 <malloc>
 8003b60:	4603      	mov	r3, r0
 8003b62:	63fb      	str	r3, [r7, #60]	; 0x3c
					  ssd1306_SetCursor(32, 32);
 8003b64:	2120      	movs	r1, #32
 8003b66:	2020      	movs	r0, #32
 8003b68:	f7fe ff24 	bl	80029b4 <ssd1306_SetCursor>
					  ssd1306_WriteString("hr GMT+2:", Font_6x8, White);
 8003b6c:	4a10      	ldr	r2, [pc, #64]	; (8003bb0 <statemachine+0xac8>)
 8003b6e:	2301      	movs	r3, #1
 8003b70:	ca06      	ldmia	r2, {r1, r2}
 8003b72:	481f      	ldr	r0, [pc, #124]	; (8003bf0 <statemachine+0xb08>)
 8003b74:	f7fe fef8 	bl	8002968 <ssd1306_WriteString>
					 ssd1306_SetCursor(34, 42);
 8003b78:	212a      	movs	r1, #42	; 0x2a
 8003b7a:	2022      	movs	r0, #34	; 0x22
 8003b7c:	f7fe ff1a 	bl	80029b4 <ssd1306_SetCursor>
					 if(heure>=10){
 8003b80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b82:	2b09      	cmp	r3, #9
 8003b84:	dd38      	ble.n	8003bf8 <statemachine+0xb10>
					snprintf(str,15, "%d:%c%c",heure,myData.lastMeasure[2],myData.lastMeasure[3]);
 8003b86:	4b0f      	ldr	r3, [pc, #60]	; (8003bc4 <statemachine+0xadc>)
 8003b88:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	4b0d      	ldr	r3, [pc, #52]	; (8003bc4 <statemachine+0xadc>)
 8003b90:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	9200      	str	r2, [sp, #0]
 8003b98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b9a:	4a16      	ldr	r2, [pc, #88]	; (8003bf4 <statemachine+0xb0c>)
 8003b9c:	210f      	movs	r1, #15
 8003b9e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003ba0:	f011 f91c 	bl	8014ddc <sniprintf>
 8003ba4:	e037      	b.n	8003c16 <statemachine+0xb2e>
 8003ba6:	bf00      	nop
 8003ba8:	fb798882 	.word	0xfb798882
 8003bac:	bf1e1818 	.word	0xbf1e1818
 8003bb0:	20000008 	.word	0x20000008
 8003bb4:	08018e94 	.word	0x08018e94
 8003bb8:	08018e24 	.word	0x08018e24
 8003bbc:	200006f4 	.word	0x200006f4
 8003bc0:	200006fb 	.word	0x200006fb
 8003bc4:	200006b0 	.word	0x200006b0
 8003bc8:	08018e9c 	.word	0x08018e9c
 8003bcc:	08018ea8 	.word	0x08018ea8
 8003bd0:	08018eb0 	.word	0x08018eb0
 8003bd4:	447a0000 	.word	0x447a0000
 8003bd8:	08018ebc 	.word	0x08018ebc
 8003bdc:	08018ec8 	.word	0x08018ec8
 8003be0:	200006f0 	.word	0x200006f0
 8003be4:	200006f8 	.word	0x200006f8
 8003be8:	200004ac 	.word	0x200004ac
 8003bec:	200006f9 	.word	0x200006f9
 8003bf0:	08018ed0 	.word	0x08018ed0
 8003bf4:	08018edc 	.word	0x08018edc
					}
					else{
					 	snprintf(str,15, "0%d:%c%c",heure,myData.lastMeasure[2],myData.lastMeasure[3]);
 8003bf8:	4bb5      	ldr	r3, [pc, #724]	; (8003ed0 <statemachine+0xde8>)
 8003bfa:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003bfe:	461a      	mov	r2, r3
 8003c00:	4bb3      	ldr	r3, [pc, #716]	; (8003ed0 <statemachine+0xde8>)
 8003c02:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003c06:	9301      	str	r3, [sp, #4]
 8003c08:	9200      	str	r2, [sp, #0]
 8003c0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c0c:	4ab1      	ldr	r2, [pc, #708]	; (8003ed4 <statemachine+0xdec>)
 8003c0e:	210f      	movs	r1, #15
 8003c10:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c12:	f011 f8e3 	bl	8014ddc <sniprintf>
					}
					ssd1306_WriteString(str, Font_7x10, White);
 8003c16:	4ab0      	ldr	r2, [pc, #704]	; (8003ed8 <statemachine+0xdf0>)
 8003c18:	2301      	movs	r3, #1
 8003c1a:	ca06      	ldmia	r2, {r1, r2}
 8003c1c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c1e:	f7fe fea3 	bl	8002968 <ssd1306_WriteString>
					ssd1306_SetCursor(34, 52);
 8003c22:	2134      	movs	r1, #52	; 0x34
 8003c24:	2022      	movs	r0, #34	; 0x22
 8003c26:	f7fe fec5 	bl	80029b4 <ssd1306_SetCursor>
					snprintf(str,15, "%c%c sec",myData.lastMeasure[4],myData.lastMeasure[5]);
 8003c2a:	4ba9      	ldr	r3, [pc, #676]	; (8003ed0 <statemachine+0xde8>)
 8003c2c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003c30:	461a      	mov	r2, r3
 8003c32:	4ba7      	ldr	r3, [pc, #668]	; (8003ed0 <statemachine+0xde8>)
 8003c34:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	4aa7      	ldr	r2, [pc, #668]	; (8003edc <statemachine+0xdf4>)
 8003c3e:	210f      	movs	r1, #15
 8003c40:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c42:	f011 f8cb 	bl	8014ddc <sniprintf>
					ssd1306_WriteString(str, Font_6x8, White);
 8003c46:	4aa6      	ldr	r2, [pc, #664]	; (8003ee0 <statemachine+0xdf8>)
 8003c48:	2301      	movs	r3, #1
 8003c4a:	ca06      	ldmia	r2, {r1, r2}
 8003c4c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c4e:	f7fe fe8b 	bl	8002968 <ssd1306_WriteString>
					free(str);
 8003c52:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003c54:	f00f f9ce 	bl	8012ff4 <free>
					if(BTN_B>=1){
 8003c58:	4ba2      	ldr	r3, [pc, #648]	; (8003ee4 <statemachine+0xdfc>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f340 826a 	ble.w	8004136 <statemachine+0x104e>
												hrstate++;
 8003c62:	4ba1      	ldr	r3, [pc, #644]	; (8003ee8 <statemachine+0xe00>)
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	3301      	adds	r3, #1
 8003c68:	b2da      	uxtb	r2, r3
 8003c6a:	4b9f      	ldr	r3, [pc, #636]	; (8003ee8 <statemachine+0xe00>)
 8003c6c:	701a      	strb	r2, [r3, #0]
												BTN_B=0;
 8003c6e:	4b9d      	ldr	r3, [pc, #628]	; (8003ee4 <statemachine+0xdfc>)
 8003c70:	2200      	movs	r2, #0
 8003c72:	601a      	str	r2, [r3, #0]
											}




					  break;
 8003c74:	e25f      	b.n	8004136 <statemachine+0x104e>
				  case STATE_OLD:
					  if(heure>12){
 8003c76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c78:	2b0c      	cmp	r3, #12
 8003c7a:	dd02      	ble.n	8003c82 <statemachine+0xb9a>
						  heure=heure-12;
 8003c7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c7e:	3b0c      	subs	r3, #12
 8003c80:	65fb      	str	r3, [r7, #92]	; 0x5c
					  }
					  int minute=0;
 8003c82:	2300      	movs	r3, #0
 8003c84:	643b      	str	r3, [r7, #64]	; 0x40
					  minute=(myData.lastMeasure[2]&0x0f)*10+(myData.lastMeasure[3]&0x0f);
 8003c86:	4b92      	ldr	r3, [pc, #584]	; (8003ed0 <statemachine+0xde8>)
 8003c88:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8003c8c:	f003 020f 	and.w	r2, r3, #15
 8003c90:	4613      	mov	r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	4413      	add	r3, r2
 8003c96:	005b      	lsls	r3, r3, #1
 8003c98:	461a      	mov	r2, r3
 8003c9a:	4b8d      	ldr	r3, [pc, #564]	; (8003ed0 <statemachine+0xde8>)
 8003c9c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003ca0:	f003 030f 	and.w	r3, r3, #15
 8003ca4:	4413      	add	r3, r2
 8003ca6:	643b      	str	r3, [r7, #64]	; 0x40
					  ssd1306_DrawCircle(64, 48, 12, White);
 8003ca8:	2301      	movs	r3, #1
 8003caa:	220c      	movs	r2, #12
 8003cac:	2130      	movs	r1, #48	; 0x30
 8003cae:	2040      	movs	r0, #64	; 0x40
 8003cb0:	f7fe ff04 	bl	8002abc <ssd1306_DrawCircle>
					  ssd1306_Line(64,48,64+floor(6*cos((3-heure)*M_PI/6)),48-floor(6*sin((3-heure)*M_PI/6)),White);
 8003cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003cb6:	f1c3 0303 	rsb	r3, r3, #3
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7fc fc32 	bl	8000524 <__aeabi_i2d>
 8003cc0:	a381      	add	r3, pc, #516	; (adr r3, 8003ec8 <statemachine+0xde0>)
 8003cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc6:	f7fc fc97 	bl	80005f8 <__aeabi_dmul>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	460b      	mov	r3, r1
 8003cce:	4610      	mov	r0, r2
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	4b85      	ldr	r3, [pc, #532]	; (8003eec <statemachine+0xe04>)
 8003cd8:	f7fc fdb8 	bl	800084c <__aeabi_ddiv>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	460b      	mov	r3, r1
 8003ce0:	ec43 2b17 	vmov	d7, r2, r3
 8003ce4:	eeb0 0a47 	vmov.f32	s0, s14
 8003ce8:	eef0 0a67 	vmov.f32	s1, s15
 8003cec:	f013 fe78 	bl	80179e0 <cos>
 8003cf0:	ec51 0b10 	vmov	r0, r1, d0
 8003cf4:	f04f 0200 	mov.w	r2, #0
 8003cf8:	4b7c      	ldr	r3, [pc, #496]	; (8003eec <statemachine+0xe04>)
 8003cfa:	f7fc fc7d 	bl	80005f8 <__aeabi_dmul>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	460b      	mov	r3, r1
 8003d02:	ec43 2b17 	vmov	d7, r2, r3
 8003d06:	eeb0 0a47 	vmov.f32	s0, s14
 8003d0a:	eef0 0a67 	vmov.f32	s1, s15
 8003d0e:	f013 ff57 	bl	8017bc0 <floor>
 8003d12:	ec51 0b10 	vmov	r0, r1, d0
 8003d16:	f04f 0200 	mov.w	r2, #0
 8003d1a:	4b75      	ldr	r3, [pc, #468]	; (8003ef0 <statemachine+0xe08>)
 8003d1c:	f7fc fab6 	bl	800028c <__adddf3>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4610      	mov	r0, r2
 8003d26:	4619      	mov	r1, r3
 8003d28:	f7fc ff3e 	bl	8000ba8 <__aeabi_d2uiz>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	b2dc      	uxtb	r4, r3
 8003d30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d32:	f1c3 0303 	rsb	r3, r3, #3
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fc fbf4 	bl	8000524 <__aeabi_i2d>
 8003d3c:	a362      	add	r3, pc, #392	; (adr r3, 8003ec8 <statemachine+0xde0>)
 8003d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d42:	f7fc fc59 	bl	80005f8 <__aeabi_dmul>
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	4619      	mov	r1, r3
 8003d4e:	f04f 0200 	mov.w	r2, #0
 8003d52:	4b66      	ldr	r3, [pc, #408]	; (8003eec <statemachine+0xe04>)
 8003d54:	f7fc fd7a 	bl	800084c <__aeabi_ddiv>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	ec43 2b17 	vmov	d7, r2, r3
 8003d60:	eeb0 0a47 	vmov.f32	s0, s14
 8003d64:	eef0 0a67 	vmov.f32	s1, s15
 8003d68:	f013 fe8e 	bl	8017a88 <sin>
 8003d6c:	ec51 0b10 	vmov	r0, r1, d0
 8003d70:	f04f 0200 	mov.w	r2, #0
 8003d74:	4b5d      	ldr	r3, [pc, #372]	; (8003eec <statemachine+0xe04>)
 8003d76:	f7fc fc3f 	bl	80005f8 <__aeabi_dmul>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	ec43 2b17 	vmov	d7, r2, r3
 8003d82:	eeb0 0a47 	vmov.f32	s0, s14
 8003d86:	eef0 0a67 	vmov.f32	s1, s15
 8003d8a:	f013 ff19 	bl	8017bc0 <floor>
 8003d8e:	ec53 2b10 	vmov	r2, r3, d0
 8003d92:	f04f 0000 	mov.w	r0, #0
 8003d96:	4957      	ldr	r1, [pc, #348]	; (8003ef4 <statemachine+0xe0c>)
 8003d98:	f7fc fa76 	bl	8000288 <__aeabi_dsub>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4610      	mov	r0, r2
 8003da2:	4619      	mov	r1, r3
 8003da4:	f7fc ff00 	bl	8000ba8 <__aeabi_d2uiz>
 8003da8:	4603      	mov	r3, r0
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2201      	movs	r2, #1
 8003dae:	9200      	str	r2, [sp, #0]
 8003db0:	4622      	mov	r2, r4
 8003db2:	2130      	movs	r1, #48	; 0x30
 8003db4:	2040      	movs	r0, #64	; 0x40
 8003db6:	f7fe fe15 	bl	80029e4 <ssd1306_Line>
					  ssd1306_Line(64,48,64+floor(12*cos((15-minute)*M_PI/30)),48-floor(12*sin((15-minute)*M_PI/30)),White);
 8003dba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dbc:	f1c3 030f 	rsb	r3, r3, #15
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7fc fbaf 	bl	8000524 <__aeabi_i2d>
 8003dc6:	a340      	add	r3, pc, #256	; (adr r3, 8003ec8 <statemachine+0xde0>)
 8003dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dcc:	f7fc fc14 	bl	80005f8 <__aeabi_dmul>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	4610      	mov	r0, r2
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	4b46      	ldr	r3, [pc, #280]	; (8003ef8 <statemachine+0xe10>)
 8003dde:	f7fc fd35 	bl	800084c <__aeabi_ddiv>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	ec43 2b17 	vmov	d7, r2, r3
 8003dea:	eeb0 0a47 	vmov.f32	s0, s14
 8003dee:	eef0 0a67 	vmov.f32	s1, s15
 8003df2:	f013 fdf5 	bl	80179e0 <cos>
 8003df6:	ec51 0b10 	vmov	r0, r1, d0
 8003dfa:	f04f 0200 	mov.w	r2, #0
 8003dfe:	4b3f      	ldr	r3, [pc, #252]	; (8003efc <statemachine+0xe14>)
 8003e00:	f7fc fbfa 	bl	80005f8 <__aeabi_dmul>
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	ec43 2b17 	vmov	d7, r2, r3
 8003e0c:	eeb0 0a47 	vmov.f32	s0, s14
 8003e10:	eef0 0a67 	vmov.f32	s1, s15
 8003e14:	f013 fed4 	bl	8017bc0 <floor>
 8003e18:	ec51 0b10 	vmov	r0, r1, d0
 8003e1c:	f04f 0200 	mov.w	r2, #0
 8003e20:	4b33      	ldr	r3, [pc, #204]	; (8003ef0 <statemachine+0xe08>)
 8003e22:	f7fc fa33 	bl	800028c <__adddf3>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	f7fc febb 	bl	8000ba8 <__aeabi_d2uiz>
 8003e32:	4603      	mov	r3, r0
 8003e34:	b2dc      	uxtb	r4, r3
 8003e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e38:	f1c3 030f 	rsb	r3, r3, #15
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7fc fb71 	bl	8000524 <__aeabi_i2d>
 8003e42:	a321      	add	r3, pc, #132	; (adr r3, 8003ec8 <statemachine+0xde0>)
 8003e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e48:	f7fc fbd6 	bl	80005f8 <__aeabi_dmul>
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4610      	mov	r0, r2
 8003e52:	4619      	mov	r1, r3
 8003e54:	f04f 0200 	mov.w	r2, #0
 8003e58:	4b27      	ldr	r3, [pc, #156]	; (8003ef8 <statemachine+0xe10>)
 8003e5a:	f7fc fcf7 	bl	800084c <__aeabi_ddiv>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	460b      	mov	r3, r1
 8003e62:	ec43 2b17 	vmov	d7, r2, r3
 8003e66:	eeb0 0a47 	vmov.f32	s0, s14
 8003e6a:	eef0 0a67 	vmov.f32	s1, s15
 8003e6e:	f013 fe0b 	bl	8017a88 <sin>
 8003e72:	ec51 0b10 	vmov	r0, r1, d0
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	4b20      	ldr	r3, [pc, #128]	; (8003efc <statemachine+0xe14>)
 8003e7c:	f7fc fbbc 	bl	80005f8 <__aeabi_dmul>
 8003e80:	4602      	mov	r2, r0
 8003e82:	460b      	mov	r3, r1
 8003e84:	ec43 2b17 	vmov	d7, r2, r3
 8003e88:	eeb0 0a47 	vmov.f32	s0, s14
 8003e8c:	eef0 0a67 	vmov.f32	s1, s15
 8003e90:	f013 fe96 	bl	8017bc0 <floor>
 8003e94:	ec53 2b10 	vmov	r2, r3, d0
 8003e98:	f04f 0000 	mov.w	r0, #0
 8003e9c:	4915      	ldr	r1, [pc, #84]	; (8003ef4 <statemachine+0xe0c>)
 8003e9e:	f7fc f9f3 	bl	8000288 <__aeabi_dsub>
 8003ea2:	4602      	mov	r2, r0
 8003ea4:	460b      	mov	r3, r1
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	f7fc fe7d 	bl	8000ba8 <__aeabi_d2uiz>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	9200      	str	r2, [sp, #0]
 8003eb6:	4622      	mov	r2, r4
 8003eb8:	2130      	movs	r1, #48	; 0x30
 8003eba:	2040      	movs	r0, #64	; 0x40
 8003ebc:	f7fe fd92 	bl	80029e4 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ec4:	e112      	b.n	80040ec <statemachine+0x1004>
 8003ec6:	bf00      	nop
 8003ec8:	54442d18 	.word	0x54442d18
 8003ecc:	400921fb 	.word	0x400921fb
 8003ed0:	200006b0 	.word	0x200006b0
 8003ed4:	08018ee4 	.word	0x08018ee4
 8003ed8:	20000010 	.word	0x20000010
 8003edc:	08018ef0 	.word	0x08018ef0
 8003ee0:	20000008 	.word	0x20000008
 8003ee4:	200006f4 	.word	0x200006f4
 8003ee8:	200006f9 	.word	0x200006f9
 8003eec:	40180000 	.word	0x40180000
 8003ef0:	40500000 	.word	0x40500000
 8003ef4:	40480000 	.word	0x40480000
 8003ef8:	403e0000 	.word	0x403e0000
 8003efc:	40280000 	.word	0x40280000
						  ssd1306_Line(64+floor(10*cos((i)*M_PI/6)),48+floor(10*sin((i)*M_PI/6)),64+floor(12*cos((i)*M_PI/6)),48+floor(12*sin((i)*M_PI/6)),White);
 8003f00:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003f02:	f7fc fb0f 	bl	8000524 <__aeabi_i2d>
 8003f06:	a3c6      	add	r3, pc, #792	; (adr r3, 8004220 <statemachine+0x1138>)
 8003f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f0c:	f7fc fb74 	bl	80005f8 <__aeabi_dmul>
 8003f10:	4602      	mov	r2, r0
 8003f12:	460b      	mov	r3, r1
 8003f14:	4610      	mov	r0, r2
 8003f16:	4619      	mov	r1, r3
 8003f18:	f04f 0200 	mov.w	r2, #0
 8003f1c:	4bc2      	ldr	r3, [pc, #776]	; (8004228 <statemachine+0x1140>)
 8003f1e:	f7fc fc95 	bl	800084c <__aeabi_ddiv>
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	ec43 2b17 	vmov	d7, r2, r3
 8003f2a:	eeb0 0a47 	vmov.f32	s0, s14
 8003f2e:	eef0 0a67 	vmov.f32	s1, s15
 8003f32:	f013 fd55 	bl	80179e0 <cos>
 8003f36:	ec51 0b10 	vmov	r0, r1, d0
 8003f3a:	f04f 0200 	mov.w	r2, #0
 8003f3e:	4bbb      	ldr	r3, [pc, #748]	; (800422c <statemachine+0x1144>)
 8003f40:	f7fc fb5a 	bl	80005f8 <__aeabi_dmul>
 8003f44:	4602      	mov	r2, r0
 8003f46:	460b      	mov	r3, r1
 8003f48:	ec43 2b17 	vmov	d7, r2, r3
 8003f4c:	eeb0 0a47 	vmov.f32	s0, s14
 8003f50:	eef0 0a67 	vmov.f32	s1, s15
 8003f54:	f013 fe34 	bl	8017bc0 <floor>
 8003f58:	ec51 0b10 	vmov	r0, r1, d0
 8003f5c:	f04f 0200 	mov.w	r2, #0
 8003f60:	4bb3      	ldr	r3, [pc, #716]	; (8004230 <statemachine+0x1148>)
 8003f62:	f7fc f993 	bl	800028c <__adddf3>
 8003f66:	4602      	mov	r2, r0
 8003f68:	460b      	mov	r3, r1
 8003f6a:	4610      	mov	r0, r2
 8003f6c:	4619      	mov	r1, r3
 8003f6e:	f7fc fe1b 	bl	8000ba8 <__aeabi_d2uiz>
 8003f72:	4603      	mov	r3, r0
 8003f74:	b2dc      	uxtb	r4, r3
 8003f76:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003f78:	f7fc fad4 	bl	8000524 <__aeabi_i2d>
 8003f7c:	a3a8      	add	r3, pc, #672	; (adr r3, 8004220 <statemachine+0x1138>)
 8003f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f82:	f7fc fb39 	bl	80005f8 <__aeabi_dmul>
 8003f86:	4602      	mov	r2, r0
 8003f88:	460b      	mov	r3, r1
 8003f8a:	4610      	mov	r0, r2
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	f04f 0200 	mov.w	r2, #0
 8003f92:	4ba5      	ldr	r3, [pc, #660]	; (8004228 <statemachine+0x1140>)
 8003f94:	f7fc fc5a 	bl	800084c <__aeabi_ddiv>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	ec43 2b17 	vmov	d7, r2, r3
 8003fa0:	eeb0 0a47 	vmov.f32	s0, s14
 8003fa4:	eef0 0a67 	vmov.f32	s1, s15
 8003fa8:	f013 fd6e 	bl	8017a88 <sin>
 8003fac:	ec51 0b10 	vmov	r0, r1, d0
 8003fb0:	f04f 0200 	mov.w	r2, #0
 8003fb4:	4b9d      	ldr	r3, [pc, #628]	; (800422c <statemachine+0x1144>)
 8003fb6:	f7fc fb1f 	bl	80005f8 <__aeabi_dmul>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	ec43 2b17 	vmov	d7, r2, r3
 8003fc2:	eeb0 0a47 	vmov.f32	s0, s14
 8003fc6:	eef0 0a67 	vmov.f32	s1, s15
 8003fca:	f013 fdf9 	bl	8017bc0 <floor>
 8003fce:	ec51 0b10 	vmov	r0, r1, d0
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	4b97      	ldr	r3, [pc, #604]	; (8004234 <statemachine+0x114c>)
 8003fd8:	f7fc f958 	bl	800028c <__adddf3>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4610      	mov	r0, r2
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	f7fc fde0 	bl	8000ba8 <__aeabi_d2uiz>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	b2dd      	uxtb	r5, r3
 8003fec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8003fee:	f7fc fa99 	bl	8000524 <__aeabi_i2d>
 8003ff2:	a38b      	add	r3, pc, #556	; (adr r3, 8004220 <statemachine+0x1138>)
 8003ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff8:	f7fc fafe 	bl	80005f8 <__aeabi_dmul>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	460b      	mov	r3, r1
 8004000:	4610      	mov	r0, r2
 8004002:	4619      	mov	r1, r3
 8004004:	f04f 0200 	mov.w	r2, #0
 8004008:	4b87      	ldr	r3, [pc, #540]	; (8004228 <statemachine+0x1140>)
 800400a:	f7fc fc1f 	bl	800084c <__aeabi_ddiv>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	ec43 2b17 	vmov	d7, r2, r3
 8004016:	eeb0 0a47 	vmov.f32	s0, s14
 800401a:	eef0 0a67 	vmov.f32	s1, s15
 800401e:	f013 fcdf 	bl	80179e0 <cos>
 8004022:	ec51 0b10 	vmov	r0, r1, d0
 8004026:	f04f 0200 	mov.w	r2, #0
 800402a:	4b83      	ldr	r3, [pc, #524]	; (8004238 <statemachine+0x1150>)
 800402c:	f7fc fae4 	bl	80005f8 <__aeabi_dmul>
 8004030:	4602      	mov	r2, r0
 8004032:	460b      	mov	r3, r1
 8004034:	ec43 2b17 	vmov	d7, r2, r3
 8004038:	eeb0 0a47 	vmov.f32	s0, s14
 800403c:	eef0 0a67 	vmov.f32	s1, s15
 8004040:	f013 fdbe 	bl	8017bc0 <floor>
 8004044:	ec51 0b10 	vmov	r0, r1, d0
 8004048:	f04f 0200 	mov.w	r2, #0
 800404c:	4b78      	ldr	r3, [pc, #480]	; (8004230 <statemachine+0x1148>)
 800404e:	f7fc f91d 	bl	800028c <__adddf3>
 8004052:	4602      	mov	r2, r0
 8004054:	460b      	mov	r3, r1
 8004056:	4610      	mov	r0, r2
 8004058:	4619      	mov	r1, r3
 800405a:	f7fc fda5 	bl	8000ba8 <__aeabi_d2uiz>
 800405e:	4603      	mov	r3, r0
 8004060:	b2de      	uxtb	r6, r3
 8004062:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004064:	f7fc fa5e 	bl	8000524 <__aeabi_i2d>
 8004068:	a36d      	add	r3, pc, #436	; (adr r3, 8004220 <statemachine+0x1138>)
 800406a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406e:	f7fc fac3 	bl	80005f8 <__aeabi_dmul>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4610      	mov	r0, r2
 8004078:	4619      	mov	r1, r3
 800407a:	f04f 0200 	mov.w	r2, #0
 800407e:	4b6a      	ldr	r3, [pc, #424]	; (8004228 <statemachine+0x1140>)
 8004080:	f7fc fbe4 	bl	800084c <__aeabi_ddiv>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	ec43 2b17 	vmov	d7, r2, r3
 800408c:	eeb0 0a47 	vmov.f32	s0, s14
 8004090:	eef0 0a67 	vmov.f32	s1, s15
 8004094:	f013 fcf8 	bl	8017a88 <sin>
 8004098:	ec51 0b10 	vmov	r0, r1, d0
 800409c:	f04f 0200 	mov.w	r2, #0
 80040a0:	4b65      	ldr	r3, [pc, #404]	; (8004238 <statemachine+0x1150>)
 80040a2:	f7fc faa9 	bl	80005f8 <__aeabi_dmul>
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
 80040aa:	ec43 2b17 	vmov	d7, r2, r3
 80040ae:	eeb0 0a47 	vmov.f32	s0, s14
 80040b2:	eef0 0a67 	vmov.f32	s1, s15
 80040b6:	f013 fd83 	bl	8017bc0 <floor>
 80040ba:	ec51 0b10 	vmov	r0, r1, d0
 80040be:	f04f 0200 	mov.w	r2, #0
 80040c2:	4b5c      	ldr	r3, [pc, #368]	; (8004234 <statemachine+0x114c>)
 80040c4:	f7fc f8e2 	bl	800028c <__adddf3>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	4610      	mov	r0, r2
 80040ce:	4619      	mov	r1, r3
 80040d0:	f7fc fd6a 	bl	8000ba8 <__aeabi_d2uiz>
 80040d4:	4603      	mov	r3, r0
 80040d6:	b2db      	uxtb	r3, r3
 80040d8:	2201      	movs	r2, #1
 80040da:	9200      	str	r2, [sp, #0]
 80040dc:	4632      	mov	r2, r6
 80040de:	4629      	mov	r1, r5
 80040e0:	4620      	mov	r0, r4
 80040e2:	f7fe fc7f 	bl	80029e4 <ssd1306_Line>
					  for(int i=0;i<=12;i++){
 80040e6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040e8:	3301      	adds	r3, #1
 80040ea:	65bb      	str	r3, [r7, #88]	; 0x58
 80040ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80040ee:	2b0c      	cmp	r3, #12
 80040f0:	f77f af06 	ble.w	8003f00 <statemachine+0xe18>
					  }
					  if(BTN_B>=1){
 80040f4:	4b51      	ldr	r3, [pc, #324]	; (800423c <statemachine+0x1154>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	dd1e      	ble.n	800413a <statemachine+0x1052>
					  	hrstate--;
 80040fc:	4b50      	ldr	r3, [pc, #320]	; (8004240 <statemachine+0x1158>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	3b01      	subs	r3, #1
 8004102:	b2da      	uxtb	r2, r3
 8004104:	4b4e      	ldr	r3, [pc, #312]	; (8004240 <statemachine+0x1158>)
 8004106:	701a      	strb	r2, [r3, #0]
					  	BTN_B=0;
 8004108:	4b4c      	ldr	r3, [pc, #304]	; (800423c <statemachine+0x1154>)
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
					  }


					  break;
 800410e:	e014      	b.n	800413a <statemachine+0x1052>

				  }

			  			 					}
			  			 	else{ //if the GPS doesn't have a fix, print a message
			  			 						char *str = (char*)malloc(sizeof(char)*20);
 8004110:	2014      	movs	r0, #20
 8004112:	f00e ff67 	bl	8012fe4 <malloc>
 8004116:	4603      	mov	r3, r0
 8004118:	647b      	str	r3, [r7, #68]	; 0x44
			  			 						ssd1306_SetCursor(32, 44);
 800411a:	212c      	movs	r1, #44	; 0x2c
 800411c:	2020      	movs	r0, #32
 800411e:	f7fe fc49 	bl	80029b4 <ssd1306_SetCursor>
			  			 						ssd1306_WriteString("Wait GPS", Font_6x8, White);
 8004122:	4a48      	ldr	r2, [pc, #288]	; (8004244 <statemachine+0x115c>)
 8004124:	2301      	movs	r3, #1
 8004126:	ca06      	ldmia	r2, {r1, r2}
 8004128:	4847      	ldr	r0, [pc, #284]	; (8004248 <statemachine+0x1160>)
 800412a:	f7fe fc1d 	bl	8002968 <ssd1306_WriteString>
			  			 						free(str);
 800412e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8004130:	f00e ff60 	bl	8012ff4 <free>
 8004134:	e002      	b.n	800413c <statemachine+0x1054>
					  break;
 8004136:	bf00      	nop
 8004138:	e000      	b.n	800413c <statemachine+0x1054>
					  break;
 800413a:	bf00      	nop
			  			 	}
				  if(BTN_A>=1){
 800413c:	4b43      	ldr	r3, [pc, #268]	; (800424c <statemachine+0x1164>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b00      	cmp	r3, #0
 8004142:	f340 8453 	ble.w	80049ec <statemachine+0x1904>
			  		state++;
 8004146:	4b42      	ldr	r3, [pc, #264]	; (8004250 <statemachine+0x1168>)
 8004148:	781b      	ldrb	r3, [r3, #0]
 800414a:	3301      	adds	r3, #1
 800414c:	b2da      	uxtb	r2, r3
 800414e:	4b40      	ldr	r3, [pc, #256]	; (8004250 <statemachine+0x1168>)
 8004150:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 8004152:	4b3e      	ldr	r3, [pc, #248]	; (800424c <statemachine+0x1164>)
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 8004158:	4b38      	ldr	r3, [pc, #224]	; (800423c <statemachine+0x1154>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]
			  		}
			  break;
 800415e:	f000 bc45 	b.w	80049ec <statemachine+0x1904>
		  case STATE_INFO:
			  ssd1306_Fill(Black);
 8004162:	2000      	movs	r0, #0
 8004164:	f7fe fae4 	bl	8002730 <ssd1306_Fill>
			  nmea_parse(&myData, DataBuffer);
 8004168:	493a      	ldr	r1, [pc, #232]	; (8004254 <statemachine+0x116c>)
 800416a:	483b      	ldr	r0, [pc, #236]	; (8004258 <statemachine+0x1170>)
 800416c:	f7fd ff5e 	bl	800202c <nmea_parse>
			  if(myData.fix == 1){ //if the GPS has a fix, print the data
 8004170:	4b39      	ldr	r3, [pc, #228]	; (8004258 <statemachine+0x1170>)
 8004172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004174:	2b01      	cmp	r3, #1
 8004176:	d17b      	bne.n	8004270 <statemachine+0x1188>
			 			 						char * str = (char*)malloc(sizeof(char)*20);
 8004178:	2014      	movs	r0, #20
 800417a:	f00e ff33 	bl	8012fe4 <malloc>
 800417e:	4603      	mov	r3, r0
 8004180:	64bb      	str	r3, [r7, #72]	; 0x48
			 			 						snprintf(str,15, "hdop=%.1f",myData.hdop);//sert a	connaitre la qualitée du fix si proche de 1 voir inférieur alors le fix est tres bon
 8004182:	4b35      	ldr	r3, [pc, #212]	; (8004258 <statemachine+0x1170>)
 8004184:	6a1b      	ldr	r3, [r3, #32]
 8004186:	4618      	mov	r0, r3
 8004188:	f7fc f9de 	bl	8000548 <__aeabi_f2d>
 800418c:	4602      	mov	r2, r0
 800418e:	460b      	mov	r3, r1
 8004190:	e9cd 2300 	strd	r2, r3, [sp]
 8004194:	4a31      	ldr	r2, [pc, #196]	; (800425c <statemachine+0x1174>)
 8004196:	210f      	movs	r1, #15
 8004198:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800419a:	f010 fe1f 	bl	8014ddc <sniprintf>
			 			 						ssd1306_SetCursor(32, 32);
 800419e:	2120      	movs	r1, #32
 80041a0:	2020      	movs	r0, #32
 80041a2:	f7fe fc07 	bl	80029b4 <ssd1306_SetCursor>
			 			 						ssd1306_WriteString(str, Font_6x8, White);
 80041a6:	4a27      	ldr	r2, [pc, #156]	; (8004244 <statemachine+0x115c>)
 80041a8:	2301      	movs	r3, #1
 80041aa:	ca06      	ldmia	r2, {r1, r2}
 80041ac:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80041ae:	f7fe fbdb 	bl	8002968 <ssd1306_WriteString>
			 			 						snprintf(str,20, "v=%0.2fV",vbat);
 80041b2:	4b2b      	ldr	r3, [pc, #172]	; (8004260 <statemachine+0x1178>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fc f9c6 	bl	8000548 <__aeabi_f2d>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	e9cd 2300 	strd	r2, r3, [sp]
 80041c4:	4a27      	ldr	r2, [pc, #156]	; (8004264 <statemachine+0x117c>)
 80041c6:	2114      	movs	r1, #20
 80041c8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80041ca:	f010 fe07 	bl	8014ddc <sniprintf>
			 			 						ssd1306_SetCursor(32, 42);
 80041ce:	212a      	movs	r1, #42	; 0x2a
 80041d0:	2020      	movs	r0, #32
 80041d2:	f7fe fbef 	bl	80029b4 <ssd1306_SetCursor>
			 			 						ssd1306_WriteString(str, Font_6x8, White);
 80041d6:	4a1b      	ldr	r2, [pc, #108]	; (8004244 <statemachine+0x115c>)
 80041d8:	2301      	movs	r3, #1
 80041da:	ca06      	ldmia	r2, {r1, r2}
 80041dc:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80041de:	f7fe fbc3 	bl	8002968 <ssd1306_WriteString>
			 			 						ssd1306_SetCursor(32, 50);
 80041e2:	2132      	movs	r1, #50	; 0x32
 80041e4:	2020      	movs	r0, #32
 80041e6:	f7fe fbe5 	bl	80029b4 <ssd1306_SetCursor>
			 			 						snprintf(str,15,  "T=%0.2fC",temp);
 80041ea:	4b1f      	ldr	r3, [pc, #124]	; (8004268 <statemachine+0x1180>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4618      	mov	r0, r3
 80041f0:	f7fc f9aa 	bl	8000548 <__aeabi_f2d>
 80041f4:	4602      	mov	r2, r0
 80041f6:	460b      	mov	r3, r1
 80041f8:	e9cd 2300 	strd	r2, r3, [sp]
 80041fc:	4a1b      	ldr	r2, [pc, #108]	; (800426c <statemachine+0x1184>)
 80041fe:	210f      	movs	r1, #15
 8004200:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004202:	f010 fdeb 	bl	8014ddc <sniprintf>
			 			 						ssd1306_WriteString(str, Font_6x8, White);
 8004206:	4a0f      	ldr	r2, [pc, #60]	; (8004244 <statemachine+0x115c>)
 8004208:	2301      	movs	r3, #1
 800420a:	ca06      	ldmia	r2, {r1, r2}
 800420c:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800420e:	f7fe fbab 	bl	8002968 <ssd1306_WriteString>
			 			 						free(str);
 8004212:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8004214:	f00e feee 	bl	8012ff4 <free>
 8004218:	e06c      	b.n	80042f4 <statemachine+0x120c>
 800421a:	bf00      	nop
 800421c:	f3af 8000 	nop.w
 8004220:	54442d18 	.word	0x54442d18
 8004224:	400921fb 	.word	0x400921fb
 8004228:	40180000 	.word	0x40180000
 800422c:	40240000 	.word	0x40240000
 8004230:	40500000 	.word	0x40500000
 8004234:	40480000 	.word	0x40480000
 8004238:	40280000 	.word	0x40280000
 800423c:	200006f4 	.word	0x200006f4
 8004240:	200006f9 	.word	0x200006f9
 8004244:	20000008 	.word	0x20000008
 8004248:	08018e24 	.word	0x08018e24
 800424c:	200006f0 	.word	0x200006f0
 8004250:	200006f8 	.word	0x200006f8
 8004254:	200004ac 	.word	0x200004ac
 8004258:	200006b0 	.word	0x200006b0
 800425c:	08018efc 	.word	0x08018efc
 8004260:	20000730 	.word	0x20000730
 8004264:	08018f08 	.word	0x08018f08
 8004268:	20000728 	.word	0x20000728
 800426c:	08018f14 	.word	0x08018f14
			 			 					}
			 			 	else{ //if the GPS doesn't have a fix, print a message
			 			 						char *str = (char*)malloc(sizeof(char)*20);
 8004270:	2014      	movs	r0, #20
 8004272:	f00e feb7 	bl	8012fe4 <malloc>
 8004276:	4603      	mov	r3, r0
 8004278:	64fb      	str	r3, [r7, #76]	; 0x4c
			 			 						ssd1306_SetCursor(32, 32);
 800427a:	2120      	movs	r1, #32
 800427c:	2020      	movs	r0, #32
 800427e:	f7fe fb99 	bl	80029b4 <ssd1306_SetCursor>
			 			 						ssd1306_WriteString("INFO", Font_6x8, White);
 8004282:	4aa2      	ldr	r2, [pc, #648]	; (800450c <statemachine+0x1424>)
 8004284:	2301      	movs	r3, #1
 8004286:	ca06      	ldmia	r2, {r1, r2}
 8004288:	48a1      	ldr	r0, [pc, #644]	; (8004510 <statemachine+0x1428>)
 800428a:	f7fe fb6d 	bl	8002968 <ssd1306_WriteString>
			 			 						ssd1306_SetCursor(32, 41);
 800428e:	2129      	movs	r1, #41	; 0x29
 8004290:	2020      	movs	r0, #32
 8004292:	f7fe fb8f 	bl	80029b4 <ssd1306_SetCursor>
			 			 						snprintf(str,15, "vbat=%0.2fV",vbat);
 8004296:	4b9f      	ldr	r3, [pc, #636]	; (8004514 <statemachine+0x142c>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4618      	mov	r0, r3
 800429c:	f7fc f954 	bl	8000548 <__aeabi_f2d>
 80042a0:	4602      	mov	r2, r0
 80042a2:	460b      	mov	r3, r1
 80042a4:	e9cd 2300 	strd	r2, r3, [sp]
 80042a8:	4a9b      	ldr	r2, [pc, #620]	; (8004518 <statemachine+0x1430>)
 80042aa:	210f      	movs	r1, #15
 80042ac:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80042ae:	f010 fd95 	bl	8014ddc <sniprintf>
			 			 						ssd1306_WriteString(str, Font_6x8, White);
 80042b2:	4a96      	ldr	r2, [pc, #600]	; (800450c <statemachine+0x1424>)
 80042b4:	2301      	movs	r3, #1
 80042b6:	ca06      	ldmia	r2, {r1, r2}
 80042b8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80042ba:	f7fe fb55 	bl	8002968 <ssd1306_WriteString>
			 			 						ssd1306_SetCursor(32, 50);
 80042be:	2132      	movs	r1, #50	; 0x32
 80042c0:	2020      	movs	r0, #32
 80042c2:	f7fe fb77 	bl	80029b4 <ssd1306_SetCursor>
			 			 						snprintf(str,15, "T=%0.2fC",temp);
 80042c6:	4b95      	ldr	r3, [pc, #596]	; (800451c <statemachine+0x1434>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc f93c 	bl	8000548 <__aeabi_f2d>
 80042d0:	4602      	mov	r2, r0
 80042d2:	460b      	mov	r3, r1
 80042d4:	e9cd 2300 	strd	r2, r3, [sp]
 80042d8:	4a91      	ldr	r2, [pc, #580]	; (8004520 <statemachine+0x1438>)
 80042da:	210f      	movs	r1, #15
 80042dc:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80042de:	f010 fd7d 	bl	8014ddc <sniprintf>
			 			 						ssd1306_WriteString(str, Font_6x8, White);
 80042e2:	4a8a      	ldr	r2, [pc, #552]	; (800450c <statemachine+0x1424>)
 80042e4:	2301      	movs	r3, #1
 80042e6:	ca06      	ldmia	r2, {r1, r2}
 80042e8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80042ea:	f7fe fb3d 	bl	8002968 <ssd1306_WriteString>
			 			 						free(str);
 80042ee:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80042f0:	f00e fe80 	bl	8012ff4 <free>
			 			 					}
			  if(BTN_A>=1){
 80042f4:	4b8b      	ldr	r3, [pc, #556]	; (8004524 <statemachine+0x143c>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	f340 8379 	ble.w	80049f0 <statemachine+0x1908>
			  		state++;
 80042fe:	4b8a      	ldr	r3, [pc, #552]	; (8004528 <statemachine+0x1440>)
 8004300:	781b      	ldrb	r3, [r3, #0]
 8004302:	3301      	adds	r3, #1
 8004304:	b2da      	uxtb	r2, r3
 8004306:	4b88      	ldr	r3, [pc, #544]	; (8004528 <statemachine+0x1440>)
 8004308:	701a      	strb	r2, [r3, #0]
			  		BTN_A=0;
 800430a:	4b86      	ldr	r3, [pc, #536]	; (8004524 <statemachine+0x143c>)
 800430c:	2200      	movs	r2, #0
 800430e:	601a      	str	r2, [r3, #0]
			  		BTN_B=0;
 8004310:	4b86      	ldr	r3, [pc, #536]	; (800452c <statemachine+0x1444>)
 8004312:	2200      	movs	r2, #0
 8004314:	601a      	str	r2, [r3, #0]
			  		}
			  break;
 8004316:	e36b      	b.n	80049f0 <statemachine+0x1908>

		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 8004318:	2000      	movs	r0, #0
 800431a:	f7fe fa09 	bl	8002730 <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 800431e:	2120      	movs	r1, #32
 8004320:	2020      	movs	r0, #32
 8004322:	f7fe fb47 	bl	80029b4 <ssd1306_SetCursor>
			  char *str = (char*)malloc(sizeof(char)*20);
 8004326:	2014      	movs	r0, #20
 8004328:	f00e fe5c 	bl	8012fe4 <malloc>
 800432c:	4603      	mov	r3, r0
 800432e:	653b      	str	r3, [r7, #80]	; 0x50
			  ssd1306_WriteString("chrono", Font_6x8, White);
 8004330:	4a76      	ldr	r2, [pc, #472]	; (800450c <statemachine+0x1424>)
 8004332:	2301      	movs	r3, #1
 8004334:	ca06      	ldmia	r2, {r1, r2}
 8004336:	487e      	ldr	r0, [pc, #504]	; (8004530 <statemachine+0x1448>)
 8004338:	f7fe fb16 	bl	8002968 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 40);
 800433c:	2128      	movs	r1, #40	; 0x28
 800433e:	2020      	movs	r0, #32
 8004340:	f7fe fb38 	bl	80029b4 <ssd1306_SetCursor>

			  switch(chronostate){
 8004344:	4b7b      	ldr	r3, [pc, #492]	; (8004534 <statemachine+0x144c>)
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b02      	cmp	r3, #2
 800434a:	d038      	beq.n	80043be <statemachine+0x12d6>
 800434c:	2b02      	cmp	r3, #2
 800434e:	dc4f      	bgt.n	80043f0 <statemachine+0x1308>
 8004350:	2b00      	cmp	r3, #0
 8004352:	d002      	beq.n	800435a <statemachine+0x1272>
 8004354:	2b01      	cmp	r3, #1
 8004356:	d01d      	beq.n	8004394 <statemachine+0x12ac>
 8004358:	e04a      	b.n	80043f0 <statemachine+0x1308>
			  case STATE_RESET:
				  min=0;
 800435a:	4b77      	ldr	r3, [pc, #476]	; (8004538 <statemachine+0x1450>)
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
				  seconde=0;
 8004362:	4b76      	ldr	r3, [pc, #472]	; (800453c <statemachine+0x1454>)
 8004364:	f04f 0200 	mov.w	r2, #0
 8004368:	601a      	str	r2, [r3, #0]
				  calctime=0;
 800436a:	4b75      	ldr	r3, [pc, #468]	; (8004540 <statemachine+0x1458>)
 800436c:	2200      	movs	r2, #0
 800436e:	601a      	str	r2, [r3, #0]
				  	 if(BTN_B>=1){
 8004370:	4b6e      	ldr	r3, [pc, #440]	; (800452c <statemachine+0x1444>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	2b00      	cmp	r3, #0
 8004376:	dd36      	ble.n	80043e6 <statemachine+0x12fe>
				  		chronostate++;
 8004378:	4b6e      	ldr	r3, [pc, #440]	; (8004534 <statemachine+0x144c>)
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	3301      	adds	r3, #1
 800437e:	b2da      	uxtb	r2, r3
 8004380:	4b6c      	ldr	r3, [pc, #432]	; (8004534 <statemachine+0x144c>)
 8004382:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8004384:	4b69      	ldr	r3, [pc, #420]	; (800452c <statemachine+0x1444>)
 8004386:	2200      	movs	r2, #0
 8004388:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 800438a:	4b6e      	ldr	r3, [pc, #440]	; (8004544 <statemachine+0x145c>)
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a6e      	ldr	r2, [pc, #440]	; (8004548 <statemachine+0x1460>)
 8004390:	6013      	str	r3, [r2, #0]

				  }


				  break;
 8004392:	e028      	b.n	80043e6 <statemachine+0x12fe>
			  case STATE_RUN:
				  calctime=uwTick-starttime;
 8004394:	4b6b      	ldr	r3, [pc, #428]	; (8004544 <statemachine+0x145c>)
 8004396:	681a      	ldr	r2, [r3, #0]
 8004398:	4b6b      	ldr	r3, [pc, #428]	; (8004548 <statemachine+0x1460>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	4a68      	ldr	r2, [pc, #416]	; (8004540 <statemachine+0x1458>)
 80043a0:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 80043a2:	4b62      	ldr	r3, [pc, #392]	; (800452c <statemachine+0x1444>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	dd1f      	ble.n	80043ea <statemachine+0x1302>
				  		chronostate++;
 80043aa:	4b62      	ldr	r3, [pc, #392]	; (8004534 <statemachine+0x144c>)
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	3301      	adds	r3, #1
 80043b0:	b2da      	uxtb	r2, r3
 80043b2:	4b60      	ldr	r3, [pc, #384]	; (8004534 <statemachine+0x144c>)
 80043b4:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 80043b6:	4b5d      	ldr	r3, [pc, #372]	; (800452c <statemachine+0x1444>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	601a      	str	r2, [r3, #0]
			  }


				  break;
 80043bc:	e015      	b.n	80043ea <statemachine+0x1302>
			  case STATE_PAUSE:
				  if(BTN_B>=1){
 80043be:	4b5b      	ldr	r3, [pc, #364]	; (800452c <statemachine+0x1444>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	dd13      	ble.n	80043ee <statemachine+0x1306>
				  			chronostate--;
 80043c6:	4b5b      	ldr	r3, [pc, #364]	; (8004534 <statemachine+0x144c>)
 80043c8:	781b      	ldrb	r3, [r3, #0]
 80043ca:	3b01      	subs	r3, #1
 80043cc:	b2da      	uxtb	r2, r3
 80043ce:	4b59      	ldr	r3, [pc, #356]	; (8004534 <statemachine+0x144c>)
 80043d0:	701a      	strb	r2, [r3, #0]
				  			chronostate--;
 80043d2:	4b58      	ldr	r3, [pc, #352]	; (8004534 <statemachine+0x144c>)
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	3b01      	subs	r3, #1
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	4b56      	ldr	r3, [pc, #344]	; (8004534 <statemachine+0x144c>)
 80043dc:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 80043de:	4b53      	ldr	r3, [pc, #332]	; (800452c <statemachine+0x1444>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
			 }

				  break;
 80043e4:	e003      	b.n	80043ee <statemachine+0x1306>
				  break;
 80043e6:	bf00      	nop
 80043e8:	e002      	b.n	80043f0 <statemachine+0x1308>
				  break;
 80043ea:	bf00      	nop
 80043ec:	e000      	b.n	80043f0 <statemachine+0x1308>
				  break;
 80043ee:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 80043f0:	4b53      	ldr	r3, [pc, #332]	; (8004540 <statemachine+0x1458>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	ee07 3a90 	vmov	s15, r3
 80043f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043fc:	ed9f 7a53 	vldr	s14, [pc, #332]	; 800454c <statemachine+0x1464>
 8004400:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004404:	ee16 0a90 	vmov	r0, s13
 8004408:	f7fc f89e 	bl	8000548 <__aeabi_f2d>
 800440c:	4602      	mov	r2, r0
 800440e:	460b      	mov	r3, r1
 8004410:	ec43 2b10 	vmov	d0, r2, r3
 8004414:	f013 fbd4 	bl	8017bc0 <floor>
 8004418:	ec53 2b10 	vmov	r2, r3, d0
 800441c:	4610      	mov	r0, r2
 800441e:	4619      	mov	r1, r3
 8004420:	f7fc fbe2 	bl	8000be8 <__aeabi_d2f>
 8004424:	4603      	mov	r3, r0
 8004426:	4a44      	ldr	r2, [pc, #272]	; (8004538 <statemachine+0x1450>)
 8004428:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 800442a:	4b45      	ldr	r3, [pc, #276]	; (8004540 <statemachine+0x1458>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	ee07 3a90 	vmov	s15, r3
 8004432:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004436:	4b40      	ldr	r3, [pc, #256]	; (8004538 <statemachine+0x1450>)
 8004438:	edd3 7a00 	vldr	s15, [r3]
 800443c:	eddf 6a43 	vldr	s13, [pc, #268]	; 800454c <statemachine+0x1464>
 8004440:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004444:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004448:	eddf 6a41 	vldr	s13, [pc, #260]	; 8004550 <statemachine+0x1468>
 800444c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004450:	4b3a      	ldr	r3, [pc, #232]	; (800453c <statemachine+0x1454>)
 8004452:	edc3 7a00 	vstr	s15, [r3]
			  snprintf(str,15, "%0.0fmin",min);
 8004456:	4b38      	ldr	r3, [pc, #224]	; (8004538 <statemachine+0x1450>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f7fc f874 	bl	8000548 <__aeabi_f2d>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
 8004464:	e9cd 2300 	strd	r2, r3, [sp]
 8004468:	4a3a      	ldr	r2, [pc, #232]	; (8004554 <statemachine+0x146c>)
 800446a:	210f      	movs	r1, #15
 800446c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800446e:	f010 fcb5 	bl	8014ddc <sniprintf>
			  ssd1306_WriteString(str, Font_7x10, White);
 8004472:	4a39      	ldr	r2, [pc, #228]	; (8004558 <statemachine+0x1470>)
 8004474:	2301      	movs	r3, #1
 8004476:	ca06      	ldmia	r2, {r1, r2}
 8004478:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800447a:	f7fe fa75 	bl	8002968 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 800447e:	2132      	movs	r1, #50	; 0x32
 8004480:	2020      	movs	r0, #32
 8004482:	f7fe fa97 	bl	80029b4 <ssd1306_SetCursor>
			  snprintf(str,15, "%0.3fsec",seconde);
 8004486:	4b2d      	ldr	r3, [pc, #180]	; (800453c <statemachine+0x1454>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7fc f85c 	bl	8000548 <__aeabi_f2d>
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	e9cd 2300 	strd	r2, r3, [sp]
 8004498:	4a30      	ldr	r2, [pc, #192]	; (800455c <statemachine+0x1474>)
 800449a:	210f      	movs	r1, #15
 800449c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800449e:	f010 fc9d 	bl	8014ddc <sniprintf>
			  ssd1306_WriteString(str, Font_6x8, White);
 80044a2:	4a1a      	ldr	r2, [pc, #104]	; (800450c <statemachine+0x1424>)
 80044a4:	2301      	movs	r3, #1
 80044a6:	ca06      	ldmia	r2, {r1, r2}
 80044a8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80044aa:	f7fe fa5d 	bl	8002968 <ssd1306_WriteString>
			  free(str);
 80044ae:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80044b0:	f00e fda0 	bl	8012ff4 <free>


			  if(BTN_A>=1){
 80044b4:	4b1b      	ldr	r3, [pc, #108]	; (8004524 <statemachine+0x143c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	f340 829b 	ble.w	80049f4 <statemachine+0x190c>
			 	state++;
 80044be:	4b1a      	ldr	r3, [pc, #104]	; (8004528 <statemachine+0x1440>)
 80044c0:	781b      	ldrb	r3, [r3, #0]
 80044c2:	3301      	adds	r3, #1
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	4b18      	ldr	r3, [pc, #96]	; (8004528 <statemachine+0x1440>)
 80044c8:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 80044ca:	4b16      	ldr	r3, [pc, #88]	; (8004524 <statemachine+0x143c>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 80044d0:	4b16      	ldr	r3, [pc, #88]	; (800452c <statemachine+0x1444>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	601a      	str	r2, [r3, #0]


	}
			  break;
 80044d6:	e28d      	b.n	80049f4 <statemachine+0x190c>

			  case STATE_BALISE:
				  ssd1306_Fill(Black);
 80044d8:	2000      	movs	r0, #0
 80044da:	f7fe f929 	bl	8002730 <ssd1306_Fill>
				  ssd1306_SetCursor(32,32);
 80044de:	2120      	movs	r1, #32
 80044e0:	2020      	movs	r0, #32
 80044e2:	f7fe fa67 	bl	80029b4 <ssd1306_SetCursor>
				  ssd1306_WriteString("balise",Font_6x8,White);
 80044e6:	4a09      	ldr	r2, [pc, #36]	; (800450c <statemachine+0x1424>)
 80044e8:	2301      	movs	r3, #1
 80044ea:	ca06      	ldmia	r2, {r1, r2}
 80044ec:	481c      	ldr	r0, [pc, #112]	; (8004560 <statemachine+0x1478>)
 80044ee:	f7fe fa3b 	bl	8002968 <ssd1306_WriteString>
				  switch(balisestate){
 80044f2:	4b1c      	ldr	r3, [pc, #112]	; (8004564 <statemachine+0x147c>)
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	f000 80b5 	beq.w	8004666 <statemachine+0x157e>
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	f300 80df 	bgt.w	80046c0 <statemachine+0x15d8>
 8004502:	2b00      	cmp	r3, #0
 8004504:	d030      	beq.n	8004568 <statemachine+0x1480>
 8004506:	2b01      	cmp	r3, #1
 8004508:	d04a      	beq.n	80045a0 <statemachine+0x14b8>
 800450a:	e0d9      	b.n	80046c0 <statemachine+0x15d8>
 800450c:	20000008 	.word	0x20000008
 8004510:	08018f20 	.word	0x08018f20
 8004514:	20000730 	.word	0x20000730
 8004518:	08018f28 	.word	0x08018f28
 800451c:	20000728 	.word	0x20000728
 8004520:	08018f14 	.word	0x08018f14
 8004524:	200006f0 	.word	0x200006f0
 8004528:	200006f8 	.word	0x200006f8
 800452c:	200006f4 	.word	0x200006f4
 8004530:	08018f34 	.word	0x08018f34
 8004534:	200006fc 	.word	0x200006fc
 8004538:	20000e3c 	.word	0x20000e3c
 800453c:	20000e38 	.word	0x20000e38
 8004540:	20000e44 	.word	0x20000e44
 8004544:	20001048 	.word	0x20001048
 8004548:	20000e40 	.word	0x20000e40
 800454c:	476a6000 	.word	0x476a6000
 8004550:	447a0000 	.word	0x447a0000
 8004554:	08018f3c 	.word	0x08018f3c
 8004558:	20000010 	.word	0x20000010
 800455c:	08018f48 	.word	0x08018f48
 8004560:	08018f54 	.word	0x08018f54
 8004564:	20000e33 	.word	0x20000e33
				  case BALISESTATE1:
					  ssd1306_SetCursor(32,40);
 8004568:	2128      	movs	r1, #40	; 0x28
 800456a:	2020      	movs	r0, #32
 800456c:	f7fe fa22 	bl	80029b4 <ssd1306_SetCursor>
					  ssd1306_WriteString("do nothing",Font_6x8,White);
 8004570:	4a90      	ldr	r2, [pc, #576]	; (80047b4 <statemachine+0x16cc>)
 8004572:	2301      	movs	r3, #1
 8004574:	ca06      	ldmia	r2, {r1, r2}
 8004576:	4890      	ldr	r0, [pc, #576]	; (80047b8 <statemachine+0x16d0>)
 8004578:	f7fe f9f6 	bl	8002968 <ssd1306_WriteString>

					  if(BTN_B>=1){
 800457c:	4b8f      	ldr	r3, [pc, #572]	; (80047bc <statemachine+0x16d4>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	f340 809a 	ble.w	80046ba <statemachine+0x15d2>
						  balisestate++;
 8004586:	4b8e      	ldr	r3, [pc, #568]	; (80047c0 <statemachine+0x16d8>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	3301      	adds	r3, #1
 800458c:	b2da      	uxtb	r2, r3
 800458e:	4b8c      	ldr	r3, [pc, #560]	; (80047c0 <statemachine+0x16d8>)
 8004590:	701a      	strb	r2, [r3, #0]
						  BTN_B=0;
 8004592:	4b8a      	ldr	r3, [pc, #552]	; (80047bc <statemachine+0x16d4>)
 8004594:	2200      	movs	r2, #0
 8004596:	601a      	str	r2, [r3, #0]
						  BTN_A=0;
 8004598:	4b8a      	ldr	r3, [pc, #552]	; (80047c4 <statemachine+0x16dc>)
 800459a:	2200      	movs	r2, #0
 800459c:	601a      	str	r2, [r3, #0]
					  }



					  break;
 800459e:	e08c      	b.n	80046ba <statemachine+0x15d2>
				  case BALISESTATE2:

					  nmea_parse(&myData, DataBuffer);
 80045a0:	4989      	ldr	r1, [pc, #548]	; (80047c8 <statemachine+0x16e0>)
 80045a2:	488a      	ldr	r0, [pc, #552]	; (80047cc <statemachine+0x16e4>)
 80045a4:	f7fd fd42 	bl	800202c <nmea_parse>
					  if(pagenumber+1<MAX_WRITE_PAGE){
 80045a8:	4b89      	ldr	r3, [pc, #548]	; (80047d0 <statemachine+0x16e8>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f246 32fd 	movw	r2, #25597	; 0x63fd
 80045b0:	4293      	cmp	r3, r2
 80045b2:	dc54      	bgt.n	800465e <statemachine+0x1576>

					  flashbufferlen=csvframe((uint8_t *)flashwrite,temp,vbat,&myData,0,0.0);
 80045b4:	4b87      	ldr	r3, [pc, #540]	; (80047d4 <statemachine+0x16ec>)
 80045b6:	edd3 7a00 	vldr	s15, [r3]
 80045ba:	4b87      	ldr	r3, [pc, #540]	; (80047d8 <statemachine+0x16f0>)
 80045bc:	ed93 7a00 	vldr	s14, [r3]
 80045c0:	ed9f 1a86 	vldr	s2, [pc, #536]	; 80047dc <statemachine+0x16f4>
 80045c4:	2200      	movs	r2, #0
 80045c6:	4981      	ldr	r1, [pc, #516]	; (80047cc <statemachine+0x16e4>)
 80045c8:	eef0 0a47 	vmov.f32	s1, s14
 80045cc:	eeb0 0a67 	vmov.f32	s0, s15
 80045d0:	4883      	ldr	r0, [pc, #524]	; (80047e0 <statemachine+0x16f8>)
 80045d2:	f7fd fe79 	bl	80022c8 <csvframe>
 80045d6:	4603      	mov	r3, r0
 80045d8:	4a82      	ldr	r2, [pc, #520]	; (80047e4 <statemachine+0x16fc>)
 80045da:	6013      	str	r3, [r2, #0]
					  writebuffertoflash((uint8_t*)flashwrite,flashbufferlen);
 80045dc:	4b81      	ldr	r3, [pc, #516]	; (80047e4 <statemachine+0x16fc>)
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4619      	mov	r1, r3
 80045e2:	487f      	ldr	r0, [pc, #508]	; (80047e0 <statemachine+0x16f8>)
 80045e4:	f7fd ff74 	bl	80024d0 <writebuffertoflash>
					  ssd1306_SetCursor(32,40);
 80045e8:	2128      	movs	r1, #40	; 0x28
 80045ea:	2020      	movs	r0, #32
 80045ec:	f7fe f9e2 	bl	80029b4 <ssd1306_SetCursor>
					  snprintf((uint8_t *)str1,50,"%d,%d",pageoffset,pagenumber);
 80045f0:	4b7d      	ldr	r3, [pc, #500]	; (80047e8 <statemachine+0x1700>)
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	4b76      	ldr	r3, [pc, #472]	; (80047d0 <statemachine+0x16e8>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	9300      	str	r3, [sp, #0]
 80045fa:	4613      	mov	r3, r2
 80045fc:	4a7b      	ldr	r2, [pc, #492]	; (80047ec <statemachine+0x1704>)
 80045fe:	2132      	movs	r1, #50	; 0x32
 8004600:	487b      	ldr	r0, [pc, #492]	; (80047f0 <statemachine+0x1708>)
 8004602:	f010 fbeb 	bl	8014ddc <sniprintf>
					  ssd1306_WriteString((uint8_t*)str1,Font_6x8,White);
 8004606:	4a6b      	ldr	r2, [pc, #428]	; (80047b4 <statemachine+0x16cc>)
 8004608:	2301      	movs	r3, #1
 800460a:	ca06      	ldmia	r2, {r1, r2}
 800460c:	4878      	ldr	r0, [pc, #480]	; (80047f0 <statemachine+0x1708>)
 800460e:	f7fe f9ab 	bl	8002968 <ssd1306_WriteString>
					  ssd1306_SetCursor(32,48);
 8004612:	2130      	movs	r1, #48	; 0x30
 8004614:	2020      	movs	r0, #32
 8004616:	f7fe f9cd 	bl	80029b4 <ssd1306_SetCursor>
					  snprintf((uint8_t *)str1,50, "len=%d",flashbufferlen);
 800461a:	4b72      	ldr	r3, [pc, #456]	; (80047e4 <statemachine+0x16fc>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a75      	ldr	r2, [pc, #468]	; (80047f4 <statemachine+0x170c>)
 8004620:	2132      	movs	r1, #50	; 0x32
 8004622:	4873      	ldr	r0, [pc, #460]	; (80047f0 <statemachine+0x1708>)
 8004624:	f010 fbda 	bl	8014ddc <sniprintf>
					  ssd1306_WriteString((uint8_t*)str1,Font_6x8,White);
 8004628:	4a62      	ldr	r2, [pc, #392]	; (80047b4 <statemachine+0x16cc>)
 800462a:	2301      	movs	r3, #1
 800462c:	ca06      	ldmia	r2, {r1, r2}
 800462e:	4870      	ldr	r0, [pc, #448]	; (80047f0 <statemachine+0x1708>)
 8004630:	f7fe f99a 	bl	8002968 <ssd1306_WriteString>
					  HAL_Delay(1000);
 8004634:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004638:	f000 fe16 	bl	8005268 <HAL_Delay>
					  if(BTN_B>=1){
 800463c:	4b5f      	ldr	r3, [pc, #380]	; (80047bc <statemachine+0x16d4>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	2b00      	cmp	r3, #0
 8004642:	dd3c      	ble.n	80046be <statemachine+0x15d6>
					  						  balisestate--;
 8004644:	4b5e      	ldr	r3, [pc, #376]	; (80047c0 <statemachine+0x16d8>)
 8004646:	781b      	ldrb	r3, [r3, #0]
 8004648:	3b01      	subs	r3, #1
 800464a:	b2da      	uxtb	r2, r3
 800464c:	4b5c      	ldr	r3, [pc, #368]	; (80047c0 <statemachine+0x16d8>)
 800464e:	701a      	strb	r2, [r3, #0]
					  						  BTN_B=0;
 8004650:	4b5a      	ldr	r3, [pc, #360]	; (80047bc <statemachine+0x16d4>)
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
					  						  BTN_A=0;
 8004656:	4b5b      	ldr	r3, [pc, #364]	; (80047c4 <statemachine+0x16dc>)
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]
					 						  balisestate=2;
					 					  }



					  break;
 800465c:	e02f      	b.n	80046be <statemachine+0x15d6>
					 						  balisestate=2;
 800465e:	4b58      	ldr	r3, [pc, #352]	; (80047c0 <statemachine+0x16d8>)
 8004660:	2202      	movs	r2, #2
 8004662:	701a      	strb	r2, [r3, #0]
					  break;
 8004664:	e02b      	b.n	80046be <statemachine+0x15d6>

				  case BALISESTATE3:
					  ssd1306_SetCursor(32,32);
 8004666:	2120      	movs	r1, #32
 8004668:	2020      	movs	r0, #32
 800466a:	f7fe f9a3 	bl	80029b4 <ssd1306_SetCursor>
					  ssd1306_WriteString("fin de",Font_6x8,White);
 800466e:	4a51      	ldr	r2, [pc, #324]	; (80047b4 <statemachine+0x16cc>)
 8004670:	2301      	movs	r3, #1
 8004672:	ca06      	ldmia	r2, {r1, r2}
 8004674:	4860      	ldr	r0, [pc, #384]	; (80047f8 <statemachine+0x1710>)
 8004676:	f7fe f977 	bl	8002968 <ssd1306_WriteString>
					  ssd1306_SetCursor(32,40);
 800467a:	2128      	movs	r1, #40	; 0x28
 800467c:	2020      	movs	r0, #32
 800467e:	f7fe f999 	bl	80029b4 <ssd1306_SetCursor>
					  ssd1306_WriteString("memoire",Font_6x8,White);
 8004682:	4a4c      	ldr	r2, [pc, #304]	; (80047b4 <statemachine+0x16cc>)
 8004684:	2301      	movs	r3, #1
 8004686:	ca06      	ldmia	r2, {r1, r2}
 8004688:	485c      	ldr	r0, [pc, #368]	; (80047fc <statemachine+0x1714>)
 800468a:	f7fe f96d 	bl	8002968 <ssd1306_WriteString>
					  ssd1306_SetCursor(32,48);
 800468e:	2130      	movs	r1, #48	; 0x30
 8004690:	2020      	movs	r0, #32
 8004692:	f7fe f98f 	bl	80029b4 <ssd1306_SetCursor>
					  snprintf((uint8_t *)str1,50,"%d,%d",pageoffset,pagenumber);
 8004696:	4b54      	ldr	r3, [pc, #336]	; (80047e8 <statemachine+0x1700>)
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	4b4d      	ldr	r3, [pc, #308]	; (80047d0 <statemachine+0x16e8>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	9300      	str	r3, [sp, #0]
 80046a0:	4613      	mov	r3, r2
 80046a2:	4a52      	ldr	r2, [pc, #328]	; (80047ec <statemachine+0x1704>)
 80046a4:	2132      	movs	r1, #50	; 0x32
 80046a6:	4852      	ldr	r0, [pc, #328]	; (80047f0 <statemachine+0x1708>)
 80046a8:	f010 fb98 	bl	8014ddc <sniprintf>
					  ssd1306_WriteString((uint8_t*)str1,Font_6x8,White);
 80046ac:	4a41      	ldr	r2, [pc, #260]	; (80047b4 <statemachine+0x16cc>)
 80046ae:	2301      	movs	r3, #1
 80046b0:	ca06      	ldmia	r2, {r1, r2}
 80046b2:	484f      	ldr	r0, [pc, #316]	; (80047f0 <statemachine+0x1708>)
 80046b4:	f7fe f958 	bl	8002968 <ssd1306_WriteString>
					  break;
 80046b8:	e002      	b.n	80046c0 <statemachine+0x15d8>
					  break;
 80046ba:	bf00      	nop
 80046bc:	e000      	b.n	80046c0 <statemachine+0x15d8>
					  break;
 80046be:	bf00      	nop



				  }

				  if(BTN_A>=1){
 80046c0:	4b40      	ldr	r3, [pc, #256]	; (80047c4 <statemachine+0x16dc>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	f340 8197 	ble.w	80049f8 <statemachine+0x1910>
				  			 	state++;
 80046ca:	4b4d      	ldr	r3, [pc, #308]	; (8004800 <statemachine+0x1718>)
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	3301      	adds	r3, #1
 80046d0:	b2da      	uxtb	r2, r3
 80046d2:	4b4b      	ldr	r3, [pc, #300]	; (8004800 <statemachine+0x1718>)
 80046d4:	701a      	strb	r2, [r3, #0]
				  			 	BTN_A=0;
 80046d6:	4b3b      	ldr	r3, [pc, #236]	; (80047c4 <statemachine+0x16dc>)
 80046d8:	2200      	movs	r2, #0
 80046da:	601a      	str	r2, [r3, #0]
				  			 	BTN_B=0;
 80046dc:	4b37      	ldr	r3, [pc, #220]	; (80047bc <statemachine+0x16d4>)
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]





				  break;
 80046e2:	e189      	b.n	80049f8 <statemachine+0x1910>


			  case STATE_USB:
				  ssd1306_Fill(Black);
 80046e4:	2000      	movs	r0, #0
 80046e6:	f7fe f823 	bl	8002730 <ssd1306_Fill>
				  ssd1306_SetCursor(32,32);
 80046ea:	2120      	movs	r1, #32
 80046ec:	2020      	movs	r0, #32
 80046ee:	f7fe f961 	bl	80029b4 <ssd1306_SetCursor>
				  ssd1306_WriteString("usb",Font_6x8,White);
 80046f2:	4a30      	ldr	r2, [pc, #192]	; (80047b4 <statemachine+0x16cc>)
 80046f4:	2301      	movs	r3, #1
 80046f6:	ca06      	ldmia	r2, {r1, r2}
 80046f8:	4842      	ldr	r0, [pc, #264]	; (8004804 <statemachine+0x171c>)
 80046fa:	f7fe f935 	bl	8002968 <ssd1306_WriteString>
				  switch(usbstate){
 80046fe:	4b42      	ldr	r3, [pc, #264]	; (8004808 <statemachine+0x1720>)
 8004700:	781b      	ldrb	r3, [r3, #0]
 8004702:	2b02      	cmp	r3, #2
 8004704:	f000 80f6 	beq.w	80048f4 <statemachine+0x180c>
 8004708:	2b02      	cmp	r3, #2
 800470a:	f300 8177 	bgt.w	80049fc <statemachine+0x1914>
 800470e:	2b00      	cmp	r3, #0
 8004710:	d002      	beq.n	8004718 <statemachine+0x1630>
 8004712:	2b01      	cmp	r3, #1
 8004714:	d07c      	beq.n	8004810 <statemachine+0x1728>





				  break;
 8004716:	e171      	b.n	80049fc <statemachine+0x1914>
				 					  ssd1306_SetCursor(32,40);
 8004718:	2128      	movs	r1, #40	; 0x28
 800471a:	2020      	movs	r0, #32
 800471c:	f7fe f94a 	bl	80029b4 <ssd1306_SetCursor>
				 					  ssd1306_WriteString("do nothing",Font_6x8,White);
 8004720:	4a24      	ldr	r2, [pc, #144]	; (80047b4 <statemachine+0x16cc>)
 8004722:	2301      	movs	r3, #1
 8004724:	ca06      	ldmia	r2, {r1, r2}
 8004726:	4824      	ldr	r0, [pc, #144]	; (80047b8 <statemachine+0x16d0>)
 8004728:	f7fe f91e 	bl	8002968 <ssd1306_WriteString>
				 					  usbtransmiten=0;
 800472c:	4b37      	ldr	r3, [pc, #220]	; (800480c <statemachine+0x1724>)
 800472e:	2200      	movs	r2, #0
 8004730:	601a      	str	r2, [r3, #0]
				 					  if(BTN_B>=1){
 8004732:	4b22      	ldr	r3, [pc, #136]	; (80047bc <statemachine+0x16d4>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	dd0b      	ble.n	8004752 <statemachine+0x166a>
				 						  usbstate++;
 800473a:	4b33      	ldr	r3, [pc, #204]	; (8004808 <statemachine+0x1720>)
 800473c:	781b      	ldrb	r3, [r3, #0]
 800473e:	3301      	adds	r3, #1
 8004740:	b2da      	uxtb	r2, r3
 8004742:	4b31      	ldr	r3, [pc, #196]	; (8004808 <statemachine+0x1720>)
 8004744:	701a      	strb	r2, [r3, #0]
				 						  BTN_B=0;
 8004746:	4b1d      	ldr	r3, [pc, #116]	; (80047bc <statemachine+0x16d4>)
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]
				 						  BTN_A=0;
 800474c:	4b1d      	ldr	r3, [pc, #116]	; (80047c4 <statemachine+0x16dc>)
 800474e:	2200      	movs	r2, #0
 8004750:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 8004752:	4b1c      	ldr	r3, [pc, #112]	; (80047c4 <statemachine+0x16dc>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2b00      	cmp	r3, #0
 8004758:	f340 813e 	ble.w	80049d8 <statemachine+0x18f0>
				 									  			 	state--;
 800475c:	4b28      	ldr	r3, [pc, #160]	; (8004800 <statemachine+0x1718>)
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	3b01      	subs	r3, #1
 8004762:	b2da      	uxtb	r2, r3
 8004764:	4b26      	ldr	r3, [pc, #152]	; (8004800 <statemachine+0x1718>)
 8004766:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 8004768:	4b25      	ldr	r3, [pc, #148]	; (8004800 <statemachine+0x1718>)
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	3b01      	subs	r3, #1
 800476e:	b2da      	uxtb	r2, r3
 8004770:	4b23      	ldr	r3, [pc, #140]	; (8004800 <statemachine+0x1718>)
 8004772:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 8004774:	4b22      	ldr	r3, [pc, #136]	; (8004800 <statemachine+0x1718>)
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	3b01      	subs	r3, #1
 800477a:	b2da      	uxtb	r2, r3
 800477c:	4b20      	ldr	r3, [pc, #128]	; (8004800 <statemachine+0x1718>)
 800477e:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 8004780:	4b1f      	ldr	r3, [pc, #124]	; (8004800 <statemachine+0x1718>)
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	3b01      	subs	r3, #1
 8004786:	b2da      	uxtb	r2, r3
 8004788:	4b1d      	ldr	r3, [pc, #116]	; (8004800 <statemachine+0x1718>)
 800478a:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 800478c:	4b1c      	ldr	r3, [pc, #112]	; (8004800 <statemachine+0x1718>)
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	3b01      	subs	r3, #1
 8004792:	b2da      	uxtb	r2, r3
 8004794:	4b1a      	ldr	r3, [pc, #104]	; (8004800 <statemachine+0x1718>)
 8004796:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 8004798:	4b19      	ldr	r3, [pc, #100]	; (8004800 <statemachine+0x1718>)
 800479a:	781b      	ldrb	r3, [r3, #0]
 800479c:	3b01      	subs	r3, #1
 800479e:	b2da      	uxtb	r2, r3
 80047a0:	4b17      	ldr	r3, [pc, #92]	; (8004800 <statemachine+0x1718>)
 80047a2:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 80047a4:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <statemachine+0x16dc>)
 80047a6:	2200      	movs	r2, #0
 80047a8:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 80047aa:	4b04      	ldr	r3, [pc, #16]	; (80047bc <statemachine+0x16d4>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
				 					  break;
 80047b0:	e112      	b.n	80049d8 <statemachine+0x18f0>
 80047b2:	bf00      	nop
 80047b4:	20000008 	.word	0x20000008
 80047b8:	08018f5c 	.word	0x08018f5c
 80047bc:	200006f4 	.word	0x200006f4
 80047c0:	20000e33 	.word	0x20000e33
 80047c4:	200006f0 	.word	0x200006f0
 80047c8:	200004ac 	.word	0x200004ac
 80047cc:	200006b0 	.word	0x200006b0
 80047d0:	20000938 	.word	0x20000938
 80047d4:	20000728 	.word	0x20000728
 80047d8:	20000730 	.word	0x20000730
 80047dc:	00000000 	.word	0x00000000
 80047e0:	20000734 	.word	0x20000734
 80047e4:	20000e90 	.word	0x20000e90
 80047e8:	20000934 	.word	0x20000934
 80047ec:	08018f68 	.word	0x08018f68
 80047f0:	20000e5c 	.word	0x20000e5c
 80047f4:	08018f70 	.word	0x08018f70
 80047f8:	08018f78 	.word	0x08018f78
 80047fc:	08018f80 	.word	0x08018f80
 8004800:	200006f8 	.word	0x200006f8
 8004804:	08018f88 	.word	0x08018f88
 8004808:	20000e32 	.word	0x20000e32
 800480c:	20000e9c 	.word	0x20000e9c
				 					 ssd1306_SetCursor(32,40);
 8004810:	2128      	movs	r1, #40	; 0x28
 8004812:	2020      	movs	r0, #32
 8004814:	f7fe f8ce 	bl	80029b4 <ssd1306_SetCursor>
				 					ssd1306_WriteString("Push A",Font_6x8,White);
 8004818:	4a7c      	ldr	r2, [pc, #496]	; (8004a0c <statemachine+0x1924>)
 800481a:	2301      	movs	r3, #1
 800481c:	ca06      	ldmia	r2, {r1, r2}
 800481e:	487c      	ldr	r0, [pc, #496]	; (8004a10 <statemachine+0x1928>)
 8004820:	f7fe f8a2 	bl	8002968 <ssd1306_WriteString>
				 					ssd1306_SetCursor(32,48);
 8004824:	2130      	movs	r1, #48	; 0x30
 8004826:	2020      	movs	r0, #32
 8004828:	f7fe f8c4 	bl	80029b4 <ssd1306_SetCursor>
				 					ssd1306_WriteString("to erase",Font_6x8,White);
 800482c:	4a77      	ldr	r2, [pc, #476]	; (8004a0c <statemachine+0x1924>)
 800482e:	2301      	movs	r3, #1
 8004830:	ca06      	ldmia	r2, {r1, r2}
 8004832:	4878      	ldr	r0, [pc, #480]	; (8004a14 <statemachine+0x192c>)
 8004834:	f7fe f898 	bl	8002968 <ssd1306_WriteString>
				 					if(erasedisplay==1){
 8004838:	4b77      	ldr	r3, [pc, #476]	; (8004a18 <statemachine+0x1930>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2b01      	cmp	r3, #1
 800483e:	d120      	bne.n	8004882 <statemachine+0x179a>
				 						snprintf((uint8_t *)str,50,"t=%0.2f",(float)erasetime/1000);
 8004840:	4b76      	ldr	r3, [pc, #472]	; (8004a1c <statemachine+0x1934>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	ee07 3a90 	vmov	s15, r3
 8004848:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800484c:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8004a20 <statemachine+0x1938>
 8004850:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004854:	ee16 0a90 	vmov	r0, s13
 8004858:	f7fb fe76 	bl	8000548 <__aeabi_f2d>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	e9cd 2300 	strd	r2, r3, [sp]
 8004864:	4a6f      	ldr	r2, [pc, #444]	; (8004a24 <statemachine+0x193c>)
 8004866:	2132      	movs	r1, #50	; 0x32
 8004868:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800486a:	f010 fab7 	bl	8014ddc <sniprintf>
				 						ssd1306_SetCursor(32,56);
 800486e:	2138      	movs	r1, #56	; 0x38
 8004870:	2020      	movs	r0, #32
 8004872:	f7fe f89f 	bl	80029b4 <ssd1306_SetCursor>
				 						ssd1306_WriteString((uint8_t*)str,Font_6x8,White);
 8004876:	4a65      	ldr	r2, [pc, #404]	; (8004a0c <statemachine+0x1924>)
 8004878:	2301      	movs	r3, #1
 800487a:	ca06      	ldmia	r2, {r1, r2}
 800487c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800487e:	f7fe f873 	bl	8002968 <ssd1306_WriteString>
				 					if(BTN_A>=1){
 8004882:	4b69      	ldr	r3, [pc, #420]	; (8004a28 <statemachine+0x1940>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	2b00      	cmp	r3, #0
 8004888:	dd22      	ble.n	80048d0 <statemachine+0x17e8>
				 						erasetime=HAL_GetTick();
 800488a:	f000 fce1 	bl	8005250 <HAL_GetTick>
 800488e:	4603      	mov	r3, r0
 8004890:	461a      	mov	r2, r3
 8004892:	4b62      	ldr	r3, [pc, #392]	; (8004a1c <statemachine+0x1934>)
 8004894:	601a      	str	r2, [r3, #0]
				 						SPIF_EraseChip(&hspif1);
 8004896:	4865      	ldr	r0, [pc, #404]	; (8004a2c <statemachine+0x1944>)
 8004898:	f00d fcf1 	bl	801227e <SPIF_EraseChip>
				 						erasetime=HAL_GetTick()-erasetime;
 800489c:	f000 fcd8 	bl	8005250 <HAL_GetTick>
 80048a0:	4603      	mov	r3, r0
 80048a2:	4a5e      	ldr	r2, [pc, #376]	; (8004a1c <statemachine+0x1934>)
 80048a4:	6812      	ldr	r2, [r2, #0]
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	461a      	mov	r2, r3
 80048aa:	4b5c      	ldr	r3, [pc, #368]	; (8004a1c <statemachine+0x1934>)
 80048ac:	601a      	str	r2, [r3, #0]
				 						erasedisplay=1;
 80048ae:	4b5a      	ldr	r3, [pc, #360]	; (8004a18 <statemachine+0x1930>)
 80048b0:	2201      	movs	r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
				 						pageoffset=0;
 80048b4:	4b5e      	ldr	r3, [pc, #376]	; (8004a30 <statemachine+0x1948>)
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
				 						pagenumber=0;
 80048ba:	4b5e      	ldr	r3, [pc, #376]	; (8004a34 <statemachine+0x194c>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
				 						storeindex();
 80048c0:	f7fd fd5a 	bl	8002378 <storeindex>
				 						BTN_A=0;
 80048c4:	4b58      	ldr	r3, [pc, #352]	; (8004a28 <statemachine+0x1940>)
 80048c6:	2200      	movs	r2, #0
 80048c8:	601a      	str	r2, [r3, #0]
				 						BTN_B=0;
 80048ca:	4b5b      	ldr	r3, [pc, #364]	; (8004a38 <statemachine+0x1950>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 80048d0:	4b59      	ldr	r3, [pc, #356]	; (8004a38 <statemachine+0x1950>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f340 8081 	ble.w	80049dc <statemachine+0x18f4>
					 						usbstate++;
 80048da:	4b58      	ldr	r3, [pc, #352]	; (8004a3c <statemachine+0x1954>)
 80048dc:	781b      	ldrb	r3, [r3, #0]
 80048de:	3301      	adds	r3, #1
 80048e0:	b2da      	uxtb	r2, r3
 80048e2:	4b56      	ldr	r3, [pc, #344]	; (8004a3c <statemachine+0x1954>)
 80048e4:	701a      	strb	r2, [r3, #0]
					 						  BTN_B=0;
 80048e6:	4b54      	ldr	r3, [pc, #336]	; (8004a38 <statemachine+0x1950>)
 80048e8:	2200      	movs	r2, #0
 80048ea:	601a      	str	r2, [r3, #0]
					 						  BTN_A=0;
 80048ec:	4b4e      	ldr	r3, [pc, #312]	; (8004a28 <statemachine+0x1940>)
 80048ee:	2200      	movs	r2, #0
 80048f0:	601a      	str	r2, [r3, #0]
				 			  break;
 80048f2:	e073      	b.n	80049dc <statemachine+0x18f4>
				 					ssd1306_SetCursor(32,40);
 80048f4:	2128      	movs	r1, #40	; 0x28
 80048f6:	2020      	movs	r0, #32
 80048f8:	f7fe f85c 	bl	80029b4 <ssd1306_SetCursor>
				 					ssd1306_WriteString("write",Font_6x8,White);
 80048fc:	4a43      	ldr	r2, [pc, #268]	; (8004a0c <statemachine+0x1924>)
 80048fe:	2301      	movs	r3, #1
 8004900:	ca06      	ldmia	r2, {r1, r2}
 8004902:	484f      	ldr	r0, [pc, #316]	; (8004a40 <statemachine+0x1958>)
 8004904:	f7fe f830 	bl	8002968 <ssd1306_WriteString>
				 					int i=0;
 8004908:	2300      	movs	r3, #0
 800490a:	657b      	str	r3, [r7, #84]	; 0x54
				 					if(usbtransmiten==0){
 800490c:	4b4d      	ldr	r3, [pc, #308]	; (8004a44 <statemachine+0x195c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d11c      	bne.n	800494e <statemachine+0x1866>
				 						while(i<=pagenumber){
 8004914:	e013      	b.n	800493e <statemachine+0x1856>
				 							SPIF_ReadPage(&hspif1,i, (uint8_t *)flashread, 256, 0);
 8004916:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004918:	2300      	movs	r3, #0
 800491a:	9300      	str	r3, [sp, #0]
 800491c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004920:	4a49      	ldr	r2, [pc, #292]	; (8004a48 <statemachine+0x1960>)
 8004922:	4842      	ldr	r0, [pc, #264]	; (8004a2c <statemachine+0x1944>)
 8004924:	f00d fd96 	bl	8012454 <SPIF_ReadPage>
				 							CDC_Transmit_FS((uint8_t * )flashread,256);
 8004928:	f44f 7180 	mov.w	r1, #256	; 0x100
 800492c:	4846      	ldr	r0, [pc, #280]	; (8004a48 <statemachine+0x1960>)
 800492e:	f00d fe7b 	bl	8012628 <CDC_Transmit_FS>
				 							HAL_Delay(100);
 8004932:	2064      	movs	r0, #100	; 0x64
 8004934:	f000 fc98 	bl	8005268 <HAL_Delay>
				 							i++;
 8004938:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800493a:	3301      	adds	r3, #1
 800493c:	657b      	str	r3, [r7, #84]	; 0x54
				 						while(i<=pagenumber){
 800493e:	4b3d      	ldr	r3, [pc, #244]	; (8004a34 <statemachine+0x194c>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004944:	429a      	cmp	r2, r3
 8004946:	dde6      	ble.n	8004916 <statemachine+0x182e>
				 						usbtransmiten=1;
 8004948:	4b3e      	ldr	r3, [pc, #248]	; (8004a44 <statemachine+0x195c>)
 800494a:	2201      	movs	r2, #1
 800494c:	601a      	str	r2, [r3, #0]
				 					if(BTN_B>=1){
 800494e:	4b3a      	ldr	r3, [pc, #232]	; (8004a38 <statemachine+0x1950>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	dd11      	ble.n	800497a <statemachine+0x1892>
				 									 						usbstate--;
 8004956:	4b39      	ldr	r3, [pc, #228]	; (8004a3c <statemachine+0x1954>)
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	3b01      	subs	r3, #1
 800495c:	b2da      	uxtb	r2, r3
 800495e:	4b37      	ldr	r3, [pc, #220]	; (8004a3c <statemachine+0x1954>)
 8004960:	701a      	strb	r2, [r3, #0]
				 									 						usbstate--;
 8004962:	4b36      	ldr	r3, [pc, #216]	; (8004a3c <statemachine+0x1954>)
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	3b01      	subs	r3, #1
 8004968:	b2da      	uxtb	r2, r3
 800496a:	4b34      	ldr	r3, [pc, #208]	; (8004a3c <statemachine+0x1954>)
 800496c:	701a      	strb	r2, [r3, #0]
				 									 						  BTN_B=0;
 800496e:	4b32      	ldr	r3, [pc, #200]	; (8004a38 <statemachine+0x1950>)
 8004970:	2200      	movs	r2, #0
 8004972:	601a      	str	r2, [r3, #0]
				 									 						  BTN_A=0;
 8004974:	4b2c      	ldr	r3, [pc, #176]	; (8004a28 <statemachine+0x1940>)
 8004976:	2200      	movs	r2, #0
 8004978:	601a      	str	r2, [r3, #0]
				 					 if(BTN_A>=1){
 800497a:	4b2b      	ldr	r3, [pc, #172]	; (8004a28 <statemachine+0x1940>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	dd2e      	ble.n	80049e0 <statemachine+0x18f8>
				 									  			 	state--;
 8004982:	4b32      	ldr	r3, [pc, #200]	; (8004a4c <statemachine+0x1964>)
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	3b01      	subs	r3, #1
 8004988:	b2da      	uxtb	r2, r3
 800498a:	4b30      	ldr	r3, [pc, #192]	; (8004a4c <statemachine+0x1964>)
 800498c:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 800498e:	4b2f      	ldr	r3, [pc, #188]	; (8004a4c <statemachine+0x1964>)
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	3b01      	subs	r3, #1
 8004994:	b2da      	uxtb	r2, r3
 8004996:	4b2d      	ldr	r3, [pc, #180]	; (8004a4c <statemachine+0x1964>)
 8004998:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 800499a:	4b2c      	ldr	r3, [pc, #176]	; (8004a4c <statemachine+0x1964>)
 800499c:	781b      	ldrb	r3, [r3, #0]
 800499e:	3b01      	subs	r3, #1
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	4b2a      	ldr	r3, [pc, #168]	; (8004a4c <statemachine+0x1964>)
 80049a4:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 80049a6:	4b29      	ldr	r3, [pc, #164]	; (8004a4c <statemachine+0x1964>)
 80049a8:	781b      	ldrb	r3, [r3, #0]
 80049aa:	3b01      	subs	r3, #1
 80049ac:	b2da      	uxtb	r2, r3
 80049ae:	4b27      	ldr	r3, [pc, #156]	; (8004a4c <statemachine+0x1964>)
 80049b0:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 80049b2:	4b26      	ldr	r3, [pc, #152]	; (8004a4c <statemachine+0x1964>)
 80049b4:	781b      	ldrb	r3, [r3, #0]
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b24      	ldr	r3, [pc, #144]	; (8004a4c <statemachine+0x1964>)
 80049bc:	701a      	strb	r2, [r3, #0]
				 									  			 	state--;
 80049be:	4b23      	ldr	r3, [pc, #140]	; (8004a4c <statemachine+0x1964>)
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	4b21      	ldr	r3, [pc, #132]	; (8004a4c <statemachine+0x1964>)
 80049c8:	701a      	strb	r2, [r3, #0]
				 									  			 	BTN_A=0;
 80049ca:	4b17      	ldr	r3, [pc, #92]	; (8004a28 <statemachine+0x1940>)
 80049cc:	2200      	movs	r2, #0
 80049ce:	601a      	str	r2, [r3, #0]
				 									  			 	BTN_B=0;
 80049d0:	4b19      	ldr	r3, [pc, #100]	; (8004a38 <statemachine+0x1950>)
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
				 					 break;
 80049d6:	e003      	b.n	80049e0 <statemachine+0x18f8>
				 					  break;
 80049d8:	bf00      	nop
 80049da:	e00f      	b.n	80049fc <statemachine+0x1914>
				 			  break;
 80049dc:	bf00      	nop
 80049de:	e00d      	b.n	80049fc <statemachine+0x1914>
				 					 break;
 80049e0:	bf00      	nop
				  break;
 80049e2:	e00b      	b.n	80049fc <statemachine+0x1914>
				  break;
 80049e4:	bf00      	nop
 80049e6:	e00a      	b.n	80049fe <statemachine+0x1916>
			  break;
 80049e8:	bf00      	nop
 80049ea:	e008      	b.n	80049fe <statemachine+0x1916>
			  break;
 80049ec:	bf00      	nop
 80049ee:	e006      	b.n	80049fe <statemachine+0x1916>
			  break;
 80049f0:	bf00      	nop
 80049f2:	e004      	b.n	80049fe <statemachine+0x1916>
			  break;
 80049f4:	bf00      	nop
 80049f6:	e002      	b.n	80049fe <statemachine+0x1916>
				  break;
 80049f8:	bf00      	nop
 80049fa:	e000      	b.n	80049fe <statemachine+0x1916>
				  break;
 80049fc:	bf00      	nop

	}

return ;
 80049fe:	bf00      	nop
 8004a00:	bf00      	nop
}
 8004a02:	376c      	adds	r7, #108	; 0x6c
 8004a04:	46bd      	mov	sp, r7
 8004a06:	ecbd 8b02 	vpop	{d8}
 8004a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a0c:	20000008 	.word	0x20000008
 8004a10:	08018f8c 	.word	0x08018f8c
 8004a14:	08018f94 	.word	0x08018f94
 8004a18:	20000e98 	.word	0x20000e98
 8004a1c:	20000e94 	.word	0x20000e94
 8004a20:	447a0000 	.word	0x447a0000
 8004a24:	08018fa0 	.word	0x08018fa0
 8004a28:	200006f0 	.word	0x200006f0
 8004a2c:	20000700 	.word	0x20000700
 8004a30:	20000934 	.word	0x20000934
 8004a34:	20000938 	.word	0x20000938
 8004a38:	200006f4 	.word	0x200006f4
 8004a3c:	20000e32 	.word	0x20000e32
 8004a40:	08018fa8 	.word	0x08018fa8
 8004a44:	20000e9c 	.word	0x20000e9c
 8004a48:	20000834 	.word	0x20000834
 8004a4c:	200006f8 	.word	0x200006f8

08004a50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b083      	sub	sp, #12
 8004a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004a56:	4b0f      	ldr	r3, [pc, #60]	; (8004a94 <HAL_MspInit+0x44>)
 8004a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a5a:	4a0e      	ldr	r2, [pc, #56]	; (8004a94 <HAL_MspInit+0x44>)
 8004a5c:	f043 0301 	orr.w	r3, r3, #1
 8004a60:	6613      	str	r3, [r2, #96]	; 0x60
 8004a62:	4b0c      	ldr	r3, [pc, #48]	; (8004a94 <HAL_MspInit+0x44>)
 8004a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	607b      	str	r3, [r7, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a6e:	4b09      	ldr	r3, [pc, #36]	; (8004a94 <HAL_MspInit+0x44>)
 8004a70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a72:	4a08      	ldr	r2, [pc, #32]	; (8004a94 <HAL_MspInit+0x44>)
 8004a74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a78:	6593      	str	r3, [r2, #88]	; 0x58
 8004a7a:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <HAL_MspInit+0x44>)
 8004a7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004a86:	bf00      	nop
 8004a88:	370c      	adds	r7, #12
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	40021000 	.word	0x40021000

08004a98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004a9c:	e7fe      	b.n	8004a9c <NMI_Handler+0x4>

08004a9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004aa2:	e7fe      	b.n	8004aa2 <HardFault_Handler+0x4>

08004aa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004aa8:	e7fe      	b.n	8004aa8 <MemManage_Handler+0x4>

08004aaa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004aaa:	b480      	push	{r7}
 8004aac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004aae:	e7fe      	b.n	8004aae <BusFault_Handler+0x4>

08004ab0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004ab4:	e7fe      	b.n	8004ab4 <UsageFault_Handler+0x4>

08004ab6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004ab6:	b480      	push	{r7}
 8004ab8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004aba:	bf00      	nop
 8004abc:	46bd      	mov	sp, r7
 8004abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac2:	4770      	bx	lr

08004ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004ac8:	bf00      	nop
 8004aca:	46bd      	mov	sp, r7
 8004acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad0:	4770      	bx	lr

08004ad2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004ad2:	b480      	push	{r7}
 8004ad4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004ad6:	bf00      	nop
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */


  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004ae4:	f000 fba0 	bl	8005228 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004ae8:	bf00      	nop
 8004aea:	bd80      	pop	{r7, pc}

08004aec <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004af0:	2002      	movs	r0, #2
 8004af2:	f002 fb93 	bl	800721c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004af6:	bf00      	nop
 8004af8:	bd80      	pop	{r7, pc}
	...

08004afc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004b00:	4802      	ldr	r0, [pc, #8]	; (8004b0c <DMA1_Channel1_IRQHandler+0x10>)
 8004b02:	f002 f91e 	bl	8006d42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004b06:	bf00      	nop
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000378 	.word	0x20000378

08004b10 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004b14:	4802      	ldr	r0, [pc, #8]	; (8004b20 <ADC1_IRQHandler+0x10>)
 8004b16:	f000 ff6b 	bl	80059f0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
 8004b1e:	bf00      	nop
 8004b20:	20000314 	.word	0x20000314

08004b24 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004b28:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b2c:	f002 fb76 	bl	800721c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004b30:	bf00      	nop
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004b38:	4802      	ldr	r0, [pc, #8]	; (8004b44 <USB_IRQHandler+0x10>)
 8004b3a:	f003 f97b 	bl	8007e34 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8004b3e:	bf00      	nop
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20001d2c 	.word	0x20001d2c

08004b48 <DMA2_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA2 channel7 global interrupt.
  */
void DMA2_Channel7_IRQHandler(void)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel7_IRQn 0 */

  /* USER CODE END DMA2_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart_rx);
 8004b4c:	4802      	ldr	r0, [pc, #8]	; (8004b58 <DMA2_Channel7_IRQHandler+0x10>)
 8004b4e:	f002 f8f8 	bl	8006d42 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel7_IRQn 1 */

  /* USER CODE END DMA2_Channel7_IRQn 1 */
}
 8004b52:	bf00      	nop
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	20001000 	.word	0x20001000

08004b5c <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004b60:	4802      	ldr	r0, [pc, #8]	; (8004b6c <LPUART1_IRQHandler+0x10>)
 8004b62:	f007 fae7 	bl	800c134 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8004b66:	bf00      	nop
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	bf00      	nop
 8004b6c:	20000ef0 	.word	0x20000ef0

08004b70 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004b70:	b480      	push	{r7}
 8004b72:	af00      	add	r7, sp, #0
  return 1;
 8004b74:	2301      	movs	r3, #1
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <_kill>:

int _kill(int pid, int sig)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
 8004b88:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004b8a:	f010 faa5 	bl	80150d8 <__errno>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2216      	movs	r2, #22
 8004b92:	601a      	str	r2, [r3, #0]
  return -1;
 8004b94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3708      	adds	r7, #8
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <_exit>:

void _exit (int status)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff ffe7 	bl	8004b80 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004bb2:	e7fe      	b.n	8004bb2 <_exit+0x12>

08004bb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b086      	sub	sp, #24
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	617b      	str	r3, [r7, #20]
 8004bc4:	e00a      	b.n	8004bdc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004bc6:	f3af 8000 	nop.w
 8004bca:	4601      	mov	r1, r0
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	1c5a      	adds	r2, r3, #1
 8004bd0:	60ba      	str	r2, [r7, #8]
 8004bd2:	b2ca      	uxtb	r2, r1
 8004bd4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	3301      	adds	r3, #1
 8004bda:	617b      	str	r3, [r7, #20]
 8004bdc:	697a      	ldr	r2, [r7, #20]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	429a      	cmp	r2, r3
 8004be2:	dbf0      	blt.n	8004bc6 <_read+0x12>
  }

  return len;
 8004be4:	687b      	ldr	r3, [r7, #4]
}
 8004be6:	4618      	mov	r0, r3
 8004be8:	3718      	adds	r7, #24
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bd80      	pop	{r7, pc}

08004bee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004bee:	b580      	push	{r7, lr}
 8004bf0:	b086      	sub	sp, #24
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	60f8      	str	r0, [r7, #12]
 8004bf6:	60b9      	str	r1, [r7, #8]
 8004bf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	e009      	b.n	8004c14 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	60ba      	str	r2, [r7, #8]
 8004c06:	781b      	ldrb	r3, [r3, #0]
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	3301      	adds	r3, #1
 8004c12:	617b      	str	r3, [r7, #20]
 8004c14:	697a      	ldr	r2, [r7, #20]
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	dbf1      	blt.n	8004c00 <_write+0x12>
  }
  return len;
 8004c1c:	687b      	ldr	r3, [r7, #4]
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3718      	adds	r7, #24
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <_close>:

int _close(int file)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004c2e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	370c      	adds	r7, #12
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr

08004c3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004c3e:	b480      	push	{r7}
 8004c40:	b083      	sub	sp, #12
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
 8004c46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c4e:	605a      	str	r2, [r3, #4]
  return 0;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5c:	4770      	bx	lr

08004c5e <_isatty>:

int _isatty(int file)
{
 8004c5e:	b480      	push	{r7}
 8004c60:	b083      	sub	sp, #12
 8004c62:	af00      	add	r7, sp, #0
 8004c64:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004c66:	2301      	movs	r3, #1
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	370c      	adds	r7, #12
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c72:	4770      	bx	lr

08004c74 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004c74:	b480      	push	{r7}
 8004c76:	b085      	sub	sp, #20
 8004c78:	af00      	add	r7, sp, #0
 8004c7a:	60f8      	str	r0, [r7, #12]
 8004c7c:	60b9      	str	r1, [r7, #8]
 8004c7e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004c80:	2300      	movs	r3, #0
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3714      	adds	r7, #20
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
	...

08004c90 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b086      	sub	sp, #24
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004c98:	4a14      	ldr	r2, [pc, #80]	; (8004cec <_sbrk+0x5c>)
 8004c9a:	4b15      	ldr	r3, [pc, #84]	; (8004cf0 <_sbrk+0x60>)
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ca4:	4b13      	ldr	r3, [pc, #76]	; (8004cf4 <_sbrk+0x64>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d102      	bne.n	8004cb2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004cac:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <_sbrk+0x64>)
 8004cae:	4a12      	ldr	r2, [pc, #72]	; (8004cf8 <_sbrk+0x68>)
 8004cb0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004cb2:	4b10      	ldr	r3, [pc, #64]	; (8004cf4 <_sbrk+0x64>)
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4413      	add	r3, r2
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	429a      	cmp	r2, r3
 8004cbe:	d207      	bcs.n	8004cd0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004cc0:	f010 fa0a 	bl	80150d8 <__errno>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	220c      	movs	r2, #12
 8004cc8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004cca:	f04f 33ff 	mov.w	r3, #4294967295
 8004cce:	e009      	b.n	8004ce4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004cd0:	4b08      	ldr	r3, [pc, #32]	; (8004cf4 <_sbrk+0x64>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004cd6:	4b07      	ldr	r3, [pc, #28]	; (8004cf4 <_sbrk+0x64>)
 8004cd8:	681a      	ldr	r2, [r3, #0]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	4413      	add	r3, r2
 8004cde:	4a05      	ldr	r2, [pc, #20]	; (8004cf4 <_sbrk+0x64>)
 8004ce0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}
 8004cec:	20010000 	.word	0x20010000
 8004cf0:	00000400 	.word	0x00000400
 8004cf4:	20000ea0 	.word	0x20000ea0
 8004cf8:	20002390 	.word	0x20002390

08004cfc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8004d00:	4b06      	ldr	r3, [pc, #24]	; (8004d1c <SystemInit+0x20>)
 8004d02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d06:	4a05      	ldr	r2, [pc, #20]	; (8004d1c <SystemInit+0x20>)
 8004d08:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d0c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8004d10:	bf00      	nop
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	e000ed00 	.word	0xe000ed00

08004d20 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b088      	sub	sp, #32
 8004d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d26:	f107 0310 	add.w	r3, r7, #16
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	605a      	str	r2, [r3, #4]
 8004d30:	609a      	str	r2, [r3, #8]
 8004d32:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d34:	1d3b      	adds	r3, r7, #4
 8004d36:	2200      	movs	r2, #0
 8004d38:	601a      	str	r2, [r3, #0]
 8004d3a:	605a      	str	r2, [r3, #4]
 8004d3c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004d3e:	4b1e      	ldr	r3, [pc, #120]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d40:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004d44:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 400-1;
 8004d46:	4b1c      	ldr	r3, [pc, #112]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d48:	f240 128f 	movw	r2, #399	; 0x18f
 8004d4c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d4e:	4b1a      	ldr	r3, [pc, #104]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d50:	2200      	movs	r2, #0
 8004d52:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8004d54:	4b18      	ldr	r3, [pc, #96]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d56:	f242 720f 	movw	r2, #9999	; 0x270f
 8004d5a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d5c:	4b16      	ldr	r3, [pc, #88]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d5e:	2200      	movs	r2, #0
 8004d60:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d62:	4b15      	ldr	r3, [pc, #84]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004d68:	4813      	ldr	r0, [pc, #76]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d6a:	f006 fd7b 	bl	800b864 <HAL_TIM_Base_Init>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004d74:	f7fc fe3d 	bl	80019f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d7c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004d7e:	f107 0310 	add.w	r3, r7, #16
 8004d82:	4619      	mov	r1, r3
 8004d84:	480c      	ldr	r0, [pc, #48]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004d86:	f006 fe11 	bl	800b9ac <HAL_TIM_ConfigClockSource>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d001      	beq.n	8004d94 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8004d90:	f7fc fe2f 	bl	80019f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004d94:	2320      	movs	r3, #32
 8004d96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d98:	2300      	movs	r3, #0
 8004d9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004d9c:	1d3b      	adds	r3, r7, #4
 8004d9e:	4619      	mov	r1, r3
 8004da0:	4805      	ldr	r0, [pc, #20]	; (8004db8 <MX_TIM2_Init+0x98>)
 8004da2:	f006 ffcb 	bl	800bd3c <HAL_TIMEx_MasterConfigSynchronization>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8004dac:	f7fc fe21 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004db0:	bf00      	nop
 8004db2:	3720      	adds	r7, #32
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	20000ea4 	.word	0x20000ea4

08004dbc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b085      	sub	sp, #20
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dcc:	d10b      	bne.n	8004de6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004dce:	4b09      	ldr	r3, [pc, #36]	; (8004df4 <HAL_TIM_Base_MspInit+0x38>)
 8004dd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dd2:	4a08      	ldr	r2, [pc, #32]	; (8004df4 <HAL_TIM_Base_MspInit+0x38>)
 8004dd4:	f043 0301 	orr.w	r3, r3, #1
 8004dd8:	6593      	str	r3, [r2, #88]	; 0x58
 8004dda:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <HAL_TIM_Base_MspInit+0x38>)
 8004ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dde:	f003 0301 	and.w	r3, r3, #1
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8004de6:	bf00      	nop
 8004de8:	3714      	adds	r7, #20
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr
 8004df2:	bf00      	nop
 8004df4:	40021000 	.word	0x40021000

08004df8 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8004dfc:	4b12      	ldr	r3, [pc, #72]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004dfe:	4a13      	ldr	r2, [pc, #76]	; (8004e4c <MX_LPUART1_UART_Init+0x54>)
 8004e00:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8004e02:	4b11      	ldr	r3, [pc, #68]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004e08:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004e0a:	4b0f      	ldr	r3, [pc, #60]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004e10:	4b0d      	ldr	r3, [pc, #52]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e12:	2200      	movs	r2, #0
 8004e14:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004e16:	4b0c      	ldr	r3, [pc, #48]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e18:	2200      	movs	r2, #0
 8004e1a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e1e:	220c      	movs	r2, #12
 8004e20:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e22:	4b09      	ldr	r3, [pc, #36]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e28:	4b07      	ldr	r3, [pc, #28]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e2e:	4b06      	ldr	r3, [pc, #24]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e30:	2200      	movs	r2, #0
 8004e32:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004e34:	4804      	ldr	r0, [pc, #16]	; (8004e48 <MX_LPUART1_UART_Init+0x50>)
 8004e36:	f006 ffe7 	bl	800be08 <HAL_UART_Init>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8004e40:	f7fc fdd7 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004e44:	bf00      	nop
 8004e46:	bd80      	pop	{r7, pc}
 8004e48:	20000ef0 	.word	0x20000ef0
 8004e4c:	40008000 	.word	0x40008000

08004e50 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004e54:	4b14      	ldr	r3, [pc, #80]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e56:	4a15      	ldr	r2, [pc, #84]	; (8004eac <MX_USART1_UART_Init+0x5c>)
 8004e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004e5a:	4b13      	ldr	r3, [pc, #76]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e5c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004e62:	4b11      	ldr	r3, [pc, #68]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e64:	2200      	movs	r2, #0
 8004e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004e68:	4b0f      	ldr	r3, [pc, #60]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004e6e:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e70:	2200      	movs	r2, #0
 8004e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004e74:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e76:	220c      	movs	r2, #12
 8004e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e80:	4b09      	ldr	r3, [pc, #36]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e86:	4b08      	ldr	r3, [pc, #32]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e8c:	4b06      	ldr	r3, [pc, #24]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004e92:	4805      	ldr	r0, [pc, #20]	; (8004ea8 <MX_USART1_UART_Init+0x58>)
 8004e94:	f006 ffb8 	bl	800be08 <HAL_UART_Init>
 8004e98:	4603      	mov	r3, r0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8004e9e:	f7fc fda8 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000f78 	.word	0x20000f78
 8004eac:	40013800 	.word	0x40013800

08004eb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b0a0      	sub	sp, #128	; 0x80
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004eb8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	605a      	str	r2, [r3, #4]
 8004ec2:	609a      	str	r2, [r3, #8]
 8004ec4:	60da      	str	r2, [r3, #12]
 8004ec6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004ec8:	f107 0318 	add.w	r3, r7, #24
 8004ecc:	2254      	movs	r2, #84	; 0x54
 8004ece:	2100      	movs	r1, #0
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	f010 f81a 	bl	8014f0a <memset>
  if(uartHandle->Instance==LPUART1)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	4a55      	ldr	r2, [pc, #340]	; (8005030 <HAL_UART_MspInit+0x180>)
 8004edc:	4293      	cmp	r3, r2
 8004ede:	d168      	bne.n	8004fb2 <HAL_UART_MspInit+0x102>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004ee0:	2320      	movs	r3, #32
 8004ee2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ee8:	f107 0318 	add.w	r3, r7, #24
 8004eec:	4618      	mov	r0, r3
 8004eee:	f005 faa3 	bl	800a438 <HAL_RCCEx_PeriphCLKConfig>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004ef8:	f7fc fd7b 	bl	80019f2 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004efc:	4b4d      	ldr	r3, [pc, #308]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f00:	4a4c      	ldr	r2, [pc, #304]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004f02:	f043 0301 	orr.w	r3, r3, #1
 8004f06:	65d3      	str	r3, [r2, #92]	; 0x5c
 8004f08:	4b4a      	ldr	r3, [pc, #296]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004f0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f0c:	f003 0301 	and.w	r3, r3, #1
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f14:	4b47      	ldr	r3, [pc, #284]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f18:	4a46      	ldr	r2, [pc, #280]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004f1a:	f043 0301 	orr.w	r3, r3, #1
 8004f1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004f20:	4b44      	ldr	r3, [pc, #272]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f2c:	230c      	movs	r3, #12
 8004f2e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f30:	2302      	movs	r3, #2
 8004f32:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f34:	2300      	movs	r3, #0
 8004f36:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004f3c:	2308      	movs	r3, #8
 8004f3e:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f40:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004f44:	4619      	mov	r1, r3
 8004f46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004f4a:	f001 ffe5 	bl	8006f18 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART_RX Init */
    hdma_lpuart_rx.Instance = DMA2_Channel7;
 8004f4e:	4b3a      	ldr	r3, [pc, #232]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f50:	4a3a      	ldr	r2, [pc, #232]	; (800503c <HAL_UART_MspInit+0x18c>)
 8004f52:	601a      	str	r2, [r3, #0]
    hdma_lpuart_rx.Init.Request = DMA_REQUEST_4;
 8004f54:	4b38      	ldr	r3, [pc, #224]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f56:	2204      	movs	r2, #4
 8004f58:	605a      	str	r2, [r3, #4]
    hdma_lpuart_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f5a:	4b37      	ldr	r3, [pc, #220]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	609a      	str	r2, [r3, #8]
    hdma_lpuart_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004f60:	4b35      	ldr	r3, [pc, #212]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	60da      	str	r2, [r3, #12]
    hdma_lpuart_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004f66:	4b34      	ldr	r3, [pc, #208]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f68:	2280      	movs	r2, #128	; 0x80
 8004f6a:	611a      	str	r2, [r3, #16]
    hdma_lpuart_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004f6c:	4b32      	ldr	r3, [pc, #200]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f6e:	2200      	movs	r2, #0
 8004f70:	615a      	str	r2, [r3, #20]
    hdma_lpuart_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004f72:	4b31      	ldr	r3, [pc, #196]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f74:	2200      	movs	r2, #0
 8004f76:	619a      	str	r2, [r3, #24]
    hdma_lpuart_rx.Init.Mode = DMA_NORMAL;
 8004f78:	4b2f      	ldr	r3, [pc, #188]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	61da      	str	r2, [r3, #28]
    hdma_lpuart_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004f7e:	4b2e      	ldr	r3, [pc, #184]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart_rx) != HAL_OK)
 8004f84:	482c      	ldr	r0, [pc, #176]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f86:	f001 fd45 	bl	8006a14 <HAL_DMA_Init>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <HAL_UART_MspInit+0xe4>
    {
      Error_Handler();
 8004f90:	f7fc fd2f 	bl	80019f2 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart_rx);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	4a28      	ldr	r2, [pc, #160]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f98:	675a      	str	r2, [r3, #116]	; 0x74
 8004f9a:	4a27      	ldr	r2, [pc, #156]	; (8005038 <HAL_UART_MspInit+0x188>)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2100      	movs	r1, #0
 8004fa4:	2046      	movs	r0, #70	; 0x46
 8004fa6:	f001 fcfe 	bl	80069a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004faa:	2046      	movs	r0, #70	; 0x46
 8004fac:	f001 fd17 	bl	80069de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004fb0:	e03a      	b.n	8005028 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a22      	ldr	r2, [pc, #136]	; (8005040 <HAL_UART_MspInit+0x190>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d135      	bne.n	8005028 <HAL_UART_MspInit+0x178>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004fbc:	2301      	movs	r3, #1
 8004fbe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fc4:	f107 0318 	add.w	r3, r7, #24
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f005 fa35 	bl	800a438 <HAL_RCCEx_PeriphCLKConfig>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <HAL_UART_MspInit+0x128>
      Error_Handler();
 8004fd4:	f7fc fd0d 	bl	80019f2 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004fd8:	4b16      	ldr	r3, [pc, #88]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004fda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fdc:	4a15      	ldr	r2, [pc, #84]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004fde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004fe2:	6613      	str	r3, [r2, #96]	; 0x60
 8004fe4:	4b13      	ldr	r3, [pc, #76]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004fe6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fe8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004fec:	60fb      	str	r3, [r7, #12]
 8004fee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ff0:	4b10      	ldr	r3, [pc, #64]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ff4:	4a0f      	ldr	r2, [pc, #60]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004ff6:	f043 0302 	orr.w	r3, r3, #2
 8004ffa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004ffc:	4b0d      	ldr	r3, [pc, #52]	; (8005034 <HAL_UART_MspInit+0x184>)
 8004ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	60bb      	str	r3, [r7, #8]
 8005006:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005008:	23c0      	movs	r3, #192	; 0xc0
 800500a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800500c:	2302      	movs	r3, #2
 800500e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005010:	2300      	movs	r3, #0
 8005012:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005014:	2303      	movs	r3, #3
 8005016:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005018:	2307      	movs	r3, #7
 800501a:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800501c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005020:	4619      	mov	r1, r3
 8005022:	4808      	ldr	r0, [pc, #32]	; (8005044 <HAL_UART_MspInit+0x194>)
 8005024:	f001 ff78 	bl	8006f18 <HAL_GPIO_Init>
}
 8005028:	bf00      	nop
 800502a:	3780      	adds	r7, #128	; 0x80
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40008000 	.word	0x40008000
 8005034:	40021000 	.word	0x40021000
 8005038:	20001000 	.word	0x20001000
 800503c:	40020480 	.word	0x40020480
 8005040:	40013800 	.word	0x40013800
 8005044:	48000400 	.word	0x48000400

08005048 <HAL_UART_RxCpltCallback>:
  /* USER CODE END USART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
	oldPos = newPos; //keep track of the last position in the buffer
 8005050:	4b30      	ldr	r3, [pc, #192]	; (8005114 <HAL_UART_RxCpltCallback+0xcc>)
 8005052:	881a      	ldrh	r2, [r3, #0]
 8005054:	4b30      	ldr	r3, [pc, #192]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 8005056:	801a      	strh	r2, [r3, #0]
			if(oldPos + 64 > DataBuffer_SIZE){ //if the buffer is full, parse it, then reset the buffer
 8005058:	4b2f      	ldr	r3, [pc, #188]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 800505a:	881b      	ldrh	r3, [r3, #0]
 800505c:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8005060:	d922      	bls.n	80050a8 <HAL_UART_RxCpltCallback+0x60>

				uint16_t datatocopy = DataBuffer_SIZE-oldPos;  // find out how much space is left in the main buffer
 8005062:	4b2d      	ldr	r3, [pc, #180]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 8005064:	881b      	ldrh	r3, [r3, #0]
 8005066:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800506a:	81fb      	strh	r3, [r7, #14]
				memcpy ((uint8_t *)DataBuffer+oldPos, RxBuffer, datatocopy);  // copy data in that remaining space
 800506c:	4b2a      	ldr	r3, [pc, #168]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 800506e:	881b      	ldrh	r3, [r3, #0]
 8005070:	461a      	mov	r2, r3
 8005072:	4b2a      	ldr	r3, [pc, #168]	; (800511c <HAL_UART_RxCpltCallback+0xd4>)
 8005074:	4413      	add	r3, r2
 8005076:	89fa      	ldrh	r2, [r7, #14]
 8005078:	4929      	ldr	r1, [pc, #164]	; (8005120 <HAL_UART_RxCpltCallback+0xd8>)
 800507a:	4618      	mov	r0, r3
 800507c:	f010 f861 	bl	8015142 <memcpy>

				oldPos = 0;  // point to the start of the buffer
 8005080:	4b25      	ldr	r3, [pc, #148]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 8005082:	2200      	movs	r2, #0
 8005084:	801a      	strh	r2, [r3, #0]
				memcpy ((uint8_t *)DataBuffer, (uint8_t *)RxBuffer+datatocopy, (64-datatocopy));  // copy the remaining data
 8005086:	89fb      	ldrh	r3, [r7, #14]
 8005088:	4a25      	ldr	r2, [pc, #148]	; (8005120 <HAL_UART_RxCpltCallback+0xd8>)
 800508a:	1899      	adds	r1, r3, r2
 800508c:	89fb      	ldrh	r3, [r7, #14]
 800508e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005092:	461a      	mov	r2, r3
 8005094:	4821      	ldr	r0, [pc, #132]	; (800511c <HAL_UART_RxCpltCallback+0xd4>)
 8005096:	f010 f854 	bl	8015142 <memcpy>
				newPos = (64-datatocopy);  // update the position
 800509a:	89fb      	ldrh	r3, [r7, #14]
 800509c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	4b1c      	ldr	r3, [pc, #112]	; (8005114 <HAL_UART_RxCpltCallback+0xcc>)
 80050a4:	801a      	strh	r2, [r3, #0]
 80050a6:	e01e      	b.n	80050e6 <HAL_UART_RxCpltCallback+0x9e>
			}
			else{
				memcpy((uint8_t *)DataBuffer+oldPos, RxBuffer, 64); //copy received data to the buffer
 80050a8:	4b1b      	ldr	r3, [pc, #108]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	461a      	mov	r2, r3
 80050ae:	4b1b      	ldr	r3, [pc, #108]	; (800511c <HAL_UART_RxCpltCallback+0xd4>)
 80050b0:	441a      	add	r2, r3
 80050b2:	4b1b      	ldr	r3, [pc, #108]	; (8005120 <HAL_UART_RxCpltCallback+0xd8>)
 80050b4:	4610      	mov	r0, r2
 80050b6:	f103 0440 	add.w	r4, r3, #64	; 0x40
 80050ba:	4602      	mov	r2, r0
 80050bc:	4619      	mov	r1, r3
 80050be:	f8d1 c000 	ldr.w	ip, [r1]
 80050c2:	684e      	ldr	r6, [r1, #4]
 80050c4:	688d      	ldr	r5, [r1, #8]
 80050c6:	68c9      	ldr	r1, [r1, #12]
 80050c8:	f8c2 c000 	str.w	ip, [r2]
 80050cc:	6056      	str	r6, [r2, #4]
 80050ce:	6095      	str	r5, [r2, #8]
 80050d0:	60d1      	str	r1, [r2, #12]
 80050d2:	3310      	adds	r3, #16
 80050d4:	3010      	adds	r0, #16
 80050d6:	42a3      	cmp	r3, r4
 80050d8:	d1ef      	bne.n	80050ba <HAL_UART_RxCpltCallback+0x72>
				newPos = 64+oldPos; //update buffer position
 80050da:	4b0f      	ldr	r3, [pc, #60]	; (8005118 <HAL_UART_RxCpltCallback+0xd0>)
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	3340      	adds	r3, #64	; 0x40
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <HAL_UART_RxCpltCallback+0xcc>)
 80050e4:	801a      	strh	r2, [r3, #0]

			}
			HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//on recoit par dma à nouveau 64 caractères
 80050e6:	2240      	movs	r2, #64	; 0x40
 80050e8:	490d      	ldr	r1, [pc, #52]	; (8005120 <HAL_UART_RxCpltCallback+0xd8>)
 80050ea:	480e      	ldr	r0, [pc, #56]	; (8005124 <HAL_UART_RxCpltCallback+0xdc>)
 80050ec:	f006 feda 	bl	800bea4 <HAL_UART_Receive_DMA>
			__HAL_DMA_DISABLE_IT(&hdma_lpuart_rx, DMA_IT_HT);//on desactive l'interruption afin de ne pas être interrompu tout le temps
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <HAL_UART_RxCpltCallback+0xe0>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	681a      	ldr	r2, [r3, #0]
 80050f6:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <HAL_UART_RxCpltCallback+0xe0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 0204 	bic.w	r2, r2, #4
 80050fe:	601a      	str	r2, [r3, #0]

	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)RxBuffer, RxBuffer_SIZE);//l'appel de cette fonction réactive l'intérruption.
 8005100:	2240      	movs	r2, #64	; 0x40
 8005102:	4907      	ldr	r1, [pc, #28]	; (8005120 <HAL_UART_RxCpltCallback+0xd8>)
 8005104:	4807      	ldr	r0, [pc, #28]	; (8005124 <HAL_UART_RxCpltCallback+0xdc>)
 8005106:	f006 fecd 	bl	800bea4 <HAL_UART_Receive_DMA>
}
 800510a:	bf00      	nop
 800510c:	3714      	adds	r7, #20
 800510e:	46bd      	mov	sp, r7
 8005110:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005112:	bf00      	nop
 8005114:	2000046a 	.word	0x2000046a
 8005118:	20000468 	.word	0x20000468
 800511c:	200004ac 	.word	0x200004ac
 8005120:	2000046c 	.word	0x2000046c
 8005124:	20000ef0 	.word	0x20000ef0
 8005128:	20001000 	.word	0x20001000

0800512c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800512c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005164 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005130:	f7ff fde4 	bl	8004cfc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005134:	480c      	ldr	r0, [pc, #48]	; (8005168 <LoopForever+0x6>)
  ldr r1, =_edata
 8005136:	490d      	ldr	r1, [pc, #52]	; (800516c <LoopForever+0xa>)
  ldr r2, =_sidata
 8005138:	4a0d      	ldr	r2, [pc, #52]	; (8005170 <LoopForever+0xe>)
  movs r3, #0
 800513a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800513c:	e002      	b.n	8005144 <LoopCopyDataInit>

0800513e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800513e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005142:	3304      	adds	r3, #4

08005144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005148:	d3f9      	bcc.n	800513e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800514a:	4a0a      	ldr	r2, [pc, #40]	; (8005174 <LoopForever+0x12>)
  ldr r4, =_ebss
 800514c:	4c0a      	ldr	r4, [pc, #40]	; (8005178 <LoopForever+0x16>)
  movs r3, #0
 800514e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005150:	e001      	b.n	8005156 <LoopFillZerobss>

08005152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005154:	3204      	adds	r2, #4

08005156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005158:	d3fb      	bcc.n	8005152 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800515a:	f00f ffc3 	bl	80150e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800515e:	f7fc fb1b 	bl	8001798 <main>

08005162 <LoopForever>:

LoopForever:
    b LoopForever
 8005162:	e7fe      	b.n	8005162 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005164:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8005168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800516c:	200002f4 	.word	0x200002f4
  ldr r2, =_sidata
 8005170:	0801b270 	.word	0x0801b270
  ldr r2, =_sbss
 8005174:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 8005178:	20002390 	.word	0x20002390

0800517c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800517c:	e7fe      	b.n	800517c <CAN1_RX0_IRQHandler>

0800517e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800517e:	b580      	push	{r7, lr}
 8005180:	b082      	sub	sp, #8
 8005182:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005184:	2300      	movs	r3, #0
 8005186:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005188:	2003      	movs	r0, #3
 800518a:	f001 fc01 	bl	8006990 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800518e:	200f      	movs	r0, #15
 8005190:	f000 f80e 	bl	80051b0 <HAL_InitTick>
 8005194:	4603      	mov	r3, r0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d002      	beq.n	80051a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	71fb      	strb	r3, [r7, #7]
 800519e:	e001      	b.n	80051a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80051a0:	f7ff fc56 	bl	8004a50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80051a4:	79fb      	ldrb	r3, [r7, #7]
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3708      	adds	r7, #8
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
	...

080051b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b084      	sub	sp, #16
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80051b8:	2300      	movs	r3, #0
 80051ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80051bc:	4b17      	ldr	r3, [pc, #92]	; (800521c <HAL_InitTick+0x6c>)
 80051be:	781b      	ldrb	r3, [r3, #0]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d023      	beq.n	800520c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80051c4:	4b16      	ldr	r3, [pc, #88]	; (8005220 <HAL_InitTick+0x70>)
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	4b14      	ldr	r3, [pc, #80]	; (800521c <HAL_InitTick+0x6c>)
 80051ca:	781b      	ldrb	r3, [r3, #0]
 80051cc:	4619      	mov	r1, r3
 80051ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80051d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80051da:	4618      	mov	r0, r3
 80051dc:	f001 fc0d 	bl	80069fa <HAL_SYSTICK_Config>
 80051e0:	4603      	mov	r3, r0
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d10f      	bne.n	8005206 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b0f      	cmp	r3, #15
 80051ea:	d809      	bhi.n	8005200 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80051ec:	2200      	movs	r2, #0
 80051ee:	6879      	ldr	r1, [r7, #4]
 80051f0:	f04f 30ff 	mov.w	r0, #4294967295
 80051f4:	f001 fbd7 	bl	80069a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80051f8:	4a0a      	ldr	r2, [pc, #40]	; (8005224 <HAL_InitTick+0x74>)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6013      	str	r3, [r2, #0]
 80051fe:	e007      	b.n	8005210 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	73fb      	strb	r3, [r7, #15]
 8005204:	e004      	b.n	8005210 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	73fb      	strb	r3, [r7, #15]
 800520a:	e001      	b.n	8005210 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800520c:	2301      	movs	r3, #1
 800520e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005210:	7bfb      	ldrb	r3, [r7, #15]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	20000028 	.word	0x20000028
 8005220:	20000020 	.word	0x20000020
 8005224:	20000024 	.word	0x20000024

08005228 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005228:	b480      	push	{r7}
 800522a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800522c:	4b06      	ldr	r3, [pc, #24]	; (8005248 <HAL_IncTick+0x20>)
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	461a      	mov	r2, r3
 8005232:	4b06      	ldr	r3, [pc, #24]	; (800524c <HAL_IncTick+0x24>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4413      	add	r3, r2
 8005238:	4a04      	ldr	r2, [pc, #16]	; (800524c <HAL_IncTick+0x24>)
 800523a:	6013      	str	r3, [r2, #0]
}
 800523c:	bf00      	nop
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
 8005246:	bf00      	nop
 8005248:	20000028 	.word	0x20000028
 800524c:	20001048 	.word	0x20001048

08005250 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005250:	b480      	push	{r7}
 8005252:	af00      	add	r7, sp, #0
  return uwTick;
 8005254:	4b03      	ldr	r3, [pc, #12]	; (8005264 <HAL_GetTick+0x14>)
 8005256:	681b      	ldr	r3, [r3, #0]
}
 8005258:	4618      	mov	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	20001048 	.word	0x20001048

08005268 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005268:	b580      	push	{r7, lr}
 800526a:	b084      	sub	sp, #16
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005270:	f7ff ffee 	bl	8005250 <HAL_GetTick>
 8005274:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005280:	d005      	beq.n	800528e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005282:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <HAL_Delay+0x44>)
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	461a      	mov	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	4413      	add	r3, r2
 800528c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800528e:	bf00      	nop
 8005290:	f7ff ffde 	bl	8005250 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	429a      	cmp	r2, r3
 800529e:	d8f7      	bhi.n	8005290 <HAL_Delay+0x28>
  {
  }
}
 80052a0:	bf00      	nop
 80052a2:	bf00      	nop
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	20000028 	.word	0x20000028

080052b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	431a      	orrs	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	609a      	str	r2, [r3, #8]
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
 80052de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	431a      	orrs	r2, r3
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	609a      	str	r2, [r3, #8]
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	689b      	ldr	r3, [r3, #8]
 8005308:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800530c:	4618      	mov	r0, r3
 800530e:	370c      	adds	r7, #12
 8005310:	46bd      	mov	sp, r7
 8005312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005316:	4770      	bx	lr

08005318 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005318:	b480      	push	{r7}
 800531a:	b087      	sub	sp, #28
 800531c:	af00      	add	r7, sp, #0
 800531e:	60f8      	str	r0, [r7, #12]
 8005320:	60b9      	str	r1, [r7, #8]
 8005322:	607a      	str	r2, [r7, #4]
 8005324:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	3360      	adds	r3, #96	; 0x60
 800532a:	461a      	mov	r2, r3
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	4b08      	ldr	r3, [pc, #32]	; (800535c <LL_ADC_SetOffset+0x44>)
 800533a:	4013      	ands	r3, r2
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8005342:	683a      	ldr	r2, [r7, #0]
 8005344:	430a      	orrs	r2, r1
 8005346:	4313      	orrs	r3, r2
 8005348:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005350:	bf00      	nop
 8005352:	371c      	adds	r7, #28
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	03fff000 	.word	0x03fff000

08005360 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005360:	b480      	push	{r7}
 8005362:	b085      	sub	sp, #20
 8005364:	af00      	add	r7, sp, #0
 8005366:	6078      	str	r0, [r7, #4]
 8005368:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	3360      	adds	r3, #96	; 0x60
 800536e:	461a      	mov	r2, r3
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	4413      	add	r3, r2
 8005376:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8005380:	4618      	mov	r0, r3
 8005382:	3714      	adds	r7, #20
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800538c:	b480      	push	{r7}
 800538e:	b087      	sub	sp, #28
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	3360      	adds	r3, #96	; 0x60
 800539c:	461a      	mov	r2, r3
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	4413      	add	r3, r2
 80053a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	431a      	orrs	r2, r3
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80053b6:	bf00      	nop
 80053b8:	371c      	adds	r7, #28
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr

080053c2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b083      	sub	sp, #12
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	68db      	ldr	r3, [r3, #12]
 80053ce:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d101      	bne.n	80053da <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e000      	b.n	80053dc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	370c      	adds	r7, #12
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr

080053e8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80053e8:	b480      	push	{r7}
 80053ea:	b087      	sub	sp, #28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	3330      	adds	r3, #48	; 0x30
 80053f8:	461a      	mov	r2, r3
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	0a1b      	lsrs	r3, r3, #8
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	f003 030c 	and.w	r3, r3, #12
 8005404:	4413      	add	r3, r2
 8005406:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 031f 	and.w	r3, r3, #31
 8005412:	211f      	movs	r1, #31
 8005414:	fa01 f303 	lsl.w	r3, r1, r3
 8005418:	43db      	mvns	r3, r3
 800541a:	401a      	ands	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	0e9b      	lsrs	r3, r3, #26
 8005420:	f003 011f 	and.w	r1, r3, #31
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	f003 031f 	and.w	r3, r3, #31
 800542a:	fa01 f303 	lsl.w	r3, r1, r3
 800542e:	431a      	orrs	r2, r3
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005434:	bf00      	nop
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr

08005440 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800544c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005450:	2b00      	cmp	r3, #0
 8005452:	d101      	bne.n	8005458 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8005454:	2301      	movs	r3, #1
 8005456:	e000      	b.n	800545a <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8005458:	2300      	movs	r3, #0
}
 800545a:	4618      	mov	r0, r3
 800545c:	370c      	adds	r7, #12
 800545e:	46bd      	mov	sp, r7
 8005460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005464:	4770      	bx	lr

08005466 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005466:	b480      	push	{r7}
 8005468:	b087      	sub	sp, #28
 800546a:	af00      	add	r7, sp, #0
 800546c:	60f8      	str	r0, [r7, #12]
 800546e:	60b9      	str	r1, [r7, #8]
 8005470:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	3314      	adds	r3, #20
 8005476:	461a      	mov	r2, r3
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	0e5b      	lsrs	r3, r3, #25
 800547c:	009b      	lsls	r3, r3, #2
 800547e:	f003 0304 	and.w	r3, r3, #4
 8005482:	4413      	add	r3, r2
 8005484:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	0d1b      	lsrs	r3, r3, #20
 800548e:	f003 031f 	and.w	r3, r3, #31
 8005492:	2107      	movs	r1, #7
 8005494:	fa01 f303 	lsl.w	r3, r1, r3
 8005498:	43db      	mvns	r3, r3
 800549a:	401a      	ands	r2, r3
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	0d1b      	lsrs	r3, r3, #20
 80054a0:	f003 031f 	and.w	r3, r3, #31
 80054a4:	6879      	ldr	r1, [r7, #4]
 80054a6:	fa01 f303 	lsl.w	r3, r1, r3
 80054aa:	431a      	orrs	r2, r3
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80054b0:	bf00      	nop
 80054b2:	371c      	adds	r7, #28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	60f8      	str	r0, [r7, #12]
 80054c4:	60b9      	str	r1, [r7, #8]
 80054c6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054d4:	43db      	mvns	r3, r3
 80054d6:	401a      	ands	r2, r3
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f003 0318 	and.w	r3, r3, #24
 80054de:	4908      	ldr	r1, [pc, #32]	; (8005500 <LL_ADC_SetChannelSingleDiff+0x44>)
 80054e0:	40d9      	lsrs	r1, r3
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	400b      	ands	r3, r1
 80054e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ea:	431a      	orrs	r2, r3
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80054f2:	bf00      	nop
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	0007ffff 	.word	0x0007ffff

08005504 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	689b      	ldr	r3, [r3, #8]
 8005510:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8005514:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005518:	687a      	ldr	r2, [r7, #4]
 800551a:	6093      	str	r3, [r2, #8]
}
 800551c:	bf00      	nop
 800551e:	370c      	adds	r7, #12
 8005520:	46bd      	mov	sp, r7
 8005522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005526:	4770      	bx	lr

08005528 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005538:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800553c:	d101      	bne.n	8005542 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800553e:	2301      	movs	r3, #1
 8005540:	e000      	b.n	8005544 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005560:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005564:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800556c:	bf00      	nop
 800556e:	370c      	adds	r7, #12
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005578:	b480      	push	{r7}
 800557a:	b083      	sub	sp, #12
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005588:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800558c:	d101      	bne.n	8005592 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800558e:	2301      	movs	r3, #1
 8005590:	e000      	b.n	8005594 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	370c      	adds	r7, #12
 8005598:	46bd      	mov	sp, r7
 800559a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800559e:	4770      	bx	lr

080055a0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b083      	sub	sp, #12
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	689b      	ldr	r3, [r3, #8]
 80055ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055b4:	f043 0201 	orr.w	r2, r3, #1
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80055bc:	bf00      	nop
 80055be:	370c      	adds	r7, #12
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80055c8:	b480      	push	{r7}
 80055ca:	b083      	sub	sp, #12
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	689b      	ldr	r3, [r3, #8]
 80055d4:	f003 0301 	and.w	r3, r3, #1
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d101      	bne.n	80055e0 <LL_ADC_IsEnabled+0x18>
 80055dc:	2301      	movs	r3, #1
 80055de:	e000      	b.n	80055e2 <LL_ADC_IsEnabled+0x1a>
 80055e0:	2300      	movs	r3, #0
}
 80055e2:	4618      	mov	r0, r3
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b083      	sub	sp, #12
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005602:	f043 0204 	orr.w	r2, r3, #4
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005616:	b480      	push	{r7}
 8005618:	b083      	sub	sp, #12
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b04      	cmp	r3, #4
 8005628:	d101      	bne.n	800562e <LL_ADC_REG_IsConversionOngoing+0x18>
 800562a:	2301      	movs	r3, #1
 800562c:	e000      	b.n	8005630 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f003 0308 	and.w	r3, r3, #8
 800564c:	2b08      	cmp	r3, #8
 800564e:	d101      	bne.n	8005654 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005650:	2301      	movs	r3, #1
 8005652:	e000      	b.n	8005656 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005654:	2300      	movs	r3, #0
}
 8005656:	4618      	mov	r0, r3
 8005658:	370c      	adds	r7, #12
 800565a:	46bd      	mov	sp, r7
 800565c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005660:	4770      	bx	lr
	...

08005664 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	b088      	sub	sp, #32
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005670:	2300      	movs	r3, #0
 8005672:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e126      	b.n	80058cc <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	691b      	ldr	r3, [r3, #16]
 8005682:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005688:	2b00      	cmp	r3, #0
 800568a:	d109      	bne.n	80056a0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	f7fb fd35 	bl	80010fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4618      	mov	r0, r3
 80056a6:	f7ff ff3f 	bl	8005528 <LL_ADC_IsDeepPowerDownEnabled>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7ff ff25 	bl	8005504 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4618      	mov	r0, r3
 80056c0:	f7ff ff5a 	bl	8005578 <LL_ADC_IsInternalRegulatorEnabled>
 80056c4:	4603      	mov	r3, r0
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d115      	bne.n	80056f6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f7ff ff3e 	bl	8005550 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80056d4:	4b7f      	ldr	r3, [pc, #508]	; (80058d4 <HAL_ADC_Init+0x270>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	099b      	lsrs	r3, r3, #6
 80056da:	4a7f      	ldr	r2, [pc, #508]	; (80058d8 <HAL_ADC_Init+0x274>)
 80056dc:	fba2 2303 	umull	r2, r3, r2, r3
 80056e0:	099b      	lsrs	r3, r3, #6
 80056e2:	3301      	adds	r3, #1
 80056e4:	005b      	lsls	r3, r3, #1
 80056e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80056e8:	e002      	b.n	80056f0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1f9      	bne.n	80056ea <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4618      	mov	r0, r3
 80056fc:	f7ff ff3c 	bl	8005578 <LL_ADC_IsInternalRegulatorEnabled>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10d      	bne.n	8005722 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800570a:	f043 0210 	orr.w	r2, r3, #16
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005716:	f043 0201 	orr.w	r2, r3, #1
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7ff ff75 	bl	8005616 <LL_ADC_REG_IsConversionOngoing>
 800572c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005732:	f003 0310 	and.w	r3, r3, #16
 8005736:	2b00      	cmp	r3, #0
 8005738:	f040 80bf 	bne.w	80058ba <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2b00      	cmp	r3, #0
 8005740:	f040 80bb 	bne.w	80058ba <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005748:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800574c:	f043 0202 	orr.w	r2, r3, #2
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4618      	mov	r0, r3
 800575a:	f7ff ff35 	bl	80055c8 <LL_ADC_IsEnabled>
 800575e:	4603      	mov	r3, r0
 8005760:	2b00      	cmp	r3, #0
 8005762:	d10b      	bne.n	800577c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005764:	485d      	ldr	r0, [pc, #372]	; (80058dc <HAL_ADC_Init+0x278>)
 8005766:	f7ff ff2f 	bl	80055c8 <LL_ADC_IsEnabled>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d105      	bne.n	800577c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	4619      	mov	r1, r3
 8005776:	485a      	ldr	r0, [pc, #360]	; (80058e0 <HAL_ADC_Init+0x27c>)
 8005778:	f7ff fd9a 	bl	80052b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	7e5b      	ldrb	r3, [r3, #25]
 8005780:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005786:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800578c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8005792:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 3020 	ldrb.w	r3, [r3, #32]
 800579a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800579c:	4313      	orrs	r3, r2
 800579e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d106      	bne.n	80057b8 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ae:	3b01      	subs	r3, #1
 80057b0:	045b      	lsls	r3, r3, #17
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	4313      	orrs	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d009      	beq.n	80057d4 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057ce:	69ba      	ldr	r2, [r7, #24]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	68da      	ldr	r2, [r3, #12]
 80057da:	4b42      	ldr	r3, [pc, #264]	; (80058e4 <HAL_ADC_Init+0x280>)
 80057dc:	4013      	ands	r3, r2
 80057de:	687a      	ldr	r2, [r7, #4]
 80057e0:	6812      	ldr	r2, [r2, #0]
 80057e2:	69b9      	ldr	r1, [r7, #24]
 80057e4:	430b      	orrs	r3, r1
 80057e6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff ff25 	bl	800563c <LL_ADC_INJ_IsConversionOngoing>
 80057f2:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d13d      	bne.n	8005876 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d13a      	bne.n	8005876 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005804:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800580c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800580e:	4313      	orrs	r3, r2
 8005810:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800581c:	f023 0302 	bic.w	r3, r3, #2
 8005820:	687a      	ldr	r2, [r7, #4]
 8005822:	6812      	ldr	r2, [r2, #0]
 8005824:	69b9      	ldr	r1, [r7, #24]
 8005826:	430b      	orrs	r3, r1
 8005828:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005830:	2b01      	cmp	r3, #1
 8005832:	d118      	bne.n	8005866 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	691b      	ldr	r3, [r3, #16]
 800583a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800583e:	f023 0304 	bic.w	r3, r3, #4
 8005842:	687a      	ldr	r2, [r7, #4]
 8005844:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800584a:	4311      	orrs	r1, r2
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005850:	4311      	orrs	r1, r2
 8005852:	687a      	ldr	r2, [r7, #4]
 8005854:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8005856:	430a      	orrs	r2, r1
 8005858:	431a      	orrs	r2, r3
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0201 	orr.w	r2, r2, #1
 8005862:	611a      	str	r2, [r3, #16]
 8005864:	e007      	b.n	8005876 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	691a      	ldr	r2, [r3, #16]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 0201 	bic.w	r2, r2, #1
 8005874:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d10c      	bne.n	8005898 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005884:	f023 010f 	bic.w	r1, r3, #15
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	69db      	ldr	r3, [r3, #28]
 800588c:	1e5a      	subs	r2, r3, #1
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	430a      	orrs	r2, r1
 8005894:	631a      	str	r2, [r3, #48]	; 0x30
 8005896:	e007      	b.n	80058a8 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f022 020f 	bic.w	r2, r2, #15
 80058a6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058ac:	f023 0303 	bic.w	r3, r3, #3
 80058b0:	f043 0201 	orr.w	r2, r3, #1
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	655a      	str	r2, [r3, #84]	; 0x54
 80058b8:	e007      	b.n	80058ca <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80058be:	f043 0210 	orr.w	r2, r3, #16
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80058ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3720      	adds	r7, #32
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}
 80058d4:	20000020 	.word	0x20000020
 80058d8:	053e2d63 	.word	0x053e2d63
 80058dc:	50040000 	.word	0x50040000
 80058e0:	50040300 	.word	0x50040300
 80058e4:	fff0c007 	.word	0xfff0c007

080058e8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b086      	sub	sp, #24
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4618      	mov	r0, r3
 80058fa:	f7ff fe8c 	bl	8005616 <LL_ADC_REG_IsConversionOngoing>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d167      	bne.n	80059d4 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800590a:	2b01      	cmp	r3, #1
 800590c:	d101      	bne.n	8005912 <HAL_ADC_Start_DMA+0x2a>
 800590e:	2302      	movs	r3, #2
 8005910:	e063      	b.n	80059da <HAL_ADC_Start_DMA+0xf2>
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2201      	movs	r2, #1
 8005916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 fe1c 	bl	8006558 <ADC_Enable>
 8005920:	4603      	mov	r3, r0
 8005922:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005924:	7dfb      	ldrb	r3, [r7, #23]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d14f      	bne.n	80059ca <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800592e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005932:	f023 0301 	bic.w	r3, r3, #1
 8005936:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005942:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d006      	beq.n	8005958 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800594e:	f023 0206 	bic.w	r2, r3, #6
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	659a      	str	r2, [r3, #88]	; 0x58
 8005956:	e002      	b.n	800595e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	2200      	movs	r2, #0
 800595c:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005962:	4a20      	ldr	r2, [pc, #128]	; (80059e4 <HAL_ADC_Start_DMA+0xfc>)
 8005964:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800596a:	4a1f      	ldr	r2, [pc, #124]	; (80059e8 <HAL_ADC_Start_DMA+0x100>)
 800596c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005972:	4a1e      	ldr	r2, [pc, #120]	; (80059ec <HAL_ADC_Start_DMA+0x104>)
 8005974:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	221c      	movs	r2, #28
 800597c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	2200      	movs	r2, #0
 8005982:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	685a      	ldr	r2, [r3, #4]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0210 	orr.w	r2, r2, #16
 8005994:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68da      	ldr	r2, [r3, #12]
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f042 0201 	orr.w	r2, r2, #1
 80059a4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	3340      	adds	r3, #64	; 0x40
 80059b0:	4619      	mov	r1, r3
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f001 f8e5 	bl	8006b84 <HAL_DMA_Start_IT>
 80059ba:	4603      	mov	r3, r0
 80059bc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fe13 	bl	80055ee <LL_ADC_REG_StartConversion>
 80059c8:	e006      	b.n	80059d8 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80059d2:	e001      	b.n	80059d8 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80059d4:	2302      	movs	r3, #2
 80059d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80059d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3718      	adds	r7, #24
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}
 80059e2:	bf00      	nop
 80059e4:	08006665 	.word	0x08006665
 80059e8:	0800673d 	.word	0x0800673d
 80059ec:	08006759 	.word	0x08006759

080059f0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b088      	sub	sp, #32
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80059f8:	2300      	movs	r3, #0
 80059fa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	f003 0302 	and.w	r3, r3, #2
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d017      	beq.n	8005a46 <HAL_ADC_IRQHandler+0x56>
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f003 0302 	and.w	r3, r3, #2
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d012      	beq.n	8005a46 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a24:	f003 0310 	and.w	r3, r3, #16
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d105      	bne.n	8005a38 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a30:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 fecf 	bl	80067dc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	2202      	movs	r2, #2
 8005a44:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005a46:	69bb      	ldr	r3, [r7, #24]
 8005a48:	f003 0304 	and.w	r3, r3, #4
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d004      	beq.n	8005a5a <HAL_ADC_IRQHandler+0x6a>
 8005a50:	697b      	ldr	r3, [r7, #20]
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d109      	bne.n	8005a6e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d05e      	beq.n	8005b22 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	f003 0308 	and.w	r3, r3, #8
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d059      	beq.n	8005b22 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a72:	f003 0310 	and.w	r3, r3, #16
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d105      	bne.n	8005a86 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a7e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7ff fc99 	bl	80053c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d03e      	beq.n	8005b14 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d135      	bne.n	8005b14 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 0308 	and.w	r3, r3, #8
 8005ab2:	2b08      	cmp	r3, #8
 8005ab4:	d12e      	bne.n	8005b14 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7ff fdab 	bl	8005616 <LL_ADC_REG_IsConversionOngoing>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d11a      	bne.n	8005afc <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f022 020c 	bic.w	r2, r2, #12
 8005ad4:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ada:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ae6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d112      	bne.n	8005b14 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005af2:	f043 0201 	orr.w	r2, r3, #1
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54
 8005afa:	e00b      	b.n	8005b14 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b00:	f043 0210 	orr.w	r2, r3, #16
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b0c:	f043 0201 	orr.w	r2, r3, #1
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f7fb fb67 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	220c      	movs	r2, #12
 8005b20:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005b22:	69bb      	ldr	r3, [r7, #24]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d004      	beq.n	8005b36 <HAL_ADC_IRQHandler+0x146>
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d109      	bne.n	8005b4a <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005b36:	69bb      	ldr	r3, [r7, #24]
 8005b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d072      	beq.n	8005c26 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d06d      	beq.n	8005c26 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b4e:	f003 0310 	and.w	r3, r3, #16
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d105      	bne.n	8005b62 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7ff fc6a 	bl	8005440 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005b6c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7ff fc25 	bl	80053c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005b78:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	68db      	ldr	r3, [r3, #12]
 8005b80:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d047      	beq.n	8005c18 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d007      	beq.n	8005ba2 <HAL_ADC_IRQHandler+0x1b2>
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d03f      	beq.n	8005c18 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d13a      	bne.n	8005c18 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bac:	2b40      	cmp	r3, #64	; 0x40
 8005bae:	d133      	bne.n	8005c18 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005bb0:	693b      	ldr	r3, [r7, #16]
 8005bb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d12e      	bne.n	8005c18 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7ff fd3c 	bl	800563c <LL_ADC_INJ_IsConversionOngoing>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d11a      	bne.n	8005c00 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	685a      	ldr	r2, [r3, #4]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005bd8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bde:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	655a      	str	r2, [r3, #84]	; 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d112      	bne.n	8005c18 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bf6:	f043 0201 	orr.w	r2, r3, #1
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	655a      	str	r2, [r3, #84]	; 0x54
 8005bfe:	e00b      	b.n	8005c18 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c04:	f043 0210 	orr.w	r2, r3, #16
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	655a      	str	r2, [r3, #84]	; 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c10:	f043 0201 	orr.w	r2, r3, #1
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f000 fdb7 	bl	800678c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2260      	movs	r2, #96	; 0x60
 8005c24:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005c26:	69bb      	ldr	r3, [r7, #24]
 8005c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d011      	beq.n	8005c54 <HAL_ADC_IRQHandler+0x264>
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00c      	beq.n	8005c54 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c3e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005c46:	6878      	ldr	r0, [r7, #4]
 8005c48:	f000 f890 	bl	8005d6c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2280      	movs	r2, #128	; 0x80
 8005c52:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d012      	beq.n	8005c84 <HAL_ADC_IRQHandler+0x294>
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d00d      	beq.n	8005c84 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c6c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005c74:	6878      	ldr	r0, [r7, #4]
 8005c76:	f000 fd9d 	bl	80067b4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c82:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005c84:	69bb      	ldr	r3, [r7, #24]
 8005c86:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d012      	beq.n	8005cb4 <HAL_ADC_IRQHandler+0x2c4>
 8005c8e:	697b      	ldr	r3, [r7, #20]
 8005c90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00d      	beq.n	8005cb4 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005ca4:	6878      	ldr	r0, [r7, #4]
 8005ca6:	f000 fd8f 	bl	80067c8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cb2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005cb4:	69bb      	ldr	r3, [r7, #24]
 8005cb6:	f003 0310 	and.w	r3, r3, #16
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d02a      	beq.n	8005d14 <HAL_ADC_IRQHandler+0x324>
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d025      	beq.n	8005d14 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d102      	bne.n	8005cd6 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	61fb      	str	r3, [r7, #28]
 8005cd4:	e008      	b.n	8005ce8 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	f003 0301 	and.w	r3, r3, #1
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d001      	beq.n	8005ce8 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	2b01      	cmp	r3, #1
 8005cec:	d10e      	bne.n	8005d0c <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfe:	f043 0202 	orr.w	r2, r3, #2
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 f83a 	bl	8005d80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2210      	movs	r2, #16
 8005d12:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005d14:	69bb      	ldr	r3, [r7, #24]
 8005d16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d018      	beq.n	8005d50 <HAL_ADC_IRQHandler+0x360>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d013      	beq.n	8005d50 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d2c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d38:	f043 0208 	orr.w	r2, r3, #8
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d48:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 fd28 	bl	80067a0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005d50:	bf00      	nop
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d58:	b480      	push	{r7}
 8005d5a:	b083      	sub	sp, #12
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005d60:	bf00      	nop
 8005d62:	370c      	adds	r7, #12
 8005d64:	46bd      	mov	sp, r7
 8005d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6a:	4770      	bx	lr

08005d6c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005d74:	bf00      	nop
 8005d76:	370c      	adds	r7, #12
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr

08005d80 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005d80:	b480      	push	{r7}
 8005d82:	b083      	sub	sp, #12
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr

08005d94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b0b6      	sub	sp, #216	; 0xd8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005da4:	2300      	movs	r3, #0
 8005da6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_ADC_ConfigChannel+0x22>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e3bb      	b.n	800652e <HAL_ADC_ConfigChannel+0x79a>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff fc27 	bl	8005616 <LL_ADC_REG_IsConversionOngoing>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f040 83a0 	bne.w	8006510 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b05      	cmp	r3, #5
 8005dde:	d824      	bhi.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	685b      	ldr	r3, [r3, #4]
 8005de4:	3b02      	subs	r3, #2
 8005de6:	2b03      	cmp	r3, #3
 8005de8:	d81b      	bhi.n	8005e22 <HAL_ADC_ConfigChannel+0x8e>
 8005dea:	a201      	add	r2, pc, #4	; (adr r2, 8005df0 <HAL_ADC_ConfigChannel+0x5c>)
 8005dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005df0:	08005e01 	.word	0x08005e01
 8005df4:	08005e09 	.word	0x08005e09
 8005df8:	08005e11 	.word	0x08005e11
 8005dfc:	08005e19 	.word	0x08005e19
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005e00:	230c      	movs	r3, #12
 8005e02:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005e06:	e010      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005e08:	2312      	movs	r3, #18
 8005e0a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005e0e:	e00c      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005e10:	2318      	movs	r3, #24
 8005e12:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005e16:	e008      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005e18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005e1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005e20:	e003      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8005e22:	2306      	movs	r3, #6
 8005e24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005e28:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6818      	ldr	r0, [r3, #0]
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	461a      	mov	r2, r3
 8005e34:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8005e38:	f7ff fad6 	bl	80053e8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	4618      	mov	r0, r3
 8005e42:	f7ff fbe8 	bl	8005616 <LL_ADC_REG_IsConversionOngoing>
 8005e46:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f7ff fbf4 	bl	800563c <LL_ADC_INJ_IsConversionOngoing>
 8005e54:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005e58:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	f040 81a4 	bne.w	80061aa <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005e62:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 819f 	bne.w	80061aa <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6818      	ldr	r0, [r3, #0]
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	6819      	ldr	r1, [r3, #0]
 8005e74:	683b      	ldr	r3, [r7, #0]
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	461a      	mov	r2, r3
 8005e7a:	f7ff faf4 	bl	8005466 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	695a      	ldr	r2, [r3, #20]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	08db      	lsrs	r3, r3, #3
 8005e8a:	f003 0303 	and.w	r3, r3, #3
 8005e8e:	005b      	lsls	r3, r3, #1
 8005e90:	fa02 f303 	lsl.w	r3, r2, r3
 8005e94:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	691b      	ldr	r3, [r3, #16]
 8005e9c:	2b04      	cmp	r3, #4
 8005e9e:	d00a      	beq.n	8005eb6 <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6818      	ldr	r0, [r3, #0]
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	6919      	ldr	r1, [r3, #16]
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005eb0:	f7ff fa32 	bl	8005318 <LL_ADC_SetOffset>
 8005eb4:	e179      	b.n	80061aa <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2100      	movs	r1, #0
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	f7ff fa4f 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d10a      	bne.n	8005ee2 <HAL_ADC_ConfigChannel+0x14e>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2100      	movs	r1, #0
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff fa44 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	0e9b      	lsrs	r3, r3, #26
 8005edc:	f003 021f 	and.w	r2, r3, #31
 8005ee0:	e01e      	b.n	8005f20 <HAL_ADC_ConfigChannel+0x18c>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	2100      	movs	r1, #0
 8005ee8:	4618      	mov	r0, r3
 8005eea:	f7ff fa39 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005eee:	4603      	mov	r3, r0
 8005ef0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005ef8:	fa93 f3a3 	rbit	r3, r3
 8005efc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005f00:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8005f04:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005f08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d101      	bne.n	8005f14 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005f10:	2320      	movs	r3, #32
 8005f12:	e004      	b.n	8005f1e <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8005f14:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005f18:	fab3 f383 	clz	r3, r3
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d105      	bne.n	8005f38 <HAL_ADC_ConfigChannel+0x1a4>
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	0e9b      	lsrs	r3, r3, #26
 8005f32:	f003 031f 	and.w	r3, r3, #31
 8005f36:	e018      	b.n	8005f6a <HAL_ADC_ConfigChannel+0x1d6>
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005f44:	fa93 f3a3 	rbit	r3, r3
 8005f48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8005f4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005f50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8005f54:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8005f5c:	2320      	movs	r3, #32
 8005f5e:	e004      	b.n	8005f6a <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8005f60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8005f64:	fab3 f383 	clz	r3, r3
 8005f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d106      	bne.n	8005f7c <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2200      	movs	r2, #0
 8005f74:	2100      	movs	r1, #0
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7ff fa08 	bl	800538c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2101      	movs	r1, #1
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7ff f9ec 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10a      	bne.n	8005fa8 <HAL_ADC_ConfigChannel+0x214>
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2101      	movs	r1, #1
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7ff f9e1 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	0e9b      	lsrs	r3, r3, #26
 8005fa2:	f003 021f 	and.w	r2, r3, #31
 8005fa6:	e01e      	b.n	8005fe6 <HAL_ADC_ConfigChannel+0x252>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2101      	movs	r1, #1
 8005fae:	4618      	mov	r0, r3
 8005fb0:	f7ff f9d6 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005fbe:	fa93 f3a3 	rbit	r3, r3
 8005fc2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8005fc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005fca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8005fce:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8005fd6:	2320      	movs	r3, #32
 8005fd8:	e004      	b.n	8005fe4 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8005fda:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005fde:	fab3 f383 	clz	r3, r3
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d105      	bne.n	8005ffe <HAL_ADC_ConfigChannel+0x26a>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	0e9b      	lsrs	r3, r3, #26
 8005ff8:	f003 031f 	and.w	r3, r3, #31
 8005ffc:	e018      	b.n	8006030 <HAL_ADC_ConfigChannel+0x29c>
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006006:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800600a:	fa93 f3a3 	rbit	r3, r3
 800600e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8006012:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8006016:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800601a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800601e:	2b00      	cmp	r3, #0
 8006020:	d101      	bne.n	8006026 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8006022:	2320      	movs	r3, #32
 8006024:	e004      	b.n	8006030 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8006026:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800602a:	fab3 f383 	clz	r3, r3
 800602e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006030:	429a      	cmp	r2, r3
 8006032:	d106      	bne.n	8006042 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	2200      	movs	r2, #0
 800603a:	2101      	movs	r1, #1
 800603c:	4618      	mov	r0, r3
 800603e:	f7ff f9a5 	bl	800538c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2102      	movs	r1, #2
 8006048:	4618      	mov	r0, r3
 800604a:	f7ff f989 	bl	8005360 <LL_ADC_GetOffsetChannel>
 800604e:	4603      	mov	r3, r0
 8006050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006054:	2b00      	cmp	r3, #0
 8006056:	d10a      	bne.n	800606e <HAL_ADC_ConfigChannel+0x2da>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	2102      	movs	r1, #2
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff f97e 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8006064:	4603      	mov	r3, r0
 8006066:	0e9b      	lsrs	r3, r3, #26
 8006068:	f003 021f 	and.w	r2, r3, #31
 800606c:	e01e      	b.n	80060ac <HAL_ADC_ConfigChannel+0x318>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2102      	movs	r1, #2
 8006074:	4618      	mov	r0, r3
 8006076:	f7ff f973 	bl	8005360 <LL_ADC_GetOffsetChannel>
 800607a:	4603      	mov	r3, r0
 800607c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006080:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006084:	fa93 f3a3 	rbit	r3, r3
 8006088:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 800608c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006090:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8006094:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006098:	2b00      	cmp	r3, #0
 800609a:	d101      	bne.n	80060a0 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 800609c:	2320      	movs	r3, #32
 800609e:	e004      	b.n	80060aa <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 80060a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80060a4:	fab3 f383 	clz	r3, r3
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d105      	bne.n	80060c4 <HAL_ADC_ConfigChannel+0x330>
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	0e9b      	lsrs	r3, r3, #26
 80060be:	f003 031f 	and.w	r3, r3, #31
 80060c2:	e014      	b.n	80060ee <HAL_ADC_ConfigChannel+0x35a>
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80060cc:	fa93 f3a3 	rbit	r3, r3
 80060d0:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 80060d2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80060d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 80060d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80060e0:	2320      	movs	r3, #32
 80060e2:	e004      	b.n	80060ee <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80060e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80060e8:	fab3 f383 	clz	r3, r3
 80060ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d106      	bne.n	8006100 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	2200      	movs	r2, #0
 80060f8:	2102      	movs	r1, #2
 80060fa:	4618      	mov	r0, r3
 80060fc:	f7ff f946 	bl	800538c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	2103      	movs	r1, #3
 8006106:	4618      	mov	r0, r3
 8006108:	f7ff f92a 	bl	8005360 <LL_ADC_GetOffsetChannel>
 800610c:	4603      	mov	r3, r0
 800610e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10a      	bne.n	800612c <HAL_ADC_ConfigChannel+0x398>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2103      	movs	r1, #3
 800611c:	4618      	mov	r0, r3
 800611e:	f7ff f91f 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8006122:	4603      	mov	r3, r0
 8006124:	0e9b      	lsrs	r3, r3, #26
 8006126:	f003 021f 	and.w	r2, r3, #31
 800612a:	e017      	b.n	800615c <HAL_ADC_ConfigChannel+0x3c8>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2103      	movs	r1, #3
 8006132:	4618      	mov	r0, r3
 8006134:	f7ff f914 	bl	8005360 <LL_ADC_GetOffsetChannel>
 8006138:	4603      	mov	r3, r0
 800613a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800613e:	fa93 f3a3 	rbit	r3, r3
 8006142:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8006144:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006146:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8006148:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 800614e:	2320      	movs	r3, #32
 8006150:	e003      	b.n	800615a <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8006152:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006154:	fab3 f383 	clz	r3, r3
 8006158:	b2db      	uxtb	r3, r3
 800615a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006164:	2b00      	cmp	r3, #0
 8006166:	d105      	bne.n	8006174 <HAL_ADC_ConfigChannel+0x3e0>
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	0e9b      	lsrs	r3, r3, #26
 800616e:	f003 031f 	and.w	r3, r3, #31
 8006172:	e011      	b.n	8006198 <HAL_ADC_ConfigChannel+0x404>
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800617a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800617c:	fa93 f3a3 	rbit	r3, r3
 8006180:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8006182:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006184:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8006186:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006188:	2b00      	cmp	r3, #0
 800618a:	d101      	bne.n	8006190 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 800618c:	2320      	movs	r3, #32
 800618e:	e003      	b.n	8006198 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8006190:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006192:	fab3 f383 	clz	r3, r3
 8006196:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006198:	429a      	cmp	r2, r3
 800619a:	d106      	bne.n	80061aa <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2200      	movs	r2, #0
 80061a2:	2103      	movs	r1, #3
 80061a4:	4618      	mov	r0, r3
 80061a6:	f7ff f8f1 	bl	800538c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f7ff fa0a 	bl	80055c8 <LL_ADC_IsEnabled>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f040 8140 	bne.w	800643c <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6818      	ldr	r0, [r3, #0]
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	6819      	ldr	r1, [r3, #0]
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	68db      	ldr	r3, [r3, #12]
 80061c8:	461a      	mov	r2, r3
 80061ca:	f7ff f977 	bl	80054bc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	68db      	ldr	r3, [r3, #12]
 80061d2:	4a8f      	ldr	r2, [pc, #572]	; (8006410 <HAL_ADC_ConfigChannel+0x67c>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	f040 8131 	bne.w	800643c <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <HAL_ADC_ConfigChannel+0x46e>
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	0e9b      	lsrs	r3, r3, #26
 80061f0:	3301      	adds	r3, #1
 80061f2:	f003 031f 	and.w	r3, r3, #31
 80061f6:	2b09      	cmp	r3, #9
 80061f8:	bf94      	ite	ls
 80061fa:	2301      	movls	r3, #1
 80061fc:	2300      	movhi	r3, #0
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	e019      	b.n	8006236 <HAL_ADC_ConfigChannel+0x4a2>
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006208:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800620a:	fa93 f3a3 	rbit	r3, r3
 800620e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8006210:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006212:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8006214:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006216:	2b00      	cmp	r3, #0
 8006218:	d101      	bne.n	800621e <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800621a:	2320      	movs	r3, #32
 800621c:	e003      	b.n	8006226 <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 800621e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006220:	fab3 f383 	clz	r3, r3
 8006224:	b2db      	uxtb	r3, r3
 8006226:	3301      	adds	r3, #1
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	2b09      	cmp	r3, #9
 800622e:	bf94      	ite	ls
 8006230:	2301      	movls	r3, #1
 8006232:	2300      	movhi	r3, #0
 8006234:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006236:	2b00      	cmp	r3, #0
 8006238:	d079      	beq.n	800632e <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006242:	2b00      	cmp	r3, #0
 8006244:	d107      	bne.n	8006256 <HAL_ADC_ConfigChannel+0x4c2>
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	0e9b      	lsrs	r3, r3, #26
 800624c:	3301      	adds	r3, #1
 800624e:	069b      	lsls	r3, r3, #26
 8006250:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006254:	e015      	b.n	8006282 <HAL_ADC_ConfigChannel+0x4ee>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800625e:	fa93 f3a3 	rbit	r3, r3
 8006262:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8006264:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006266:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8006268:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 800626e:	2320      	movs	r3, #32
 8006270:	e003      	b.n	800627a <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8006272:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006274:	fab3 f383 	clz	r3, r3
 8006278:	b2db      	uxtb	r3, r3
 800627a:	3301      	adds	r3, #1
 800627c:	069b      	lsls	r3, r3, #26
 800627e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800628a:	2b00      	cmp	r3, #0
 800628c:	d109      	bne.n	80062a2 <HAL_ADC_ConfigChannel+0x50e>
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	0e9b      	lsrs	r3, r3, #26
 8006294:	3301      	adds	r3, #1
 8006296:	f003 031f 	and.w	r3, r3, #31
 800629a:	2101      	movs	r1, #1
 800629c:	fa01 f303 	lsl.w	r3, r1, r3
 80062a0:	e017      	b.n	80062d2 <HAL_ADC_ConfigChannel+0x53e>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062aa:	fa93 f3a3 	rbit	r3, r3
 80062ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80062b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b2:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80062b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d101      	bne.n	80062be <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80062ba:	2320      	movs	r3, #32
 80062bc:	e003      	b.n	80062c6 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80062be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062c0:	fab3 f383 	clz	r3, r3
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	3301      	adds	r3, #1
 80062c8:	f003 031f 	and.w	r3, r3, #31
 80062cc:	2101      	movs	r1, #1
 80062ce:	fa01 f303 	lsl.w	r3, r1, r3
 80062d2:	ea42 0103 	orr.w	r1, r2, r3
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10a      	bne.n	80062f8 <HAL_ADC_ConfigChannel+0x564>
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	0e9b      	lsrs	r3, r3, #26
 80062e8:	3301      	adds	r3, #1
 80062ea:	f003 021f 	and.w	r2, r3, #31
 80062ee:	4613      	mov	r3, r2
 80062f0:	005b      	lsls	r3, r3, #1
 80062f2:	4413      	add	r3, r2
 80062f4:	051b      	lsls	r3, r3, #20
 80062f6:	e018      	b.n	800632a <HAL_ADC_ConfigChannel+0x596>
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006300:	fa93 f3a3 	rbit	r3, r3
 8006304:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8006306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006308:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800630a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630c:	2b00      	cmp	r3, #0
 800630e:	d101      	bne.n	8006314 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8006310:	2320      	movs	r3, #32
 8006312:	e003      	b.n	800631c <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8006314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006316:	fab3 f383 	clz	r3, r3
 800631a:	b2db      	uxtb	r3, r3
 800631c:	3301      	adds	r3, #1
 800631e:	f003 021f 	and.w	r2, r3, #31
 8006322:	4613      	mov	r3, r2
 8006324:	005b      	lsls	r3, r3, #1
 8006326:	4413      	add	r3, r2
 8006328:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800632a:	430b      	orrs	r3, r1
 800632c:	e081      	b.n	8006432 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006336:	2b00      	cmp	r3, #0
 8006338:	d107      	bne.n	800634a <HAL_ADC_ConfigChannel+0x5b6>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	0e9b      	lsrs	r3, r3, #26
 8006340:	3301      	adds	r3, #1
 8006342:	069b      	lsls	r3, r3, #26
 8006344:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006348:	e015      	b.n	8006376 <HAL_ADC_ConfigChannel+0x5e2>
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006352:	fa93 f3a3 	rbit	r3, r3
 8006356:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8006358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800635c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8006362:	2320      	movs	r3, #32
 8006364:	e003      	b.n	800636e <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8006366:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006368:	fab3 f383 	clz	r3, r3
 800636c:	b2db      	uxtb	r3, r3
 800636e:	3301      	adds	r3, #1
 8006370:	069b      	lsls	r3, r3, #26
 8006372:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637e:	2b00      	cmp	r3, #0
 8006380:	d109      	bne.n	8006396 <HAL_ADC_ConfigChannel+0x602>
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	0e9b      	lsrs	r3, r3, #26
 8006388:	3301      	adds	r3, #1
 800638a:	f003 031f 	and.w	r3, r3, #31
 800638e:	2101      	movs	r1, #1
 8006390:	fa01 f303 	lsl.w	r3, r1, r3
 8006394:	e017      	b.n	80063c6 <HAL_ADC_ConfigChannel+0x632>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	fa93 f3a3 	rbit	r3, r3
 80063a2:	61bb      	str	r3, [r7, #24]
  return result;
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80063a8:	6a3b      	ldr	r3, [r7, #32]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80063ae:	2320      	movs	r3, #32
 80063b0:	e003      	b.n	80063ba <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80063b2:	6a3b      	ldr	r3, [r7, #32]
 80063b4:	fab3 f383 	clz	r3, r3
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	3301      	adds	r3, #1
 80063bc:	f003 031f 	and.w	r3, r3, #31
 80063c0:	2101      	movs	r1, #1
 80063c2:	fa01 f303 	lsl.w	r3, r1, r3
 80063c6:	ea42 0103 	orr.w	r1, r2, r3
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d10d      	bne.n	80063f2 <HAL_ADC_ConfigChannel+0x65e>
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	0e9b      	lsrs	r3, r3, #26
 80063dc:	3301      	adds	r3, #1
 80063de:	f003 021f 	and.w	r2, r3, #31
 80063e2:	4613      	mov	r3, r2
 80063e4:	005b      	lsls	r3, r3, #1
 80063e6:	4413      	add	r3, r2
 80063e8:	3b1e      	subs	r3, #30
 80063ea:	051b      	lsls	r3, r3, #20
 80063ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80063f0:	e01e      	b.n	8006430 <HAL_ADC_ConfigChannel+0x69c>
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063f8:	693b      	ldr	r3, [r7, #16]
 80063fa:	fa93 f3a3 	rbit	r3, r3
 80063fe:	60fb      	str	r3, [r7, #12]
  return result;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	2b00      	cmp	r3, #0
 8006408:	d104      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800640a:	2320      	movs	r3, #32
 800640c:	e006      	b.n	800641c <HAL_ADC_ConfigChannel+0x688>
 800640e:	bf00      	nop
 8006410:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8006414:	697b      	ldr	r3, [r7, #20]
 8006416:	fab3 f383 	clz	r3, r3
 800641a:	b2db      	uxtb	r3, r3
 800641c:	3301      	adds	r3, #1
 800641e:	f003 021f 	and.w	r2, r3, #31
 8006422:	4613      	mov	r3, r2
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	4413      	add	r3, r2
 8006428:	3b1e      	subs	r3, #30
 800642a:	051b      	lsls	r3, r3, #20
 800642c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006430:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006436:	4619      	mov	r1, r3
 8006438:	f7ff f815 	bl	8005466 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	4b3d      	ldr	r3, [pc, #244]	; (8006538 <HAL_ADC_ConfigChannel+0x7a4>)
 8006442:	4013      	ands	r3, r2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d06c      	beq.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006448:	483c      	ldr	r0, [pc, #240]	; (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800644a:	f7fe ff57 	bl	80052fc <LL_ADC_GetCommonPathInternalCh>
 800644e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a3a      	ldr	r2, [pc, #232]	; (8006540 <HAL_ADC_ConfigChannel+0x7ac>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d127      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800645c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006460:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d121      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a35      	ldr	r2, [pc, #212]	; (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d157      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006472:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006476:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800647a:	4619      	mov	r1, r3
 800647c:	482f      	ldr	r0, [pc, #188]	; (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800647e:	f7fe ff2a 	bl	80052d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006482:	4b31      	ldr	r3, [pc, #196]	; (8006548 <HAL_ADC_ConfigChannel+0x7b4>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	099b      	lsrs	r3, r3, #6
 8006488:	4a30      	ldr	r2, [pc, #192]	; (800654c <HAL_ADC_ConfigChannel+0x7b8>)
 800648a:	fba2 2303 	umull	r2, r3, r2, r3
 800648e:	099b      	lsrs	r3, r3, #6
 8006490:	1c5a      	adds	r2, r3, #1
 8006492:	4613      	mov	r3, r2
 8006494:	005b      	lsls	r3, r3, #1
 8006496:	4413      	add	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800649c:	e002      	b.n	80064a4 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 800649e:	68bb      	ldr	r3, [r7, #8]
 80064a0:	3b01      	subs	r3, #1
 80064a2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d1f9      	bne.n	800649e <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80064aa:	e03a      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a27      	ldr	r2, [pc, #156]	; (8006550 <HAL_ADC_ConfigChannel+0x7bc>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d113      	bne.n	80064de <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80064b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d10d      	bne.n	80064de <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	4a1f      	ldr	r2, [pc, #124]	; (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d12a      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80064d4:	4619      	mov	r1, r3
 80064d6:	4819      	ldr	r0, [pc, #100]	; (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 80064d8:	f7fe fefd 	bl	80052d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80064dc:	e021      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80064de:	683b      	ldr	r3, [r7, #0]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a1c      	ldr	r2, [pc, #112]	; (8006554 <HAL_ADC_ConfigChannel+0x7c0>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d11c      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80064e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80064ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d116      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a12      	ldr	r2, [pc, #72]	; (8006544 <HAL_ADC_ConfigChannel+0x7b0>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d111      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006502:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006506:	4619      	mov	r1, r3
 8006508:	480c      	ldr	r0, [pc, #48]	; (800653c <HAL_ADC_ConfigChannel+0x7a8>)
 800650a:	f7fe fee4 	bl	80052d6 <LL_ADC_SetCommonPathInternalCh>
 800650e:	e008      	b.n	8006522 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006514:	f043 0220 	orr.w	r2, r3, #32
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800651c:	2301      	movs	r3, #1
 800651e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2200      	movs	r2, #0
 8006526:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800652a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800652e:	4618      	mov	r0, r3
 8006530:	37d8      	adds	r7, #216	; 0xd8
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	80080000 	.word	0x80080000
 800653c:	50040300 	.word	0x50040300
 8006540:	c7520000 	.word	0xc7520000
 8006544:	50040000 	.word	0x50040000
 8006548:	20000020 	.word	0x20000020
 800654c:	053e2d63 	.word	0x053e2d63
 8006550:	cb840000 	.word	0xcb840000
 8006554:	80000001 	.word	0x80000001

08006558 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b084      	sub	sp, #16
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006560:	2300      	movs	r3, #0
 8006562:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4618      	mov	r0, r3
 800656a:	f7ff f82d 	bl	80055c8 <LL_ADC_IsEnabled>
 800656e:	4603      	mov	r3, r0
 8006570:	2b00      	cmp	r3, #0
 8006572:	d169      	bne.n	8006648 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	689a      	ldr	r2, [r3, #8]
 800657a:	4b36      	ldr	r3, [pc, #216]	; (8006654 <ADC_Enable+0xfc>)
 800657c:	4013      	ands	r3, r2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d00d      	beq.n	800659e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006586:	f043 0210 	orr.w	r2, r3, #16
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006592:	f043 0201 	orr.w	r2, r3, #1
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e055      	b.n	800664a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7fe fffc 	bl	80055a0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80065a8:	482b      	ldr	r0, [pc, #172]	; (8006658 <ADC_Enable+0x100>)
 80065aa:	f7fe fea7 	bl	80052fc <LL_ADC_GetCommonPathInternalCh>
 80065ae:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80065b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d013      	beq.n	80065e0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80065b8:	4b28      	ldr	r3, [pc, #160]	; (800665c <ADC_Enable+0x104>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	099b      	lsrs	r3, r3, #6
 80065be:	4a28      	ldr	r2, [pc, #160]	; (8006660 <ADC_Enable+0x108>)
 80065c0:	fba2 2303 	umull	r2, r3, r2, r3
 80065c4:	099b      	lsrs	r3, r3, #6
 80065c6:	1c5a      	adds	r2, r3, #1
 80065c8:	4613      	mov	r3, r2
 80065ca:	005b      	lsls	r3, r3, #1
 80065cc:	4413      	add	r3, r2
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065d2:	e002      	b.n	80065da <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	3b01      	subs	r3, #1
 80065d8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d1f9      	bne.n	80065d4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80065e0:	f7fe fe36 	bl	8005250 <HAL_GetTick>
 80065e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065e6:	e028      	b.n	800663a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4618      	mov	r0, r3
 80065ee:	f7fe ffeb 	bl	80055c8 <LL_ADC_IsEnabled>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d104      	bne.n	8006602 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4618      	mov	r0, r3
 80065fe:	f7fe ffcf 	bl	80055a0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006602:	f7fe fe25 	bl	8005250 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d914      	bls.n	800663a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b01      	cmp	r3, #1
 800661c:	d00d      	beq.n	800663a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006622:	f043 0210 	orr.w	r2, r3, #16
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800662e:	f043 0201 	orr.w	r2, r3, #1
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e007      	b.n	800664a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	2b01      	cmp	r3, #1
 8006646:	d1cf      	bne.n	80065e8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	3710      	adds	r7, #16
 800664e:	46bd      	mov	sp, r7
 8006650:	bd80      	pop	{r7, pc}
 8006652:	bf00      	nop
 8006654:	8000003f 	.word	0x8000003f
 8006658:	50040300 	.word	0x50040300
 800665c:	20000020 	.word	0x20000020
 8006660:	053e2d63 	.word	0x053e2d63

08006664 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b084      	sub	sp, #16
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006670:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006676:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800667a:	2b00      	cmp	r3, #0
 800667c:	d14b      	bne.n	8006716 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006682:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f003 0308 	and.w	r3, r3, #8
 8006694:	2b00      	cmp	r3, #0
 8006696:	d021      	beq.n	80066dc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4618      	mov	r0, r3
 800669e:	f7fe fe90 	bl	80053c2 <LL_ADC_REG_IsTriggerSourceSWStart>
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d032      	beq.n	800670e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d12b      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066c6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d11f      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066d2:	f043 0201 	orr.w	r2, r3, #1
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	655a      	str	r2, [r3, #84]	; 0x54
 80066da:	e018      	b.n	800670e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68db      	ldr	r3, [r3, #12]
 80066e2:	f003 0302 	and.w	r3, r3, #2
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d111      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d105      	bne.n	800670e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006706:	f043 0201 	orr.w	r2, r3, #1
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800670e:	68f8      	ldr	r0, [r7, #12]
 8006710:	f7fa fd6a 	bl	80011e8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006714:	e00e      	b.n	8006734 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671a:	f003 0310 	and.w	r3, r3, #16
 800671e:	2b00      	cmp	r3, #0
 8006720:	d003      	beq.n	800672a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006722:	68f8      	ldr	r0, [r7, #12]
 8006724:	f7ff fb2c 	bl	8005d80 <HAL_ADC_ErrorCallback>
}
 8006728:	e004      	b.n	8006734 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800672e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	4798      	blx	r3
}
 8006734:	bf00      	nop
 8006736:	3710      	adds	r7, #16
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b084      	sub	sp, #16
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006748:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f7ff fb04 	bl	8005d58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006750:	bf00      	nop
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006764:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800676a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006776:	f043 0204 	orr.w	r2, r3, #4
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800677e:	68f8      	ldr	r0, [r7, #12]
 8006780:	f7ff fafe 	bl	8005d80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006784:	bf00      	nop
 8006786:	3710      	adds	r7, #16
 8006788:	46bd      	mov	sp, r7
 800678a:	bd80      	pop	{r7, pc}

0800678c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800678c:	b480      	push	{r7}
 800678e:	b083      	sub	sp, #12
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006794:	bf00      	nop
 8006796:	370c      	adds	r7, #12
 8006798:	46bd      	mov	sp, r7
 800679a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679e:	4770      	bx	lr

080067a0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b085      	sub	sp, #20
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006800:	4b0c      	ldr	r3, [pc, #48]	; (8006834 <__NVIC_SetPriorityGrouping+0x44>)
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006806:	68ba      	ldr	r2, [r7, #8]
 8006808:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800680c:	4013      	ands	r3, r2
 800680e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006818:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800681c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006822:	4a04      	ldr	r2, [pc, #16]	; (8006834 <__NVIC_SetPriorityGrouping+0x44>)
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	60d3      	str	r3, [r2, #12]
}
 8006828:	bf00      	nop
 800682a:	3714      	adds	r7, #20
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr
 8006834:	e000ed00 	.word	0xe000ed00

08006838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006838:	b480      	push	{r7}
 800683a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800683c:	4b04      	ldr	r3, [pc, #16]	; (8006850 <__NVIC_GetPriorityGrouping+0x18>)
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	0a1b      	lsrs	r3, r3, #8
 8006842:	f003 0307 	and.w	r3, r3, #7
}
 8006846:	4618      	mov	r0, r3
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	e000ed00 	.word	0xe000ed00

08006854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	4603      	mov	r3, r0
 800685c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800685e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006862:	2b00      	cmp	r3, #0
 8006864:	db0b      	blt.n	800687e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006866:	79fb      	ldrb	r3, [r7, #7]
 8006868:	f003 021f 	and.w	r2, r3, #31
 800686c:	4907      	ldr	r1, [pc, #28]	; (800688c <__NVIC_EnableIRQ+0x38>)
 800686e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006872:	095b      	lsrs	r3, r3, #5
 8006874:	2001      	movs	r0, #1
 8006876:	fa00 f202 	lsl.w	r2, r0, r2
 800687a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800687e:	bf00      	nop
 8006880:	370c      	adds	r7, #12
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	e000e100 	.word	0xe000e100

08006890 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006890:	b480      	push	{r7}
 8006892:	b083      	sub	sp, #12
 8006894:	af00      	add	r7, sp, #0
 8006896:	4603      	mov	r3, r0
 8006898:	6039      	str	r1, [r7, #0]
 800689a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800689c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	db0a      	blt.n	80068ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068a4:	683b      	ldr	r3, [r7, #0]
 80068a6:	b2da      	uxtb	r2, r3
 80068a8:	490c      	ldr	r1, [pc, #48]	; (80068dc <__NVIC_SetPriority+0x4c>)
 80068aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068ae:	0112      	lsls	r2, r2, #4
 80068b0:	b2d2      	uxtb	r2, r2
 80068b2:	440b      	add	r3, r1
 80068b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80068b8:	e00a      	b.n	80068d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	b2da      	uxtb	r2, r3
 80068be:	4908      	ldr	r1, [pc, #32]	; (80068e0 <__NVIC_SetPriority+0x50>)
 80068c0:	79fb      	ldrb	r3, [r7, #7]
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	3b04      	subs	r3, #4
 80068c8:	0112      	lsls	r2, r2, #4
 80068ca:	b2d2      	uxtb	r2, r2
 80068cc:	440b      	add	r3, r1
 80068ce:	761a      	strb	r2, [r3, #24]
}
 80068d0:	bf00      	nop
 80068d2:	370c      	adds	r7, #12
 80068d4:	46bd      	mov	sp, r7
 80068d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068da:	4770      	bx	lr
 80068dc:	e000e100 	.word	0xe000e100
 80068e0:	e000ed00 	.word	0xe000ed00

080068e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b089      	sub	sp, #36	; 0x24
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	f1c3 0307 	rsb	r3, r3, #7
 80068fe:	2b04      	cmp	r3, #4
 8006900:	bf28      	it	cs
 8006902:	2304      	movcs	r3, #4
 8006904:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006906:	69fb      	ldr	r3, [r7, #28]
 8006908:	3304      	adds	r3, #4
 800690a:	2b06      	cmp	r3, #6
 800690c:	d902      	bls.n	8006914 <NVIC_EncodePriority+0x30>
 800690e:	69fb      	ldr	r3, [r7, #28]
 8006910:	3b03      	subs	r3, #3
 8006912:	e000      	b.n	8006916 <NVIC_EncodePriority+0x32>
 8006914:	2300      	movs	r3, #0
 8006916:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006918:	f04f 32ff 	mov.w	r2, #4294967295
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	fa02 f303 	lsl.w	r3, r2, r3
 8006922:	43da      	mvns	r2, r3
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	401a      	ands	r2, r3
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800692c:	f04f 31ff 	mov.w	r1, #4294967295
 8006930:	697b      	ldr	r3, [r7, #20]
 8006932:	fa01 f303 	lsl.w	r3, r1, r3
 8006936:	43d9      	mvns	r1, r3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800693c:	4313      	orrs	r3, r2
         );
}
 800693e:	4618      	mov	r0, r3
 8006940:	3724      	adds	r7, #36	; 0x24
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr
	...

0800694c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b082      	sub	sp, #8
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	3b01      	subs	r3, #1
 8006958:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800695c:	d301      	bcc.n	8006962 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800695e:	2301      	movs	r3, #1
 8006960:	e00f      	b.n	8006982 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006962:	4a0a      	ldr	r2, [pc, #40]	; (800698c <SysTick_Config+0x40>)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3b01      	subs	r3, #1
 8006968:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800696a:	210f      	movs	r1, #15
 800696c:	f04f 30ff 	mov.w	r0, #4294967295
 8006970:	f7ff ff8e 	bl	8006890 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006974:	4b05      	ldr	r3, [pc, #20]	; (800698c <SysTick_Config+0x40>)
 8006976:	2200      	movs	r2, #0
 8006978:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800697a:	4b04      	ldr	r3, [pc, #16]	; (800698c <SysTick_Config+0x40>)
 800697c:	2207      	movs	r2, #7
 800697e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3708      	adds	r7, #8
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}
 800698a:	bf00      	nop
 800698c:	e000e010 	.word	0xe000e010

08006990 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b082      	sub	sp, #8
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f7ff ff29 	bl	80067f0 <__NVIC_SetPriorityGrouping>
}
 800699e:	bf00      	nop
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b086      	sub	sp, #24
 80069aa:	af00      	add	r7, sp, #0
 80069ac:	4603      	mov	r3, r0
 80069ae:	60b9      	str	r1, [r7, #8]
 80069b0:	607a      	str	r2, [r7, #4]
 80069b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80069b4:	2300      	movs	r3, #0
 80069b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80069b8:	f7ff ff3e 	bl	8006838 <__NVIC_GetPriorityGrouping>
 80069bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	68b9      	ldr	r1, [r7, #8]
 80069c2:	6978      	ldr	r0, [r7, #20]
 80069c4:	f7ff ff8e 	bl	80068e4 <NVIC_EncodePriority>
 80069c8:	4602      	mov	r2, r0
 80069ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80069ce:	4611      	mov	r1, r2
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7ff ff5d 	bl	8006890 <__NVIC_SetPriority>
}
 80069d6:	bf00      	nop
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}

080069de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80069de:	b580      	push	{r7, lr}
 80069e0:	b082      	sub	sp, #8
 80069e2:	af00      	add	r7, sp, #0
 80069e4:	4603      	mov	r3, r0
 80069e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80069e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f7ff ff31 	bl	8006854 <__NVIC_EnableIRQ>
}
 80069f2:	bf00      	nop
 80069f4:	3708      	adds	r7, #8
 80069f6:	46bd      	mov	sp, r7
 80069f8:	bd80      	pop	{r7, pc}

080069fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80069fa:	b580      	push	{r7, lr}
 80069fc:	b082      	sub	sp, #8
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7ff ffa2 	bl	800694c <SysTick_Config>
 8006a08:	4603      	mov	r3, r0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}
	...

08006a14 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006a14:	b480      	push	{r7}
 8006a16:	b085      	sub	sp, #20
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d101      	bne.n	8006a26 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006a22:	2301      	movs	r3, #1
 8006a24:	e098      	b.n	8006b58 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	461a      	mov	r2, r3
 8006a2c:	4b4d      	ldr	r3, [pc, #308]	; (8006b64 <HAL_DMA_Init+0x150>)
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d80f      	bhi.n	8006a52 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	461a      	mov	r2, r3
 8006a38:	4b4b      	ldr	r3, [pc, #300]	; (8006b68 <HAL_DMA_Init+0x154>)
 8006a3a:	4413      	add	r3, r2
 8006a3c:	4a4b      	ldr	r2, [pc, #300]	; (8006b6c <HAL_DMA_Init+0x158>)
 8006a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a42:	091b      	lsrs	r3, r3, #4
 8006a44:	009a      	lsls	r2, r3, #2
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	4a48      	ldr	r2, [pc, #288]	; (8006b70 <HAL_DMA_Init+0x15c>)
 8006a4e:	641a      	str	r2, [r3, #64]	; 0x40
 8006a50:	e00e      	b.n	8006a70 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	461a      	mov	r2, r3
 8006a58:	4b46      	ldr	r3, [pc, #280]	; (8006b74 <HAL_DMA_Init+0x160>)
 8006a5a:	4413      	add	r3, r2
 8006a5c:	4a43      	ldr	r2, [pc, #268]	; (8006b6c <HAL_DMA_Init+0x158>)
 8006a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a62:	091b      	lsrs	r3, r3, #4
 8006a64:	009a      	lsls	r2, r3, #2
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	4a42      	ldr	r2, [pc, #264]	; (8006b78 <HAL_DMA_Init+0x164>)
 8006a6e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2202      	movs	r2, #2
 8006a74:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006a86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a8a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006a94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006aa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006aac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006ab4:	68fa      	ldr	r2, [r7, #12]
 8006ab6:	4313      	orrs	r3, r2
 8006ab8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68fa      	ldr	r2, [r7, #12]
 8006ac0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	689b      	ldr	r3, [r3, #8]
 8006ac6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006aca:	d039      	beq.n	8006b40 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad0:	4a27      	ldr	r2, [pc, #156]	; (8006b70 <HAL_DMA_Init+0x15c>)
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d11a      	bne.n	8006b0c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006ad6:	4b29      	ldr	r3, [pc, #164]	; (8006b7c <HAL_DMA_Init+0x168>)
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ade:	f003 031c 	and.w	r3, r3, #28
 8006ae2:	210f      	movs	r1, #15
 8006ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ae8:	43db      	mvns	r3, r3
 8006aea:	4924      	ldr	r1, [pc, #144]	; (8006b7c <HAL_DMA_Init+0x168>)
 8006aec:	4013      	ands	r3, r2
 8006aee:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006af0:	4b22      	ldr	r3, [pc, #136]	; (8006b7c <HAL_DMA_Init+0x168>)
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6859      	ldr	r1, [r3, #4]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006afc:	f003 031c 	and.w	r3, r3, #28
 8006b00:	fa01 f303 	lsl.w	r3, r1, r3
 8006b04:	491d      	ldr	r1, [pc, #116]	; (8006b7c <HAL_DMA_Init+0x168>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	600b      	str	r3, [r1, #0]
 8006b0a:	e019      	b.n	8006b40 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8006b0c:	4b1c      	ldr	r3, [pc, #112]	; (8006b80 <HAL_DMA_Init+0x16c>)
 8006b0e:	681a      	ldr	r2, [r3, #0]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b14:	f003 031c 	and.w	r3, r3, #28
 8006b18:	210f      	movs	r1, #15
 8006b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b1e:	43db      	mvns	r3, r3
 8006b20:	4917      	ldr	r1, [pc, #92]	; (8006b80 <HAL_DMA_Init+0x16c>)
 8006b22:	4013      	ands	r3, r2
 8006b24:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8006b26:	4b16      	ldr	r3, [pc, #88]	; (8006b80 <HAL_DMA_Init+0x16c>)
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6859      	ldr	r1, [r3, #4]
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b32:	f003 031c 	and.w	r3, r3, #28
 8006b36:	fa01 f303 	lsl.w	r3, r1, r3
 8006b3a:	4911      	ldr	r1, [pc, #68]	; (8006b80 <HAL_DMA_Init+0x16c>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	2200      	movs	r2, #0
 8006b44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006b56:	2300      	movs	r3, #0
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	3714      	adds	r7, #20
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr
 8006b64:	40020407 	.word	0x40020407
 8006b68:	bffdfff8 	.word	0xbffdfff8
 8006b6c:	cccccccd 	.word	0xcccccccd
 8006b70:	40020000 	.word	0x40020000
 8006b74:	bffdfbf8 	.word	0xbffdfbf8
 8006b78:	40020400 	.word	0x40020400
 8006b7c:	400200a8 	.word	0x400200a8
 8006b80:	400204a8 	.word	0x400204a8

08006b84 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b086      	sub	sp, #24
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	60f8      	str	r0, [r7, #12]
 8006b8c:	60b9      	str	r1, [r7, #8]
 8006b8e:	607a      	str	r2, [r7, #4]
 8006b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b92:	2300      	movs	r3, #0
 8006b94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d101      	bne.n	8006ba4 <HAL_DMA_Start_IT+0x20>
 8006ba0:	2302      	movs	r3, #2
 8006ba2:	e04b      	b.n	8006c3c <HAL_DMA_Start_IT+0xb8>
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2201      	movs	r2, #1
 8006ba8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	2b01      	cmp	r3, #1
 8006bb6:	d13a      	bne.n	8006c2e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	f022 0201 	bic.w	r2, r2, #1
 8006bd4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	687a      	ldr	r2, [r7, #4]
 8006bda:	68b9      	ldr	r1, [r7, #8]
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 f96b 	bl	8006eb8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d008      	beq.n	8006bfc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f042 020e 	orr.w	r2, r2, #14
 8006bf8:	601a      	str	r2, [r3, #0]
 8006bfa:	e00f      	b.n	8006c1c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	681a      	ldr	r2, [r3, #0]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 0204 	bic.w	r2, r2, #4
 8006c0a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 020a 	orr.w	r2, r2, #10
 8006c1a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f042 0201 	orr.w	r2, r2, #1
 8006c2a:	601a      	str	r2, [r3, #0]
 8006c2c:	e005      	b.n	8006c3a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006c36:	2302      	movs	r3, #2
 8006c38:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	3718      	adds	r7, #24
 8006c40:	46bd      	mov	sp, r7
 8006c42:	bd80      	pop	{r7, pc}

08006c44 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b02      	cmp	r3, #2
 8006c5a:	d008      	beq.n	8006c6e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2204      	movs	r2, #4
 8006c60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	e022      	b.n	8006cb4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f022 020e 	bic.w	r2, r2, #14
 8006c7c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f022 0201 	bic.w	r2, r2, #1
 8006c8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c92:	f003 021c 	and.w	r2, r3, #28
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9a:	2101      	movs	r1, #1
 8006c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8006ca0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2201      	movs	r2, #1
 8006ca6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8006cb2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3714      	adds	r7, #20
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b084      	sub	sp, #16
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cc8:	2300      	movs	r3, #0
 8006cca:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d005      	beq.n	8006ce4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2204      	movs	r2, #4
 8006cdc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006cde:	2301      	movs	r3, #1
 8006ce0:	73fb      	strb	r3, [r7, #15]
 8006ce2:	e029      	b.n	8006d38 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 020e 	bic.w	r2, r2, #14
 8006cf2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f022 0201 	bic.w	r2, r2, #1
 8006d02:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d08:	f003 021c 	and.w	r2, r3, #28
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d10:	2101      	movs	r1, #1
 8006d12:	fa01 f202 	lsl.w	r2, r1, r2
 8006d16:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2201      	movs	r2, #1
 8006d1c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d003      	beq.n	8006d38 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d34:	6878      	ldr	r0, [r7, #4]
 8006d36:	4798      	blx	r3
    }
  }
  return status;
 8006d38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	3710      	adds	r7, #16
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}

08006d42 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006d42:	b580      	push	{r7, lr}
 8006d44:	b084      	sub	sp, #16
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d5e:	f003 031c 	and.w	r3, r3, #28
 8006d62:	2204      	movs	r2, #4
 8006d64:	409a      	lsls	r2, r3
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	4013      	ands	r3, r2
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d026      	beq.n	8006dbc <HAL_DMA_IRQHandler+0x7a>
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	f003 0304 	and.w	r3, r3, #4
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d021      	beq.n	8006dbc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0320 	and.w	r3, r3, #32
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d107      	bne.n	8006d96 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681a      	ldr	r2, [r3, #0]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f022 0204 	bic.w	r2, r2, #4
 8006d94:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006d9a:	f003 021c 	and.w	r2, r3, #28
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da2:	2104      	movs	r1, #4
 8006da4:	fa01 f202 	lsl.w	r2, r1, r2
 8006da8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d071      	beq.n	8006e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006dba:	e06c      	b.n	8006e96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006dc0:	f003 031c 	and.w	r3, r3, #28
 8006dc4:	2202      	movs	r2, #2
 8006dc6:	409a      	lsls	r2, r3
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	4013      	ands	r3, r2
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d02e      	beq.n	8006e2e <HAL_DMA_IRQHandler+0xec>
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f003 0302 	and.w	r3, r3, #2
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d029      	beq.n	8006e2e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0320 	and.w	r3, r3, #32
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d10b      	bne.n	8006e00 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f022 020a 	bic.w	r2, r2, #10
 8006df6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e04:	f003 021c 	and.w	r2, r3, #28
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e0c:	2102      	movs	r1, #2
 8006e0e:	fa01 f202 	lsl.w	r2, r1, r2
 8006e12:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d038      	beq.n	8006e96 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006e2c:	e033      	b.n	8006e96 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e32:	f003 031c 	and.w	r3, r3, #28
 8006e36:	2208      	movs	r2, #8
 8006e38:	409a      	lsls	r2, r3
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	4013      	ands	r3, r2
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d02a      	beq.n	8006e98 <HAL_DMA_IRQHandler+0x156>
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	f003 0308 	and.w	r3, r3, #8
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d025      	beq.n	8006e98 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	681a      	ldr	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f022 020e 	bic.w	r2, r2, #14
 8006e5a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e60:	f003 021c 	and.w	r2, r3, #28
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e68:	2101      	movs	r1, #1
 8006e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8006e6e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2200      	movs	r2, #0
 8006e82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d004      	beq.n	8006e98 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006e96:	bf00      	nop
 8006e98:	bf00      	nop
}
 8006e9a:	3710      	adds	r7, #16
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}

08006ea0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	370c      	adds	r7, #12
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb6:	4770      	bx	lr

08006eb8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b085      	sub	sp, #20
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	60f8      	str	r0, [r7, #12]
 8006ec0:	60b9      	str	r1, [r7, #8]
 8006ec2:	607a      	str	r2, [r7, #4]
 8006ec4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eca:	f003 021c 	and.w	r2, r3, #28
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ed2:	2101      	movs	r1, #1
 8006ed4:	fa01 f202 	lsl.w	r2, r1, r2
 8006ed8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	689b      	ldr	r3, [r3, #8]
 8006ee6:	2b10      	cmp	r3, #16
 8006ee8:	d108      	bne.n	8006efc <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	68ba      	ldr	r2, [r7, #8]
 8006ef8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006efa:	e007      	b.n	8006f0c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	60da      	str	r2, [r3, #12]
}
 8006f0c:	bf00      	nop
 8006f0e:	3714      	adds	r7, #20
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr

08006f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b087      	sub	sp, #28
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006f22:	2300      	movs	r3, #0
 8006f24:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006f26:	e148      	b.n	80071ba <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	681a      	ldr	r2, [r3, #0]
 8006f2c:	2101      	movs	r1, #1
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	fa01 f303 	lsl.w	r3, r1, r3
 8006f34:	4013      	ands	r3, r2
 8006f36:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 813a 	beq.w	80071b4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	f003 0303 	and.w	r3, r3, #3
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d005      	beq.n	8006f58 <HAL_GPIO_Init+0x40>
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	f003 0303 	and.w	r3, r3, #3
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d130      	bne.n	8006fba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	2203      	movs	r2, #3
 8006f64:	fa02 f303 	lsl.w	r3, r2, r3
 8006f68:	43db      	mvns	r3, r3
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68da      	ldr	r2, [r3, #12]
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	005b      	lsls	r3, r3, #1
 8006f78:	fa02 f303 	lsl.w	r3, r2, r3
 8006f7c:	693a      	ldr	r2, [r7, #16]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006f8e:	2201      	movs	r2, #1
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	fa02 f303 	lsl.w	r3, r2, r3
 8006f96:	43db      	mvns	r3, r3
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f9e:	683b      	ldr	r3, [r7, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	091b      	lsrs	r3, r3, #4
 8006fa4:	f003 0201 	and.w	r2, r3, #1
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	fa02 f303 	lsl.w	r3, r2, r3
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	685b      	ldr	r3, [r3, #4]
 8006fbe:	f003 0303 	and.w	r3, r3, #3
 8006fc2:	2b03      	cmp	r3, #3
 8006fc4:	d017      	beq.n	8006ff6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	005b      	lsls	r3, r3, #1
 8006fd0:	2203      	movs	r2, #3
 8006fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fd6:	43db      	mvns	r3, r3
 8006fd8:	693a      	ldr	r2, [r7, #16]
 8006fda:	4013      	ands	r3, r2
 8006fdc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	689a      	ldr	r2, [r3, #8]
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	005b      	lsls	r3, r3, #1
 8006fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8006fea:	693a      	ldr	r2, [r7, #16]
 8006fec:	4313      	orrs	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	693a      	ldr	r2, [r7, #16]
 8006ff4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	685b      	ldr	r3, [r3, #4]
 8006ffa:	f003 0303 	and.w	r3, r3, #3
 8006ffe:	2b02      	cmp	r3, #2
 8007000:	d123      	bne.n	800704a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	08da      	lsrs	r2, r3, #3
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3208      	adds	r2, #8
 800700a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800700e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	f003 0307 	and.w	r3, r3, #7
 8007016:	009b      	lsls	r3, r3, #2
 8007018:	220f      	movs	r2, #15
 800701a:	fa02 f303 	lsl.w	r3, r2, r3
 800701e:	43db      	mvns	r3, r3
 8007020:	693a      	ldr	r2, [r7, #16]
 8007022:	4013      	ands	r3, r2
 8007024:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	691a      	ldr	r2, [r3, #16]
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	f003 0307 	and.w	r3, r3, #7
 8007030:	009b      	lsls	r3, r3, #2
 8007032:	fa02 f303 	lsl.w	r3, r2, r3
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	4313      	orrs	r3, r2
 800703a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800703c:	697b      	ldr	r3, [r7, #20]
 800703e:	08da      	lsrs	r2, r3, #3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	3208      	adds	r2, #8
 8007044:	6939      	ldr	r1, [r7, #16]
 8007046:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8007050:	697b      	ldr	r3, [r7, #20]
 8007052:	005b      	lsls	r3, r3, #1
 8007054:	2203      	movs	r2, #3
 8007056:	fa02 f303 	lsl.w	r3, r2, r3
 800705a:	43db      	mvns	r3, r3
 800705c:	693a      	ldr	r2, [r7, #16]
 800705e:	4013      	ands	r3, r2
 8007060:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f003 0203 	and.w	r2, r3, #3
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	005b      	lsls	r3, r3, #1
 800706e:	fa02 f303 	lsl.w	r3, r2, r3
 8007072:	693a      	ldr	r2, [r7, #16]
 8007074:	4313      	orrs	r3, r2
 8007076:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	693a      	ldr	r2, [r7, #16]
 800707c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 8094 	beq.w	80071b4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800708c:	4b52      	ldr	r3, [pc, #328]	; (80071d8 <HAL_GPIO_Init+0x2c0>)
 800708e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007090:	4a51      	ldr	r2, [pc, #324]	; (80071d8 <HAL_GPIO_Init+0x2c0>)
 8007092:	f043 0301 	orr.w	r3, r3, #1
 8007096:	6613      	str	r3, [r2, #96]	; 0x60
 8007098:	4b4f      	ldr	r3, [pc, #316]	; (80071d8 <HAL_GPIO_Init+0x2c0>)
 800709a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800709c:	f003 0301 	and.w	r3, r3, #1
 80070a0:	60bb      	str	r3, [r7, #8]
 80070a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80070a4:	4a4d      	ldr	r2, [pc, #308]	; (80071dc <HAL_GPIO_Init+0x2c4>)
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	089b      	lsrs	r3, r3, #2
 80070aa:	3302      	adds	r3, #2
 80070ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80070b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	220f      	movs	r2, #15
 80070bc:	fa02 f303 	lsl.w	r3, r2, r3
 80070c0:	43db      	mvns	r3, r3
 80070c2:	693a      	ldr	r2, [r7, #16]
 80070c4:	4013      	ands	r3, r2
 80070c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80070ce:	d00d      	beq.n	80070ec <HAL_GPIO_Init+0x1d4>
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a43      	ldr	r2, [pc, #268]	; (80071e0 <HAL_GPIO_Init+0x2c8>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d007      	beq.n	80070e8 <HAL_GPIO_Init+0x1d0>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a42      	ldr	r2, [pc, #264]	; (80071e4 <HAL_GPIO_Init+0x2cc>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d101      	bne.n	80070e4 <HAL_GPIO_Init+0x1cc>
 80070e0:	2302      	movs	r3, #2
 80070e2:	e004      	b.n	80070ee <HAL_GPIO_Init+0x1d6>
 80070e4:	2307      	movs	r3, #7
 80070e6:	e002      	b.n	80070ee <HAL_GPIO_Init+0x1d6>
 80070e8:	2301      	movs	r3, #1
 80070ea:	e000      	b.n	80070ee <HAL_GPIO_Init+0x1d6>
 80070ec:	2300      	movs	r3, #0
 80070ee:	697a      	ldr	r2, [r7, #20]
 80070f0:	f002 0203 	and.w	r2, r2, #3
 80070f4:	0092      	lsls	r2, r2, #2
 80070f6:	4093      	lsls	r3, r2
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4313      	orrs	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80070fe:	4937      	ldr	r1, [pc, #220]	; (80071dc <HAL_GPIO_Init+0x2c4>)
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	089b      	lsrs	r3, r3, #2
 8007104:	3302      	adds	r3, #2
 8007106:	693a      	ldr	r2, [r7, #16]
 8007108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800710c:	4b36      	ldr	r3, [pc, #216]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	43db      	mvns	r3, r3
 8007116:	693a      	ldr	r2, [r7, #16]
 8007118:	4013      	ands	r3, r2
 800711a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007124:	2b00      	cmp	r3, #0
 8007126:	d003      	beq.n	8007130 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8007128:	693a      	ldr	r2, [r7, #16]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	4313      	orrs	r3, r2
 800712e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007130:	4a2d      	ldr	r2, [pc, #180]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 8007132:	693b      	ldr	r3, [r7, #16]
 8007134:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007136:	4b2c      	ldr	r3, [pc, #176]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	43db      	mvns	r3, r3
 8007140:	693a      	ldr	r2, [r7, #16]
 8007142:	4013      	ands	r3, r2
 8007144:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8007152:	693a      	ldr	r2, [r7, #16]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	4313      	orrs	r3, r2
 8007158:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800715a:	4a23      	ldr	r2, [pc, #140]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 800715c:	693b      	ldr	r3, [r7, #16]
 800715e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8007160:	4b21      	ldr	r3, [pc, #132]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	43db      	mvns	r3, r3
 800716a:	693a      	ldr	r2, [r7, #16]
 800716c:	4013      	ands	r3, r2
 800716e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007178:	2b00      	cmp	r3, #0
 800717a:	d003      	beq.n	8007184 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	4313      	orrs	r3, r2
 8007182:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007184:	4a18      	ldr	r2, [pc, #96]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800718a:	4b17      	ldr	r3, [pc, #92]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	43db      	mvns	r3, r3
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	4013      	ands	r3, r2
 8007198:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d003      	beq.n	80071ae <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80071a6:	693a      	ldr	r2, [r7, #16]
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	4313      	orrs	r3, r2
 80071ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80071ae:	4a0e      	ldr	r2, [pc, #56]	; (80071e8 <HAL_GPIO_Init+0x2d0>)
 80071b0:	693b      	ldr	r3, [r7, #16]
 80071b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80071b4:	697b      	ldr	r3, [r7, #20]
 80071b6:	3301      	adds	r3, #1
 80071b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	fa22 f303 	lsr.w	r3, r2, r3
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	f47f aeaf 	bne.w	8006f28 <HAL_GPIO_Init+0x10>
  }
}
 80071ca:	bf00      	nop
 80071cc:	bf00      	nop
 80071ce:	371c      	adds	r7, #28
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	40021000 	.word	0x40021000
 80071dc:	40010000 	.word	0x40010000
 80071e0:	48000400 	.word	0x48000400
 80071e4:	48000800 	.word	0x48000800
 80071e8:	40010400 	.word	0x40010400

080071ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
 80071f4:	460b      	mov	r3, r1
 80071f6:	807b      	strh	r3, [r7, #2]
 80071f8:	4613      	mov	r3, r2
 80071fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80071fc:	787b      	ldrb	r3, [r7, #1]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d003      	beq.n	800720a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007202:	887a      	ldrh	r2, [r7, #2]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007208:	e002      	b.n	8007210 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800720a:	887a      	ldrh	r2, [r7, #2]
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007210:	bf00      	nop
 8007212:	370c      	adds	r7, #12
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b082      	sub	sp, #8
 8007220:	af00      	add	r7, sp, #0
 8007222:	4603      	mov	r3, r0
 8007224:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007226:	4b08      	ldr	r3, [pc, #32]	; (8007248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007228:	695a      	ldr	r2, [r3, #20]
 800722a:	88fb      	ldrh	r3, [r7, #6]
 800722c:	4013      	ands	r3, r2
 800722e:	2b00      	cmp	r3, #0
 8007230:	d006      	beq.n	8007240 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007232:	4a05      	ldr	r2, [pc, #20]	; (8007248 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007234:	88fb      	ldrh	r3, [r7, #6]
 8007236:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007238:	88fb      	ldrh	r3, [r7, #6]
 800723a:	4618      	mov	r0, r3
 800723c:	f7fa fa8c 	bl	8001758 <HAL_GPIO_EXTI_Callback>
  }
}
 8007240:	bf00      	nop
 8007242:	3708      	adds	r7, #8
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	40010400 	.word	0x40010400

0800724c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b082      	sub	sp, #8
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e08d      	b.n	800737a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007264:	b2db      	uxtb	r3, r3
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7fa f9b2 	bl	80015dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2224      	movs	r2, #36	; 0x24
 800727c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	681a      	ldr	r2, [r3, #0]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f022 0201 	bic.w	r2, r2, #1
 800728e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	685a      	ldr	r2, [r3, #4]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800729c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	689a      	ldr	r2, [r3, #8]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80072ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	2b01      	cmp	r3, #1
 80072b4:	d107      	bne.n	80072c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	689a      	ldr	r2, [r3, #8]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80072c2:	609a      	str	r2, [r3, #8]
 80072c4:	e006      	b.n	80072d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	689a      	ldr	r2, [r3, #8]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80072d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	2b02      	cmp	r3, #2
 80072da:	d108      	bne.n	80072ee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	685a      	ldr	r2, [r3, #4]
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072ea:	605a      	str	r2, [r3, #4]
 80072ec:	e007      	b.n	80072fe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685a      	ldr	r2, [r3, #4]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6812      	ldr	r2, [r2, #0]
 8007308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800730c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007310:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	68da      	ldr	r2, [r3, #12]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007320:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691a      	ldr	r2, [r3, #16]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	699b      	ldr	r3, [r3, #24]
 8007332:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	430a      	orrs	r2, r1
 800733a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	69d9      	ldr	r1, [r3, #28]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6a1a      	ldr	r2, [r3, #32]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	430a      	orrs	r2, r1
 800734a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f042 0201 	orr.w	r2, r2, #1
 800735a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2220      	movs	r2, #32
 8007366:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
	...

08007384 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b088      	sub	sp, #32
 8007388:	af02      	add	r7, sp, #8
 800738a:	60f8      	str	r0, [r7, #12]
 800738c:	4608      	mov	r0, r1
 800738e:	4611      	mov	r1, r2
 8007390:	461a      	mov	r2, r3
 8007392:	4603      	mov	r3, r0
 8007394:	817b      	strh	r3, [r7, #10]
 8007396:	460b      	mov	r3, r1
 8007398:	813b      	strh	r3, [r7, #8]
 800739a:	4613      	mov	r3, r2
 800739c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	2b20      	cmp	r3, #32
 80073a8:	f040 80f9 	bne.w	800759e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80073ac:	6a3b      	ldr	r3, [r7, #32]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d002      	beq.n	80073b8 <HAL_I2C_Mem_Write+0x34>
 80073b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d105      	bne.n	80073c4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073be:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80073c0:	2301      	movs	r3, #1
 80073c2:	e0ed      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_I2C_Mem_Write+0x4e>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e0e6      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073da:	f7fd ff39 	bl	8005250 <HAL_GetTick>
 80073de:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	9300      	str	r3, [sp, #0]
 80073e4:	2319      	movs	r3, #25
 80073e6:	2201      	movs	r2, #1
 80073e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80073ec:	68f8      	ldr	r0, [r7, #12]
 80073ee:	f000 f955 	bl	800769c <I2C_WaitOnFlagUntilTimeout>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d001      	beq.n	80073fc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80073f8:	2301      	movs	r3, #1
 80073fa:	e0d1      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2221      	movs	r2, #33	; 0x21
 8007400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2240      	movs	r2, #64	; 0x40
 8007408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6a3a      	ldr	r2, [r7, #32]
 8007416:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800741c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007424:	88f8      	ldrh	r0, [r7, #6]
 8007426:	893a      	ldrh	r2, [r7, #8]
 8007428:	8979      	ldrh	r1, [r7, #10]
 800742a:	697b      	ldr	r3, [r7, #20]
 800742c:	9301      	str	r3, [sp, #4]
 800742e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	4603      	mov	r3, r0
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f000 f8b9 	bl	80075ac <I2C_RequestMemoryWrite>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d005      	beq.n	800744c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2200      	movs	r2, #0
 8007444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e0a9      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007450:	b29b      	uxth	r3, r3
 8007452:	2bff      	cmp	r3, #255	; 0xff
 8007454:	d90e      	bls.n	8007474 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	22ff      	movs	r2, #255	; 0xff
 800745a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007460:	b2da      	uxtb	r2, r3
 8007462:	8979      	ldrh	r1, [r7, #10]
 8007464:	2300      	movs	r3, #0
 8007466:	9300      	str	r3, [sp, #0]
 8007468:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800746c:	68f8      	ldr	r0, [r7, #12]
 800746e:	f000 facf 	bl	8007a10 <I2C_TransferConfig>
 8007472:	e00f      	b.n	8007494 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007478:	b29a      	uxth	r2, r3
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007482:	b2da      	uxtb	r2, r3
 8007484:	8979      	ldrh	r1, [r7, #10]
 8007486:	2300      	movs	r3, #0
 8007488:	9300      	str	r3, [sp, #0]
 800748a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800748e:	68f8      	ldr	r0, [r7, #12]
 8007490:	f000 fabe 	bl	8007a10 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007494:	697a      	ldr	r2, [r7, #20]
 8007496:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 f94e 	bl	800773a <I2C_WaitOnTXISFlagUntilTimeout>
 800749e:	4603      	mov	r3, r0
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e07b      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ac:	781a      	ldrb	r2, [r3, #0]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b8:	1c5a      	adds	r2, r3, #1
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c2:	b29b      	uxth	r3, r3
 80074c4:	3b01      	subs	r3, #1
 80074c6:	b29a      	uxth	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d0:	3b01      	subs	r3, #1
 80074d2:	b29a      	uxth	r2, r3
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074dc:	b29b      	uxth	r3, r3
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d034      	beq.n	800754c <HAL_I2C_Mem_Write+0x1c8>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d130      	bne.n	800754c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	9300      	str	r3, [sp, #0]
 80074ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f0:	2200      	movs	r2, #0
 80074f2:	2180      	movs	r1, #128	; 0x80
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f000 f8d1 	bl	800769c <I2C_WaitOnFlagUntilTimeout>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d001      	beq.n	8007504 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e04d      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007508:	b29b      	uxth	r3, r3
 800750a:	2bff      	cmp	r3, #255	; 0xff
 800750c:	d90e      	bls.n	800752c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	22ff      	movs	r2, #255	; 0xff
 8007512:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007518:	b2da      	uxtb	r2, r3
 800751a:	8979      	ldrh	r1, [r7, #10]
 800751c:	2300      	movs	r3, #0
 800751e:	9300      	str	r3, [sp, #0]
 8007520:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007524:	68f8      	ldr	r0, [r7, #12]
 8007526:	f000 fa73 	bl	8007a10 <I2C_TransferConfig>
 800752a:	e00f      	b.n	800754c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007530:	b29a      	uxth	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800753a:	b2da      	uxtb	r2, r3
 800753c:	8979      	ldrh	r1, [r7, #10]
 800753e:	2300      	movs	r3, #0
 8007540:	9300      	str	r3, [sp, #0]
 8007542:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007546:	68f8      	ldr	r0, [r7, #12]
 8007548:	f000 fa62 	bl	8007a10 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007550:	b29b      	uxth	r3, r3
 8007552:	2b00      	cmp	r3, #0
 8007554:	d19e      	bne.n	8007494 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007556:	697a      	ldr	r2, [r7, #20]
 8007558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800755a:	68f8      	ldr	r0, [r7, #12]
 800755c:	f000 f934 	bl	80077c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007560:	4603      	mov	r3, r0
 8007562:	2b00      	cmp	r3, #0
 8007564:	d001      	beq.n	800756a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e01a      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	2220      	movs	r2, #32
 8007570:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6859      	ldr	r1, [r3, #4]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	4b0a      	ldr	r3, [pc, #40]	; (80075a8 <HAL_I2C_Mem_Write+0x224>)
 800757e:	400b      	ands	r3, r1
 8007580:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	2220      	movs	r2, #32
 8007586:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2200      	movs	r2, #0
 800758e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2200      	movs	r2, #0
 8007596:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800759a:	2300      	movs	r3, #0
 800759c:	e000      	b.n	80075a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800759e:	2302      	movs	r3, #2
  }
}
 80075a0:	4618      	mov	r0, r3
 80075a2:	3718      	adds	r7, #24
 80075a4:	46bd      	mov	sp, r7
 80075a6:	bd80      	pop	{r7, pc}
 80075a8:	fe00e800 	.word	0xfe00e800

080075ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	b086      	sub	sp, #24
 80075b0:	af02      	add	r7, sp, #8
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	4608      	mov	r0, r1
 80075b6:	4611      	mov	r1, r2
 80075b8:	461a      	mov	r2, r3
 80075ba:	4603      	mov	r3, r0
 80075bc:	817b      	strh	r3, [r7, #10]
 80075be:	460b      	mov	r3, r1
 80075c0:	813b      	strh	r3, [r7, #8]
 80075c2:	4613      	mov	r3, r2
 80075c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80075c6:	88fb      	ldrh	r3, [r7, #6]
 80075c8:	b2da      	uxtb	r2, r3
 80075ca:	8979      	ldrh	r1, [r7, #10]
 80075cc:	4b20      	ldr	r3, [pc, #128]	; (8007650 <I2C_RequestMemoryWrite+0xa4>)
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80075d4:	68f8      	ldr	r0, [r7, #12]
 80075d6:	f000 fa1b 	bl	8007a10 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075da:	69fa      	ldr	r2, [r7, #28]
 80075dc:	69b9      	ldr	r1, [r7, #24]
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f000 f8ab 	bl	800773a <I2C_WaitOnTXISFlagUntilTimeout>
 80075e4:	4603      	mov	r3, r0
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d001      	beq.n	80075ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e02c      	b.n	8007648 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075ee:	88fb      	ldrh	r3, [r7, #6]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d105      	bne.n	8007600 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075f4:	893b      	ldrh	r3, [r7, #8]
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	629a      	str	r2, [r3, #40]	; 0x28
 80075fe:	e015      	b.n	800762c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007600:	893b      	ldrh	r3, [r7, #8]
 8007602:	0a1b      	lsrs	r3, r3, #8
 8007604:	b29b      	uxth	r3, r3
 8007606:	b2da      	uxtb	r2, r3
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800760e:	69fa      	ldr	r2, [r7, #28]
 8007610:	69b9      	ldr	r1, [r7, #24]
 8007612:	68f8      	ldr	r0, [r7, #12]
 8007614:	f000 f891 	bl	800773a <I2C_WaitOnTXISFlagUntilTimeout>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d001      	beq.n	8007622 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e012      	b.n	8007648 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007622:	893b      	ldrh	r3, [r7, #8]
 8007624:	b2da      	uxtb	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800762c:	69fb      	ldr	r3, [r7, #28]
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	2200      	movs	r2, #0
 8007634:	2180      	movs	r1, #128	; 0x80
 8007636:	68f8      	ldr	r0, [r7, #12]
 8007638:	f000 f830 	bl	800769c <I2C_WaitOnFlagUntilTimeout>
 800763c:	4603      	mov	r3, r0
 800763e:	2b00      	cmp	r3, #0
 8007640:	d001      	beq.n	8007646 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e000      	b.n	8007648 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3710      	adds	r7, #16
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}
 8007650:	80002000 	.word	0x80002000

08007654 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	699b      	ldr	r3, [r3, #24]
 8007662:	f003 0302 	and.w	r3, r3, #2
 8007666:	2b02      	cmp	r3, #2
 8007668:	d103      	bne.n	8007672 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2200      	movs	r2, #0
 8007670:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	699b      	ldr	r3, [r3, #24]
 8007678:	f003 0301 	and.w	r3, r3, #1
 800767c:	2b01      	cmp	r3, #1
 800767e:	d007      	beq.n	8007690 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	699a      	ldr	r2, [r3, #24]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f042 0201 	orr.w	r2, r2, #1
 800768e:	619a      	str	r2, [r3, #24]
  }
}
 8007690:	bf00      	nop
 8007692:	370c      	adds	r7, #12
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b084      	sub	sp, #16
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	603b      	str	r3, [r7, #0]
 80076a8:	4613      	mov	r3, r2
 80076aa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076ac:	e031      	b.n	8007712 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80076ae:	683b      	ldr	r3, [r7, #0]
 80076b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b4:	d02d      	beq.n	8007712 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80076b6:	f7fd fdcb 	bl	8005250 <HAL_GetTick>
 80076ba:	4602      	mov	r2, r0
 80076bc:	69bb      	ldr	r3, [r7, #24]
 80076be:	1ad3      	subs	r3, r2, r3
 80076c0:	683a      	ldr	r2, [r7, #0]
 80076c2:	429a      	cmp	r2, r3
 80076c4:	d302      	bcc.n	80076cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d122      	bne.n	8007712 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	699a      	ldr	r2, [r3, #24]
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	4013      	ands	r3, r2
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	429a      	cmp	r2, r3
 80076da:	bf0c      	ite	eq
 80076dc:	2301      	moveq	r3, #1
 80076de:	2300      	movne	r3, #0
 80076e0:	b2db      	uxtb	r3, r3
 80076e2:	461a      	mov	r2, r3
 80076e4:	79fb      	ldrb	r3, [r7, #7]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d113      	bne.n	8007712 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80076ee:	f043 0220 	orr.w	r2, r3, #32
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2220      	movs	r2, #32
 80076fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2200      	movs	r2, #0
 800770a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800770e:	2301      	movs	r3, #1
 8007710:	e00f      	b.n	8007732 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	699a      	ldr	r2, [r3, #24]
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	4013      	ands	r3, r2
 800771c:	68ba      	ldr	r2, [r7, #8]
 800771e:	429a      	cmp	r2, r3
 8007720:	bf0c      	ite	eq
 8007722:	2301      	moveq	r3, #1
 8007724:	2300      	movne	r3, #0
 8007726:	b2db      	uxtb	r3, r3
 8007728:	461a      	mov	r2, r3
 800772a:	79fb      	ldrb	r3, [r7, #7]
 800772c:	429a      	cmp	r2, r3
 800772e:	d0be      	beq.n	80076ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}

0800773a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800773a:	b580      	push	{r7, lr}
 800773c:	b084      	sub	sp, #16
 800773e:	af00      	add	r7, sp, #0
 8007740:	60f8      	str	r0, [r7, #12]
 8007742:	60b9      	str	r1, [r7, #8]
 8007744:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007746:	e033      	b.n	80077b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	68b9      	ldr	r1, [r7, #8]
 800774c:	68f8      	ldr	r0, [r7, #12]
 800774e:	f000 f87f 	bl	8007850 <I2C_IsErrorOccurred>
 8007752:	4603      	mov	r3, r0
 8007754:	2b00      	cmp	r3, #0
 8007756:	d001      	beq.n	800775c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007758:	2301      	movs	r3, #1
 800775a:	e031      	b.n	80077c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007762:	d025      	beq.n	80077b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007764:	f7fd fd74 	bl	8005250 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	68ba      	ldr	r2, [r7, #8]
 8007770:	429a      	cmp	r2, r3
 8007772:	d302      	bcc.n	800777a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d11a      	bne.n	80077b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	699b      	ldr	r3, [r3, #24]
 8007780:	f003 0302 	and.w	r3, r3, #2
 8007784:	2b02      	cmp	r3, #2
 8007786:	d013      	beq.n	80077b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800778c:	f043 0220 	orr.w	r2, r3, #32
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	2220      	movs	r2, #32
 8007798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2200      	movs	r2, #0
 80077a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80077ac:	2301      	movs	r3, #1
 80077ae:	e007      	b.n	80077c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	699b      	ldr	r3, [r3, #24]
 80077b6:	f003 0302 	and.w	r3, r3, #2
 80077ba:	2b02      	cmp	r3, #2
 80077bc:	d1c4      	bne.n	8007748 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80077d4:	e02f      	b.n	8007836 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	68b9      	ldr	r1, [r7, #8]
 80077da:	68f8      	ldr	r0, [r7, #12]
 80077dc:	f000 f838 	bl	8007850 <I2C_IsErrorOccurred>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d001      	beq.n	80077ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80077e6:	2301      	movs	r3, #1
 80077e8:	e02d      	b.n	8007846 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077ea:	f7fd fd31 	bl	8005250 <HAL_GetTick>
 80077ee:	4602      	mov	r2, r0
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	1ad3      	subs	r3, r2, r3
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	d302      	bcc.n	8007800 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d11a      	bne.n	8007836 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	699b      	ldr	r3, [r3, #24]
 8007806:	f003 0320 	and.w	r3, r3, #32
 800780a:	2b20      	cmp	r3, #32
 800780c:	d013      	beq.n	8007836 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007812:	f043 0220 	orr.w	r2, r3, #32
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2220      	movs	r2, #32
 800781e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e007      	b.n	8007846 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	699b      	ldr	r3, [r3, #24]
 800783c:	f003 0320 	and.w	r3, r3, #32
 8007840:	2b20      	cmp	r3, #32
 8007842:	d1c8      	bne.n	80077d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007844:	2300      	movs	r3, #0
}
 8007846:	4618      	mov	r0, r3
 8007848:	3710      	adds	r7, #16
 800784a:	46bd      	mov	sp, r7
 800784c:	bd80      	pop	{r7, pc}
	...

08007850 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b08a      	sub	sp, #40	; 0x28
 8007854:	af00      	add	r7, sp, #0
 8007856:	60f8      	str	r0, [r7, #12]
 8007858:	60b9      	str	r1, [r7, #8]
 800785a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800785c:	2300      	movs	r3, #0
 800785e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	699b      	ldr	r3, [r3, #24]
 8007868:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800786a:	2300      	movs	r3, #0
 800786c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007872:	69bb      	ldr	r3, [r7, #24]
 8007874:	f003 0310 	and.w	r3, r3, #16
 8007878:	2b00      	cmp	r3, #0
 800787a:	d068      	beq.n	800794e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2210      	movs	r2, #16
 8007882:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007884:	e049      	b.n	800791a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800788c:	d045      	beq.n	800791a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800788e:	f7fd fcdf 	bl	8005250 <HAL_GetTick>
 8007892:	4602      	mov	r2, r0
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	1ad3      	subs	r3, r2, r3
 8007898:	68ba      	ldr	r2, [r7, #8]
 800789a:	429a      	cmp	r2, r3
 800789c:	d302      	bcc.n	80078a4 <I2C_IsErrorOccurred+0x54>
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d13a      	bne.n	800791a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80078b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	699b      	ldr	r3, [r3, #24]
 80078be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80078c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80078c6:	d121      	bne.n	800790c <I2C_IsErrorOccurred+0xbc>
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078ce:	d01d      	beq.n	800790c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80078d0:	7cfb      	ldrb	r3, [r7, #19]
 80078d2:	2b20      	cmp	r3, #32
 80078d4:	d01a      	beq.n	800790c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80078e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80078e6:	f7fd fcb3 	bl	8005250 <HAL_GetTick>
 80078ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80078ec:	e00e      	b.n	800790c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80078ee:	f7fd fcaf 	bl	8005250 <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b19      	cmp	r3, #25
 80078fa:	d907      	bls.n	800790c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80078fc:	6a3b      	ldr	r3, [r7, #32]
 80078fe:	f043 0320 	orr.w	r3, r3, #32
 8007902:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007904:	2301      	movs	r3, #1
 8007906:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800790a:	e006      	b.n	800791a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	699b      	ldr	r3, [r3, #24]
 8007912:	f003 0320 	and.w	r3, r3, #32
 8007916:	2b20      	cmp	r3, #32
 8007918:	d1e9      	bne.n	80078ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	f003 0320 	and.w	r3, r3, #32
 8007924:	2b20      	cmp	r3, #32
 8007926:	d003      	beq.n	8007930 <I2C_IsErrorOccurred+0xe0>
 8007928:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800792c:	2b00      	cmp	r3, #0
 800792e:	d0aa      	beq.n	8007886 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007930:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007934:	2b00      	cmp	r3, #0
 8007936:	d103      	bne.n	8007940 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	2220      	movs	r2, #32
 800793e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007940:	6a3b      	ldr	r3, [r7, #32]
 8007942:	f043 0304 	orr.w	r3, r3, #4
 8007946:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007948:	2301      	movs	r3, #1
 800794a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	699b      	ldr	r3, [r3, #24]
 8007954:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800795c:	2b00      	cmp	r3, #0
 800795e:	d00b      	beq.n	8007978 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007960:	6a3b      	ldr	r3, [r7, #32]
 8007962:	f043 0301 	orr.w	r3, r3, #1
 8007966:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007970:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00b      	beq.n	800799a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007982:	6a3b      	ldr	r3, [r7, #32]
 8007984:	f043 0308 	orr.w	r3, r3, #8
 8007988:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007992:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007994:	2301      	movs	r3, #1
 8007996:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800799a:	69bb      	ldr	r3, [r7, #24]
 800799c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d00b      	beq.n	80079bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80079a4:	6a3b      	ldr	r3, [r7, #32]
 80079a6:	f043 0302 	orr.w	r3, r3, #2
 80079aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80079b6:	2301      	movs	r3, #1
 80079b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80079bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d01c      	beq.n	80079fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80079c4:	68f8      	ldr	r0, [r7, #12]
 80079c6:	f7ff fe45 	bl	8007654 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	6859      	ldr	r1, [r3, #4]
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	681a      	ldr	r2, [r3, #0]
 80079d4:	4b0d      	ldr	r3, [pc, #52]	; (8007a0c <I2C_IsErrorOccurred+0x1bc>)
 80079d6:	400b      	ands	r3, r1
 80079d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80079de:	6a3b      	ldr	r3, [r7, #32]
 80079e0:	431a      	orrs	r2, r3
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2220      	movs	r2, #32
 80079ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	2200      	movs	r2, #0
 80079f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	2200      	movs	r2, #0
 80079fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80079fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3728      	adds	r7, #40	; 0x28
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	fe00e800 	.word	0xfe00e800

08007a10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b087      	sub	sp, #28
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	60f8      	str	r0, [r7, #12]
 8007a18:	607b      	str	r3, [r7, #4]
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	817b      	strh	r3, [r7, #10]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a22:	897b      	ldrh	r3, [r7, #10]
 8007a24:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a28:	7a7b      	ldrb	r3, [r7, #9]
 8007a2a:	041b      	lsls	r3, r3, #16
 8007a2c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a30:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007a36:	6a3b      	ldr	r3, [r7, #32]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a3e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	685a      	ldr	r2, [r3, #4]
 8007a46:	6a3b      	ldr	r3, [r7, #32]
 8007a48:	0d5b      	lsrs	r3, r3, #21
 8007a4a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007a4e:	4b08      	ldr	r3, [pc, #32]	; (8007a70 <I2C_TransferConfig+0x60>)
 8007a50:	430b      	orrs	r3, r1
 8007a52:	43db      	mvns	r3, r3
 8007a54:	ea02 0103 	and.w	r1, r2, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	430a      	orrs	r2, r1
 8007a60:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007a62:	bf00      	nop
 8007a64:	371c      	adds	r7, #28
 8007a66:	46bd      	mov	sp, r7
 8007a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6c:	4770      	bx	lr
 8007a6e:	bf00      	nop
 8007a70:	03ff63ff 	.word	0x03ff63ff

08007a74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007a74:	b480      	push	{r7}
 8007a76:	b083      	sub	sp, #12
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
 8007a7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	2b20      	cmp	r3, #32
 8007a88:	d138      	bne.n	8007afc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007a90:	2b01      	cmp	r3, #1
 8007a92:	d101      	bne.n	8007a98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007a94:	2302      	movs	r3, #2
 8007a96:	e032      	b.n	8007afe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2224      	movs	r2, #36	; 0x24
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	681a      	ldr	r2, [r3, #0]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f022 0201 	bic.w	r2, r2, #1
 8007ab6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	681a      	ldr	r2, [r3, #0]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ac6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	6819      	ldr	r1, [r3, #0]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	683a      	ldr	r2, [r7, #0]
 8007ad4:	430a      	orrs	r2, r1
 8007ad6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	681a      	ldr	r2, [r3, #0]
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0201 	orr.w	r2, r2, #1
 8007ae6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2220      	movs	r2, #32
 8007aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007af8:	2300      	movs	r3, #0
 8007afa:	e000      	b.n	8007afe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007afc:	2302      	movs	r3, #2
  }
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	370c      	adds	r7, #12
 8007b02:	46bd      	mov	sp, r7
 8007b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b08:	4770      	bx	lr

08007b0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b085      	sub	sp, #20
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
 8007b12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b1a:	b2db      	uxtb	r3, r3
 8007b1c:	2b20      	cmp	r3, #32
 8007b1e:	d139      	bne.n	8007b94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d101      	bne.n	8007b2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	e033      	b.n	8007b96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2224      	movs	r2, #36	; 0x24
 8007b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f022 0201 	bic.w	r2, r2, #1
 8007b4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007b5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	021b      	lsls	r3, r3, #8
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f042 0201 	orr.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2220      	movs	r2, #32
 8007b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007b90:	2300      	movs	r3, #0
 8007b92:	e000      	b.n	8007b96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007b94:	2302      	movs	r3, #2
  }
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3714      	adds	r7, #20
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
	...

08007ba4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007bac:	4b0b      	ldr	r3, [pc, #44]	; (8007bdc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bb0:	4a0a      	ldr	r2, [pc, #40]	; (8007bdc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bb2:	f043 0301 	orr.w	r3, r3, #1
 8007bb6:	6613      	str	r3, [r2, #96]	; 0x60
 8007bb8:	4b08      	ldr	r3, [pc, #32]	; (8007bdc <HAL_I2CEx_EnableFastModePlus+0x38>)
 8007bba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007bbc:	f003 0301 	and.w	r3, r3, #1
 8007bc0:	60fb      	str	r3, [r7, #12]
 8007bc2:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007bc4:	4b06      	ldr	r3, [pc, #24]	; (8007be0 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007bc6:	685a      	ldr	r2, [r3, #4]
 8007bc8:	4905      	ldr	r1, [pc, #20]	; (8007be0 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4313      	orrs	r3, r2
 8007bce:	604b      	str	r3, [r1, #4]
}
 8007bd0:	bf00      	nop
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	40021000 	.word	0x40021000
 8007be0:	40010000 	.word	0x40010000

08007be4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007be4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007be6:	b08b      	sub	sp, #44	; 0x2c
 8007be8:	af06      	add	r7, sp, #24
 8007bea:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d101      	bne.n	8007bf6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	e0f8      	b.n	8007de8 <HAL_PCD_Init+0x204>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d106      	bne.n	8007c10 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f00a fe66 	bl	80128dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2203      	movs	r2, #3
 8007c14:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f005 fc0b 	bl	800d438 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	603b      	str	r3, [r7, #0]
 8007c28:	687e      	ldr	r6, [r7, #4]
 8007c2a:	466d      	mov	r5, sp
 8007c2c:	f106 0410 	add.w	r4, r6, #16
 8007c30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007c32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007c34:	6823      	ldr	r3, [r4, #0]
 8007c36:	602b      	str	r3, [r5, #0]
 8007c38:	1d33      	adds	r3, r6, #4
 8007c3a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c3c:	6838      	ldr	r0, [r7, #0]
 8007c3e:	f005 fbd3 	bl	800d3e8 <USB_CoreInit>
 8007c42:	4603      	mov	r3, r0
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d005      	beq.n	8007c54 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2202      	movs	r2, #2
 8007c4c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e0c9      	b.n	8007de8 <HAL_PCD_Init+0x204>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2100      	movs	r1, #0
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f005 fc07 	bl	800d46e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007c60:	2300      	movs	r3, #0
 8007c62:	73fb      	strb	r3, [r7, #15]
 8007c64:	e040      	b.n	8007ce8 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007c66:	7bfb      	ldrb	r3, [r7, #15]
 8007c68:	6879      	ldr	r1, [r7, #4]
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	00db      	lsls	r3, r3, #3
 8007c74:	440b      	add	r3, r1
 8007c76:	3301      	adds	r3, #1
 8007c78:	2201      	movs	r2, #1
 8007c7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007c7c:	7bfb      	ldrb	r3, [r7, #15]
 8007c7e:	6879      	ldr	r1, [r7, #4]
 8007c80:	1c5a      	adds	r2, r3, #1
 8007c82:	4613      	mov	r3, r2
 8007c84:	009b      	lsls	r3, r3, #2
 8007c86:	4413      	add	r3, r2
 8007c88:	00db      	lsls	r3, r3, #3
 8007c8a:	440b      	add	r3, r1
 8007c8c:	7bfa      	ldrb	r2, [r7, #15]
 8007c8e:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007c90:	7bfb      	ldrb	r3, [r7, #15]
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	1c5a      	adds	r2, r3, #1
 8007c96:	4613      	mov	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	4413      	add	r3, r2
 8007c9c:	00db      	lsls	r3, r3, #3
 8007c9e:	440b      	add	r3, r1
 8007ca0:	3303      	adds	r3, #3
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007ca6:	7bfa      	ldrb	r2, [r7, #15]
 8007ca8:	6879      	ldr	r1, [r7, #4]
 8007caa:	4613      	mov	r3, r2
 8007cac:	009b      	lsls	r3, r3, #2
 8007cae:	4413      	add	r3, r2
 8007cb0:	00db      	lsls	r3, r3, #3
 8007cb2:	440b      	add	r3, r1
 8007cb4:	3338      	adds	r3, #56	; 0x38
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007cba:	7bfa      	ldrb	r2, [r7, #15]
 8007cbc:	6879      	ldr	r1, [r7, #4]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4413      	add	r3, r2
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	440b      	add	r3, r1
 8007cc8:	333c      	adds	r3, #60	; 0x3c
 8007cca:	2200      	movs	r2, #0
 8007ccc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007cce:	7bfa      	ldrb	r2, [r7, #15]
 8007cd0:	6879      	ldr	r1, [r7, #4]
 8007cd2:	4613      	mov	r3, r2
 8007cd4:	009b      	lsls	r3, r3, #2
 8007cd6:	4413      	add	r3, r2
 8007cd8:	00db      	lsls	r3, r3, #3
 8007cda:	440b      	add	r3, r1
 8007cdc:	3340      	adds	r3, #64	; 0x40
 8007cde:	2200      	movs	r2, #0
 8007ce0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ce2:	7bfb      	ldrb	r3, [r7, #15]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	73fb      	strb	r3, [r7, #15]
 8007ce8:	7bfa      	ldrb	r2, [r7, #15]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d3b9      	bcc.n	8007c66 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	73fb      	strb	r3, [r7, #15]
 8007cf6:	e044      	b.n	8007d82 <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007cf8:	7bfa      	ldrb	r2, [r7, #15]
 8007cfa:	6879      	ldr	r1, [r7, #4]
 8007cfc:	4613      	mov	r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	4413      	add	r3, r2
 8007d02:	00db      	lsls	r3, r3, #3
 8007d04:	440b      	add	r3, r1
 8007d06:	f203 1369 	addw	r3, r3, #361	; 0x169
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007d0e:	7bfa      	ldrb	r2, [r7, #15]
 8007d10:	6879      	ldr	r1, [r7, #4]
 8007d12:	4613      	mov	r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	00db      	lsls	r3, r3, #3
 8007d1a:	440b      	add	r3, r1
 8007d1c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007d20:	7bfa      	ldrb	r2, [r7, #15]
 8007d22:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007d24:	7bfa      	ldrb	r2, [r7, #15]
 8007d26:	6879      	ldr	r1, [r7, #4]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	4413      	add	r3, r2
 8007d2e:	00db      	lsls	r3, r3, #3
 8007d30:	440b      	add	r3, r1
 8007d32:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8007d36:	2200      	movs	r2, #0
 8007d38:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007d3a:	7bfa      	ldrb	r2, [r7, #15]
 8007d3c:	6879      	ldr	r1, [r7, #4]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	4413      	add	r3, r2
 8007d44:	00db      	lsls	r3, r3, #3
 8007d46:	440b      	add	r3, r1
 8007d48:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007d50:	7bfa      	ldrb	r2, [r7, #15]
 8007d52:	6879      	ldr	r1, [r7, #4]
 8007d54:	4613      	mov	r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	4413      	add	r3, r2
 8007d5a:	00db      	lsls	r3, r3, #3
 8007d5c:	440b      	add	r3, r1
 8007d5e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8007d62:	2200      	movs	r2, #0
 8007d64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007d66:	7bfa      	ldrb	r2, [r7, #15]
 8007d68:	6879      	ldr	r1, [r7, #4]
 8007d6a:	4613      	mov	r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	4413      	add	r3, r2
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	440b      	add	r3, r1
 8007d74:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8007d78:	2200      	movs	r2, #0
 8007d7a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007d7c:	7bfb      	ldrb	r3, [r7, #15]
 8007d7e:	3301      	adds	r3, #1
 8007d80:	73fb      	strb	r3, [r7, #15]
 8007d82:	7bfa      	ldrb	r2, [r7, #15]
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d3b5      	bcc.n	8007cf8 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	603b      	str	r3, [r7, #0]
 8007d92:	687e      	ldr	r6, [r7, #4]
 8007d94:	466d      	mov	r5, sp
 8007d96:	f106 0410 	add.w	r4, r6, #16
 8007d9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007d9c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007d9e:	6823      	ldr	r3, [r4, #0]
 8007da0:	602b      	str	r3, [r5, #0]
 8007da2:	1d33      	adds	r3, r6, #4
 8007da4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007da6:	6838      	ldr	r0, [r7, #0]
 8007da8:	f005 fb6e 	bl	800d488 <USB_DevInit>
 8007dac:	4603      	mov	r3, r0
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d005      	beq.n	8007dbe <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2202      	movs	r2, #2
 8007db6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e014      	b.n	8007de8 <HAL_PCD_Init+0x204>
  }

  hpcd->USB_Address = 0U;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2201      	movs	r2, #1
 8007dca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	69db      	ldr	r3, [r3, #28]
 8007dd2:	2b01      	cmp	r3, #1
 8007dd4:	d102      	bne.n	8007ddc <HAL_PCD_Init+0x1f8>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8007dd6:	6878      	ldr	r0, [r7, #4]
 8007dd8:	f001 fc58 	bl	800968c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4618      	mov	r0, r3
 8007de2:	f007 fdff 	bl	800f9e4 <USB_DevDisconnect>

  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3714      	adds	r7, #20
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007df0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b082      	sub	sp, #8
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007dfe:	2b01      	cmp	r3, #1
 8007e00:	d101      	bne.n	8007e06 <HAL_PCD_Start+0x16>
 8007e02:	2302      	movs	r3, #2
 8007e04:	e012      	b.n	8007e2c <HAL_PCD_Start+0x3c>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2201      	movs	r2, #1
 8007e0a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4618      	mov	r0, r3
 8007e14:	f005 faf9 	bl	800d40a <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f007 fdca 	bl	800f9b6 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3708      	adds	r7, #8
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4618      	mov	r0, r3
 8007e42:	f007 fde4 	bl	800fa0e <USB_ReadInterrupts>
 8007e46:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d003      	beq.n	8007e5a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f000 fb13 	bl	800847e <PCD_EP_ISR_Handler>

    return;
 8007e58:	e110      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d013      	beq.n	8007e8c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e6c:	b29a      	uxth	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e76:	b292      	uxth	r2, r2
 8007e78:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007e7c:	6878      	ldr	r0, [r7, #4]
 8007e7e:	f00a fda8 	bl	80129d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8007e82:	2100      	movs	r1, #0
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f8fc 	bl	8008082 <HAL_PCD_SetAddress>

    return;
 8007e8a:	e0f7      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d00c      	beq.n	8007eb0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007e9e:	b29a      	uxth	r2, r3
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007ea8:	b292      	uxth	r2, r2
 8007eaa:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007eae:	e0e5      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d00c      	beq.n	8007ed4 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007ec2:	b29a      	uxth	r2, r3
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007ecc:	b292      	uxth	r2, r2
 8007ece:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007ed2:	e0d3      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d034      	beq.n	8007f48 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f022 0204 	bic.w	r2, r2, #4
 8007ef0:	b292      	uxth	r2, r2
 8007ef2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007efe:	b29a      	uxth	r2, r3
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f022 0208 	bic.w	r2, r2, #8
 8007f08:	b292      	uxth	r2, r2
 8007f0a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007f14:	2b01      	cmp	r3, #1
 8007f16:	d107      	bne.n	8007f28 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8007f20:	2100      	movs	r1, #0
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f00b f806 	bl	8012f34 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8007f28:	6878      	ldr	r0, [r7, #4]
 8007f2a:	f00a fd8b 	bl	8012a44 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007f36:	b29a      	uxth	r2, r3
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007f40:	b292      	uxth	r2, r2
 8007f42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8007f46:	e099      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d027      	beq.n	8007fa2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007f5a:	b29a      	uxth	r2, r3
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f042 0208 	orr.w	r2, r2, #8
 8007f64:	b292      	uxth	r2, r2
 8007f66:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007f72:	b29a      	uxth	r2, r3
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f7c:	b292      	uxth	r2, r2
 8007f7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007f8a:	b29a      	uxth	r2, r3
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f042 0204 	orr.w	r2, r2, #4
 8007f94:	b292      	uxth	r2, r2
 8007f96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f00a fd38 	bl	8012a10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007fa0:	e06c      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d040      	beq.n	800802e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8007fb4:	b29a      	uxth	r2, r3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007fbe:	b292      	uxth	r2, r2
 8007fc0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	f893 32e0 	ldrb.w	r3, [r3, #736]	; 0x2e0
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d12b      	bne.n	8008026 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007fd6:	b29a      	uxth	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f042 0204 	orr.w	r2, r2, #4
 8007fe0:	b292      	uxth	r2, r2
 8007fe2:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f042 0208 	orr.w	r2, r2, #8
 8007ff8:	b292      	uxth	r2, r2
 8007ffa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2201      	movs	r2, #1
 8008002:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800800e:	b29b      	uxth	r3, r3
 8008010:	089b      	lsrs	r3, r3, #2
 8008012:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800801c:	2101      	movs	r1, #1
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f00a ff88 	bl	8012f34 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008024:	e02a      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f00a fcf2 	bl	8012a10 <HAL_PCD_SuspendCallback>
    return;
 800802c:	e026      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008034:	2b00      	cmp	r3, #0
 8008036:	d00f      	beq.n	8008058 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008040:	b29a      	uxth	r2, r3
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800804a:	b292      	uxth	r2, r2
 800804c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f00a fcb0 	bl	80129b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008056:	e011      	b.n	800807c <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00c      	beq.n	800807c <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800806a:	b29a      	uxth	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008074:	b292      	uxth	r2, r2
 8008076:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 800807a:	bf00      	nop
  }
}
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008082:	b580      	push	{r7, lr}
 8008084:	b082      	sub	sp, #8
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
 800808a:	460b      	mov	r3, r1
 800808c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <HAL_PCD_SetAddress+0x1a>
 8008098:	2302      	movs	r3, #2
 800809a:	e013      	b.n	80080c4 <HAL_PCD_SetAddress+0x42>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	78fa      	ldrb	r2, [r7, #3]
 80080a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	78fa      	ldrb	r2, [r7, #3]
 80080b2:	4611      	mov	r1, r2
 80080b4:	4618      	mov	r0, r3
 80080b6:	f007 fc6a 	bl	800f98e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80080c2:	2300      	movs	r3, #0
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3708      	adds	r7, #8
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	4608      	mov	r0, r1
 80080d6:	4611      	mov	r1, r2
 80080d8:	461a      	mov	r2, r3
 80080da:	4603      	mov	r3, r0
 80080dc:	70fb      	strb	r3, [r7, #3]
 80080de:	460b      	mov	r3, r1
 80080e0:	803b      	strh	r3, [r7, #0]
 80080e2:	4613      	mov	r3, r2
 80080e4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80080e6:	2300      	movs	r3, #0
 80080e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80080ea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	da0e      	bge.n	8008110 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80080f2:	78fb      	ldrb	r3, [r7, #3]
 80080f4:	f003 0307 	and.w	r3, r3, #7
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	4613      	mov	r3, r2
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	4413      	add	r3, r2
 8008100:	00db      	lsls	r3, r3, #3
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	4413      	add	r3, r2
 8008106:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	2201      	movs	r2, #1
 800810c:	705a      	strb	r2, [r3, #1]
 800810e:	e00e      	b.n	800812e <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008110:	78fb      	ldrb	r3, [r7, #3]
 8008112:	f003 0207 	and.w	r2, r3, #7
 8008116:	4613      	mov	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	4413      	add	r3, r2
 800811c:	00db      	lsls	r3, r3, #3
 800811e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008122:	687a      	ldr	r2, [r7, #4]
 8008124:	4413      	add	r3, r2
 8008126:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2200      	movs	r2, #0
 800812c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800812e:	78fb      	ldrb	r3, [r7, #3]
 8008130:	f003 0307 	and.w	r3, r3, #7
 8008134:	b2da      	uxtb	r2, r3
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800813a:	883a      	ldrh	r2, [r7, #0]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	78ba      	ldrb	r2, [r7, #2]
 8008144:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008146:	78bb      	ldrb	r3, [r7, #2]
 8008148:	2b02      	cmp	r3, #2
 800814a:	d102      	bne.n	8008152 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008158:	2b01      	cmp	r3, #1
 800815a:	d101      	bne.n	8008160 <HAL_PCD_EP_Open+0x94>
 800815c:	2302      	movs	r3, #2
 800815e:	e00e      	b.n	800817e <HAL_PCD_EP_Open+0xb2>
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68f9      	ldr	r1, [r7, #12]
 800816e:	4618      	mov	r0, r3
 8008170:	f005 f9ac 	bl	800d4cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2200      	movs	r2, #0
 8008178:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800817c:	7afb      	ldrb	r3, [r7, #11]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3710      	adds	r7, #16
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008186:	b580      	push	{r7, lr}
 8008188:	b084      	sub	sp, #16
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
 800818e:	460b      	mov	r3, r1
 8008190:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008196:	2b00      	cmp	r3, #0
 8008198:	da0e      	bge.n	80081b8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800819a:	78fb      	ldrb	r3, [r7, #3]
 800819c:	f003 0307 	and.w	r3, r3, #7
 80081a0:	1c5a      	adds	r2, r3, #1
 80081a2:	4613      	mov	r3, r2
 80081a4:	009b      	lsls	r3, r3, #2
 80081a6:	4413      	add	r3, r2
 80081a8:	00db      	lsls	r3, r3, #3
 80081aa:	687a      	ldr	r2, [r7, #4]
 80081ac:	4413      	add	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	2201      	movs	r2, #1
 80081b4:	705a      	strb	r2, [r3, #1]
 80081b6:	e00e      	b.n	80081d6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80081b8:	78fb      	ldrb	r3, [r7, #3]
 80081ba:	f003 0207 	and.w	r2, r3, #7
 80081be:	4613      	mov	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	4413      	add	r3, r2
 80081c4:	00db      	lsls	r3, r3, #3
 80081c6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	4413      	add	r3, r2
 80081ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80081d6:	78fb      	ldrb	r3, [r7, #3]
 80081d8:	f003 0307 	and.w	r3, r3, #7
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d101      	bne.n	80081f0 <HAL_PCD_EP_Close+0x6a>
 80081ec:	2302      	movs	r3, #2
 80081ee:	e00e      	b.n	800820e <HAL_PCD_EP_Close+0x88>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2201      	movs	r2, #1
 80081f4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	68f9      	ldr	r1, [r7, #12]
 80081fe:	4618      	mov	r0, r3
 8008200:	f005 fd28 	bl	800dc54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 800820c:	2300      	movs	r3, #0
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b086      	sub	sp, #24
 800821a:	af00      	add	r7, sp, #0
 800821c:	60f8      	str	r0, [r7, #12]
 800821e:	607a      	str	r2, [r7, #4]
 8008220:	603b      	str	r3, [r7, #0]
 8008222:	460b      	mov	r3, r1
 8008224:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008226:	7afb      	ldrb	r3, [r7, #11]
 8008228:	f003 0207 	and.w	r2, r3, #7
 800822c:	4613      	mov	r3, r2
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	00db      	lsls	r3, r3, #3
 8008234:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	4413      	add	r3, r2
 800823c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800824a:	697b      	ldr	r3, [r7, #20]
 800824c:	2200      	movs	r2, #0
 800824e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008250:	697b      	ldr	r3, [r7, #20]
 8008252:	2200      	movs	r2, #0
 8008254:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008256:	7afb      	ldrb	r3, [r7, #11]
 8008258:	f003 0307 	and.w	r3, r3, #7
 800825c:	b2da      	uxtb	r2, r3
 800825e:	697b      	ldr	r3, [r7, #20]
 8008260:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	6979      	ldr	r1, [r7, #20]
 8008268:	4618      	mov	r0, r3
 800826a:	f005 fee0 	bl	800e02e <USB_EPStartXfer>

  return HAL_OK;
 800826e:	2300      	movs	r3, #0
}
 8008270:	4618      	mov	r0, r3
 8008272:	3718      	adds	r7, #24
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	460b      	mov	r3, r1
 8008282:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8008284:	78fb      	ldrb	r3, [r7, #3]
 8008286:	f003 0207 	and.w	r2, r3, #7
 800828a:	6879      	ldr	r1, [r7, #4]
 800828c:	4613      	mov	r3, r2
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4413      	add	r3, r2
 8008292:	00db      	lsls	r3, r3, #3
 8008294:	440b      	add	r3, r1
 8008296:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 800829a:	681b      	ldr	r3, [r3, #0]
}
 800829c:	4618      	mov	r0, r3
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	607a      	str	r2, [r7, #4]
 80082b2:	603b      	str	r3, [r7, #0]
 80082b4:	460b      	mov	r3, r1
 80082b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80082b8:	7afb      	ldrb	r3, [r7, #11]
 80082ba:	f003 0307 	and.w	r3, r3, #7
 80082be:	1c5a      	adds	r2, r3, #1
 80082c0:	4613      	mov	r3, r2
 80082c2:	009b      	lsls	r3, r3, #2
 80082c4:	4413      	add	r3, r2
 80082c6:	00db      	lsls	r3, r3, #3
 80082c8:	68fa      	ldr	r2, [r7, #12]
 80082ca:	4413      	add	r3, r2
 80082cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	687a      	ldr	r2, [r7, #4]
 80082d2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	683a      	ldr	r2, [r7, #0]
 80082d8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80082da:	697b      	ldr	r3, [r7, #20]
 80082dc:	2201      	movs	r2, #1
 80082de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	683a      	ldr	r2, [r7, #0]
 80082e6:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2200      	movs	r2, #0
 80082ec:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80082ee:	697b      	ldr	r3, [r7, #20]
 80082f0:	2201      	movs	r2, #1
 80082f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80082f4:	7afb      	ldrb	r3, [r7, #11]
 80082f6:	f003 0307 	and.w	r3, r3, #7
 80082fa:	b2da      	uxtb	r2, r3
 80082fc:	697b      	ldr	r3, [r7, #20]
 80082fe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	6979      	ldr	r1, [r7, #20]
 8008306:	4618      	mov	r0, r3
 8008308:	f005 fe91 	bl	800e02e <USB_EPStartXfer>

  return HAL_OK;
 800830c:	2300      	movs	r3, #0
}
 800830e:	4618      	mov	r0, r3
 8008310:	3718      	adds	r7, #24
 8008312:	46bd      	mov	sp, r7
 8008314:	bd80      	pop	{r7, pc}

08008316 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b084      	sub	sp, #16
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
 800831e:	460b      	mov	r3, r1
 8008320:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008322:	78fb      	ldrb	r3, [r7, #3]
 8008324:	f003 0207 	and.w	r2, r3, #7
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	685b      	ldr	r3, [r3, #4]
 800832c:	429a      	cmp	r2, r3
 800832e:	d901      	bls.n	8008334 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008330:	2301      	movs	r3, #1
 8008332:	e04c      	b.n	80083ce <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008338:	2b00      	cmp	r3, #0
 800833a:	da0e      	bge.n	800835a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800833c:	78fb      	ldrb	r3, [r7, #3]
 800833e:	f003 0307 	and.w	r3, r3, #7
 8008342:	1c5a      	adds	r2, r3, #1
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	4413      	add	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2201      	movs	r2, #1
 8008356:	705a      	strb	r2, [r3, #1]
 8008358:	e00c      	b.n	8008374 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800835a:	78fa      	ldrb	r2, [r7, #3]
 800835c:	4613      	mov	r3, r2
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	00db      	lsls	r3, r3, #3
 8008364:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	4413      	add	r3, r2
 800836c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2201      	movs	r2, #1
 8008378:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800837a:	78fb      	ldrb	r3, [r7, #3]
 800837c:	f003 0307 	and.w	r3, r3, #7
 8008380:	b2da      	uxtb	r2, r3
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800838c:	2b01      	cmp	r3, #1
 800838e:	d101      	bne.n	8008394 <HAL_PCD_EP_SetStall+0x7e>
 8008390:	2302      	movs	r3, #2
 8008392:	e01c      	b.n	80083ce <HAL_PCD_EP_SetStall+0xb8>
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2201      	movs	r2, #1
 8008398:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68f9      	ldr	r1, [r7, #12]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f007 f9f4 	bl	800f790 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80083a8:	78fb      	ldrb	r3, [r7, #3]
 80083aa:	f003 0307 	and.w	r3, r3, #7
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d108      	bne.n	80083c4 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80083bc:	4619      	mov	r1, r3
 80083be:	4610      	mov	r0, r2
 80083c0:	f007 fb35 	bl	800fa2e <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80083e2:	78fb      	ldrb	r3, [r7, #3]
 80083e4:	f003 020f 	and.w	r2, r3, #15
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	685b      	ldr	r3, [r3, #4]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d901      	bls.n	80083f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80083f0:	2301      	movs	r3, #1
 80083f2:	e040      	b.n	8008476 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80083f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	da0e      	bge.n	800841a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083fc:	78fb      	ldrb	r3, [r7, #3]
 80083fe:	f003 0307 	and.w	r3, r3, #7
 8008402:	1c5a      	adds	r2, r3, #1
 8008404:	4613      	mov	r3, r2
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	4413      	add	r3, r2
 800840a:	00db      	lsls	r3, r3, #3
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	4413      	add	r3, r2
 8008410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2201      	movs	r2, #1
 8008416:	705a      	strb	r2, [r3, #1]
 8008418:	e00e      	b.n	8008438 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800841a:	78fb      	ldrb	r3, [r7, #3]
 800841c:	f003 0207 	and.w	r2, r3, #7
 8008420:	4613      	mov	r3, r2
 8008422:	009b      	lsls	r3, r3, #2
 8008424:	4413      	add	r3, r2
 8008426:	00db      	lsls	r3, r3, #3
 8008428:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	4413      	add	r3, r2
 8008430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	2200      	movs	r2, #0
 800843c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800843e:	78fb      	ldrb	r3, [r7, #3]
 8008440:	f003 0307 	and.w	r3, r3, #7
 8008444:	b2da      	uxtb	r2, r3
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8008450:	2b01      	cmp	r3, #1
 8008452:	d101      	bne.n	8008458 <HAL_PCD_EP_ClrStall+0x82>
 8008454:	2302      	movs	r3, #2
 8008456:	e00e      	b.n	8008476 <HAL_PCD_EP_ClrStall+0xa0>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68f9      	ldr	r1, [r7, #12]
 8008466:	4618      	mov	r0, r3
 8008468:	f007 f9e3 	bl	800f832 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2200      	movs	r2, #0
 8008470:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8008474:	2300      	movs	r3, #0
}
 8008476:	4618      	mov	r0, r3
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}

0800847e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b096      	sub	sp, #88	; 0x58
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008486:	e3b1      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
  {
    wIstr = hpcd->Instance->ISTR;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008490:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008494:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8008498:	b2db      	uxtb	r3, r3
 800849a:	f003 030f 	and.w	r3, r3, #15
 800849e:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 80084a2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f040 8173 	bne.w	8008792 <PCD_EP_ISR_Handler+0x314>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80084ac:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80084b0:	f003 0310 	and.w	r3, r3, #16
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d150      	bne.n	800855a <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	881b      	ldrh	r3, [r3, #0]
 80084be:	b29b      	uxth	r3, r3
 80084c0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80084c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084c8:	81fb      	strh	r3, [r7, #14]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681a      	ldr	r2, [r3, #0]
 80084ce:	89fb      	ldrh	r3, [r7, #14]
 80084d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084d8:	b29b      	uxth	r3, r3
 80084da:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	3328      	adds	r3, #40	; 0x28
 80084e0:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80084ea:	b29b      	uxth	r3, r3
 80084ec:	461a      	mov	r2, r3
 80084ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	00db      	lsls	r3, r3, #3
 80084f4:	4413      	add	r3, r2
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	6812      	ldr	r2, [r2, #0]
 80084fa:	4413      	add	r3, r2
 80084fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008500:	881b      	ldrh	r3, [r3, #0]
 8008502:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008506:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008508:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800850a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800850c:	695a      	ldr	r2, [r3, #20]
 800850e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008510:	69db      	ldr	r3, [r3, #28]
 8008512:	441a      	add	r2, r3
 8008514:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008516:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008518:	2100      	movs	r1, #0
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f00a fa31 	bl	8012982 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b00      	cmp	r3, #0
 800852a:	f000 835f 	beq.w	8008bec <PCD_EP_ISR_Handler+0x76e>
 800852e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f040 835a 	bne.w	8008bec <PCD_EP_ISR_Handler+0x76e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800853e:	b2db      	uxtb	r3, r3
 8008540:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008544:	b2da      	uxtb	r2, r3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	b292      	uxth	r2, r2
 800854c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2200      	movs	r2, #0
 8008554:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8008558:	e348      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8008560:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	881b      	ldrh	r3, [r3, #0]
 8008568:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800856c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008570:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008574:	2b00      	cmp	r3, #0
 8008576:	d032      	beq.n	80085de <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008580:	b29b      	uxth	r3, r3
 8008582:	461a      	mov	r2, r3
 8008584:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008586:	781b      	ldrb	r3, [r3, #0]
 8008588:	00db      	lsls	r3, r3, #3
 800858a:	4413      	add	r3, r2
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	6812      	ldr	r2, [r2, #0]
 8008590:	4413      	add	r3, r2
 8008592:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008596:	881b      	ldrh	r3, [r3, #0]
 8008598:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800859c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800859e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	6818      	ldr	r0, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80085aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085ac:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80085ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80085b0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	f007 fa89 	bl	800faca <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	881b      	ldrh	r3, [r3, #0]
 80085be:	b29a      	uxth	r2, r3
 80085c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80085c4:	4013      	ands	r3, r2
 80085c6:	823b      	strh	r3, [r7, #16]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	8a3a      	ldrh	r2, [r7, #16]
 80085ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085d2:	b292      	uxth	r2, r2
 80085d4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f00a f9a6 	bl	8012928 <HAL_PCD_SetupStageCallback>
 80085dc:	e306      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80085de:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	f280 8302 	bge.w	8008bec <PCD_EP_ISR_Handler+0x76e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	881b      	ldrh	r3, [r3, #0]
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80085f4:	4013      	ands	r3, r2
 80085f6:	83fb      	strh	r3, [r7, #30]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	8bfa      	ldrh	r2, [r7, #30]
 80085fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008602:	b292      	uxth	r2, r2
 8008604:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800860e:	b29b      	uxth	r3, r3
 8008610:	461a      	mov	r2, r3
 8008612:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008614:	781b      	ldrb	r3, [r3, #0]
 8008616:	00db      	lsls	r3, r3, #3
 8008618:	4413      	add	r3, r2
 800861a:	687a      	ldr	r2, [r7, #4]
 800861c:	6812      	ldr	r2, [r2, #0]
 800861e:	4413      	add	r3, r2
 8008620:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008624:	881b      	ldrh	r3, [r3, #0]
 8008626:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800862a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800862c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800862e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008630:	69db      	ldr	r3, [r3, #28]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d019      	beq.n	800866a <PCD_EP_ISR_Handler+0x1ec>
 8008636:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008638:	695b      	ldr	r3, [r3, #20]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d015      	beq.n	800866a <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6818      	ldr	r0, [r3, #0]
 8008642:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008644:	6959      	ldr	r1, [r3, #20]
 8008646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008648:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800864a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800864c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800864e:	b29b      	uxth	r3, r3
 8008650:	f007 fa3b 	bl	800faca <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8008654:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008656:	695a      	ldr	r2, [r3, #20]
 8008658:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800865a:	69db      	ldr	r3, [r3, #28]
 800865c:	441a      	add	r2, r3
 800865e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008660:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008662:	2100      	movs	r1, #0
 8008664:	6878      	ldr	r0, [r7, #4]
 8008666:	f00a f971 	bl	801294c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	881b      	ldrh	r3, [r3, #0]
 8008670:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8008674:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008678:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800867c:	2b00      	cmp	r3, #0
 800867e:	f040 82b5 	bne.w	8008bec <PCD_EP_ISR_Handler+0x76e>
 8008682:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008686:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800868a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800868e:	f000 82ad 	beq.w	8008bec <PCD_EP_ISR_Handler+0x76e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	61bb      	str	r3, [r7, #24]
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	461a      	mov	r2, r3
 80086a4:	69bb      	ldr	r3, [r7, #24]
 80086a6:	4413      	add	r3, r2
 80086a8:	61bb      	str	r3, [r7, #24]
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80086b0:	617b      	str	r3, [r7, #20]
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	881b      	ldrh	r3, [r3, #0]
 80086b6:	b29b      	uxth	r3, r3
 80086b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086bc:	b29a      	uxth	r2, r3
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	801a      	strh	r2, [r3, #0]
 80086c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	2b3e      	cmp	r3, #62	; 0x3e
 80086c8:	d91d      	bls.n	8008706 <PCD_EP_ISR_Handler+0x288>
 80086ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	095b      	lsrs	r3, r3, #5
 80086d0:	647b      	str	r3, [r7, #68]	; 0x44
 80086d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086d4:	691b      	ldr	r3, [r3, #16]
 80086d6:	f003 031f 	and.w	r3, r3, #31
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d102      	bne.n	80086e4 <PCD_EP_ISR_Handler+0x266>
 80086de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086e0:	3b01      	subs	r3, #1
 80086e2:	647b      	str	r3, [r7, #68]	; 0x44
 80086e4:	697b      	ldr	r3, [r7, #20]
 80086e6:	881b      	ldrh	r3, [r3, #0]
 80086e8:	b29a      	uxth	r2, r3
 80086ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	029b      	lsls	r3, r3, #10
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	4313      	orrs	r3, r2
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086fe:	b29a      	uxth	r2, r3
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	801a      	strh	r2, [r3, #0]
 8008704:	e026      	b.n	8008754 <PCD_EP_ISR_Handler+0x2d6>
 8008706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008708:	691b      	ldr	r3, [r3, #16]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d10a      	bne.n	8008724 <PCD_EP_ISR_Handler+0x2a6>
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	881b      	ldrh	r3, [r3, #0]
 8008712:	b29b      	uxth	r3, r3
 8008714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800871c:	b29a      	uxth	r2, r3
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	801a      	strh	r2, [r3, #0]
 8008722:	e017      	b.n	8008754 <PCD_EP_ISR_Handler+0x2d6>
 8008724:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008726:	691b      	ldr	r3, [r3, #16]
 8008728:	085b      	lsrs	r3, r3, #1
 800872a:	647b      	str	r3, [r7, #68]	; 0x44
 800872c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800872e:	691b      	ldr	r3, [r3, #16]
 8008730:	f003 0301 	and.w	r3, r3, #1
 8008734:	2b00      	cmp	r3, #0
 8008736:	d002      	beq.n	800873e <PCD_EP_ISR_Handler+0x2c0>
 8008738:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800873a:	3301      	adds	r3, #1
 800873c:	647b      	str	r3, [r7, #68]	; 0x44
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	881b      	ldrh	r3, [r3, #0]
 8008742:	b29a      	uxth	r2, r3
 8008744:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008746:	b29b      	uxth	r3, r3
 8008748:	029b      	lsls	r3, r3, #10
 800874a:	b29b      	uxth	r3, r3
 800874c:	4313      	orrs	r3, r2
 800874e:	b29a      	uxth	r2, r3
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	881b      	ldrh	r3, [r3, #0]
 800875a:	b29b      	uxth	r3, r3
 800875c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008760:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008764:	827b      	strh	r3, [r7, #18]
 8008766:	8a7b      	ldrh	r3, [r7, #18]
 8008768:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800876c:	827b      	strh	r3, [r7, #18]
 800876e:	8a7b      	ldrh	r3, [r7, #18]
 8008770:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008774:	827b      	strh	r3, [r7, #18]
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	8a7b      	ldrh	r3, [r7, #18]
 800877c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008780:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008788:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800878c:	b29b      	uxth	r3, r3
 800878e:	8013      	strh	r3, [r2, #0]
 8008790:	e22c      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	461a      	mov	r2, r3
 8008798:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	881b      	ldrh	r3, [r3, #0]
 80087a2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80087a6:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f280 80f6 	bge.w	800899c <PCD_EP_ISR_Handler+0x51e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	461a      	mov	r2, r3
 80087b6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	4413      	add	r3, r2
 80087be:	881b      	ldrh	r3, [r3, #0]
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80087c6:	4013      	ands	r3, r2
 80087c8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	461a      	mov	r2, r3
 80087d2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80087d6:	009b      	lsls	r3, r3, #2
 80087d8:	4413      	add	r3, r2
 80087da:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80087de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087e2:	b292      	uxth	r2, r2
 80087e4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80087e6:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80087ea:	4613      	mov	r3, r2
 80087ec:	009b      	lsls	r3, r3, #2
 80087ee:	4413      	add	r3, r2
 80087f0:	00db      	lsls	r3, r3, #3
 80087f2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	4413      	add	r3, r2
 80087fa:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80087fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087fe:	7b1b      	ldrb	r3, [r3, #12]
 8008800:	2b00      	cmp	r3, #0
 8008802:	d123      	bne.n	800884c <PCD_EP_ISR_Handler+0x3ce>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800880c:	b29b      	uxth	r3, r3
 800880e:	461a      	mov	r2, r3
 8008810:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008812:	781b      	ldrb	r3, [r3, #0]
 8008814:	00db      	lsls	r3, r3, #3
 8008816:	4413      	add	r3, r2
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	6812      	ldr	r2, [r2, #0]
 800881c:	4413      	add	r3, r2
 800881e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008822:	881b      	ldrh	r3, [r3, #0]
 8008824:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008828:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 800882c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8008830:	2b00      	cmp	r3, #0
 8008832:	f000 808e 	beq.w	8008952 <PCD_EP_ISR_Handler+0x4d4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6818      	ldr	r0, [r3, #0]
 800883a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800883c:	6959      	ldr	r1, [r3, #20]
 800883e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008840:	88da      	ldrh	r2, [r3, #6]
 8008842:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8008846:	f007 f940 	bl	800faca <USB_ReadPMA>
 800884a:	e082      	b.n	8008952 <PCD_EP_ISR_Handler+0x4d4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800884c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800884e:	78db      	ldrb	r3, [r3, #3]
 8008850:	2b02      	cmp	r3, #2
 8008852:	d10a      	bne.n	800886a <PCD_EP_ISR_Handler+0x3ec>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008854:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008858:	461a      	mov	r2, r3
 800885a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 f9d3 	bl	8008c08 <HAL_PCD_EP_DB_Receive>
 8008862:	4603      	mov	r3, r0
 8008864:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8008868:	e073      	b.n	8008952 <PCD_EP_ISR_Handler+0x4d4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	461a      	mov	r2, r3
 8008870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008872:	781b      	ldrb	r3, [r3, #0]
 8008874:	009b      	lsls	r3, r3, #2
 8008876:	4413      	add	r3, r2
 8008878:	881b      	ldrh	r3, [r3, #0]
 800887a:	b29b      	uxth	r3, r3
 800887c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008884:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	461a      	mov	r2, r3
 800888e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	441a      	add	r2, r3
 8008896:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800889a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800889e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80088a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80088aa:	b29b      	uxth	r3, r3
 80088ac:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	461a      	mov	r2, r3
 80088b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088b6:	781b      	ldrb	r3, [r3, #0]
 80088b8:	009b      	lsls	r3, r3, #2
 80088ba:	4413      	add	r3, r2
 80088bc:	881b      	ldrh	r3, [r3, #0]
 80088be:	b29b      	uxth	r3, r3
 80088c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d022      	beq.n	800890e <PCD_EP_ISR_Handler+0x490>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	461a      	mov	r2, r3
 80088d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088d6:	781b      	ldrb	r3, [r3, #0]
 80088d8:	00db      	lsls	r3, r3, #3
 80088da:	4413      	add	r3, r2
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	6812      	ldr	r2, [r2, #0]
 80088e0:	4413      	add	r3, r2
 80088e2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80088e6:	881b      	ldrh	r3, [r3, #0]
 80088e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088ec:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80088f0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d02c      	beq.n	8008952 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6818      	ldr	r0, [r3, #0]
 80088fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088fe:	6959      	ldr	r1, [r3, #20]
 8008900:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008902:	891a      	ldrh	r2, [r3, #8]
 8008904:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8008908:	f007 f8df 	bl	800faca <USB_ReadPMA>
 800890c:	e021      	b.n	8008952 <PCD_EP_ISR_Handler+0x4d4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008916:	b29b      	uxth	r3, r3
 8008918:	461a      	mov	r2, r3
 800891a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	00db      	lsls	r3, r3, #3
 8008920:	4413      	add	r3, r2
 8008922:	687a      	ldr	r2, [r7, #4]
 8008924:	6812      	ldr	r2, [r2, #0]
 8008926:	4413      	add	r3, r2
 8008928:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800892c:	881b      	ldrh	r3, [r3, #0]
 800892e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008932:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8008936:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800893a:	2b00      	cmp	r3, #0
 800893c:	d009      	beq.n	8008952 <PCD_EP_ISR_Handler+0x4d4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	6818      	ldr	r0, [r3, #0]
 8008942:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008944:	6959      	ldr	r1, [r3, #20]
 8008946:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008948:	895a      	ldrh	r2, [r3, #10]
 800894a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800894e:	f007 f8bc 	bl	800faca <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008952:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008954:	69da      	ldr	r2, [r3, #28]
 8008956:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800895a:	441a      	add	r2, r3
 800895c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800895e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008960:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008962:	695a      	ldr	r2, [r3, #20]
 8008964:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8008968:	441a      	add	r2, r3
 800896a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800896c:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800896e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d005      	beq.n	8008982 <PCD_EP_ISR_Handler+0x504>
 8008976:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 800897a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800897c:	691b      	ldr	r3, [r3, #16]
 800897e:	429a      	cmp	r2, r3
 8008980:	d206      	bcs.n	8008990 <PCD_EP_ISR_Handler+0x512>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008984:	781b      	ldrb	r3, [r3, #0]
 8008986:	4619      	mov	r1, r3
 8008988:	6878      	ldr	r0, [r7, #4]
 800898a:	f009 ffdf 	bl	801294c <HAL_PCD_DataOutStageCallback>
 800898e:	e005      	b.n	800899c <PCD_EP_ISR_Handler+0x51e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008996:	4618      	mov	r0, r3
 8008998:	f005 fb49 	bl	800e02e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800899c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80089a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	f000 8121 	beq.w	8008bec <PCD_EP_ISR_Handler+0x76e>
      {
        ep = &hpcd->IN_ep[epindex];
 80089aa:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80089ae:	1c5a      	adds	r2, r3, #1
 80089b0:	4613      	mov	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	00db      	lsls	r3, r3, #3
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	4413      	add	r3, r2
 80089bc:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	461a      	mov	r2, r3
 80089c4:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80089d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089d8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	461a      	mov	r2, r3
 80089e2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	441a      	add	r2, r3
 80089ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80089ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80089fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089fc:	78db      	ldrb	r3, [r3, #3]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	f040 80a2 	bne.w	8008b48 <PCD_EP_ISR_Handler+0x6ca>
        {
          ep->xfer_len = 0U;
 8008a04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a06:	2200      	movs	r2, #0
 8008a08:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008a0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a0c:	7b1b      	ldrb	r3, [r3, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 8093 	beq.w	8008b3a <PCD_EP_ISR_Handler+0x6bc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008a14:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008a18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d046      	beq.n	8008aae <PCD_EP_ISR_Handler+0x630>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a22:	785b      	ldrb	r3, [r3, #1]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d126      	bne.n	8008a76 <PCD_EP_ISR_Handler+0x5f8>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	461a      	mov	r2, r3
 8008a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3c:	4413      	add	r3, r2
 8008a3e:	627b      	str	r3, [r7, #36]	; 0x24
 8008a40:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	00da      	lsls	r2, r3, #3
 8008a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a48:	4413      	add	r3, r2
 8008a4a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008a4e:	623b      	str	r3, [r7, #32]
 8008a50:	6a3b      	ldr	r3, [r7, #32]
 8008a52:	881b      	ldrh	r3, [r3, #0]
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a5a:	b29a      	uxth	r2, r3
 8008a5c:	6a3b      	ldr	r3, [r7, #32]
 8008a5e:	801a      	strh	r2, [r3, #0]
 8008a60:	6a3b      	ldr	r3, [r7, #32]
 8008a62:	881b      	ldrh	r3, [r3, #0]
 8008a64:	b29b      	uxth	r3, r3
 8008a66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a6e:	b29a      	uxth	r2, r3
 8008a70:	6a3b      	ldr	r3, [r7, #32]
 8008a72:	801a      	strh	r2, [r3, #0]
 8008a74:	e061      	b.n	8008b3a <PCD_EP_ISR_Handler+0x6bc>
 8008a76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a78:	785b      	ldrb	r3, [r3, #1]
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d15d      	bne.n	8008b3a <PCD_EP_ISR_Handler+0x6bc>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	461a      	mov	r2, r3
 8008a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a92:	4413      	add	r3, r2
 8008a94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	00da      	lsls	r2, r3, #3
 8008a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8008aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	801a      	strh	r2, [r3, #0]
 8008aac:	e045      	b.n	8008b3a <PCD_EP_ISR_Handler+0x6bc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ab6:	785b      	ldrb	r3, [r3, #1]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d126      	bne.n	8008b0a <PCD_EP_ISR_Handler+0x68c>
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	637b      	str	r3, [r7, #52]	; 0x34
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	461a      	mov	r2, r3
 8008ace:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ad0:	4413      	add	r3, r2
 8008ad2:	637b      	str	r3, [r7, #52]	; 0x34
 8008ad4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	00da      	lsls	r2, r3, #3
 8008ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008adc:	4413      	add	r3, r2
 8008ade:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008ae2:	633b      	str	r3, [r7, #48]	; 0x30
 8008ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ae6:	881b      	ldrh	r3, [r3, #0]
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008aee:	b29a      	uxth	r2, r3
 8008af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af2:	801a      	strh	r2, [r3, #0]
 8008af4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008af6:	881b      	ldrh	r3, [r3, #0]
 8008af8:	b29b      	uxth	r3, r3
 8008afa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008afe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b02:	b29a      	uxth	r2, r3
 8008b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b06:	801a      	strh	r2, [r3, #0]
 8008b08:	e017      	b.n	8008b3a <PCD_EP_ISR_Handler+0x6bc>
 8008b0a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b0c:	785b      	ldrb	r3, [r3, #1]
 8008b0e:	2b01      	cmp	r3, #1
 8008b10:	d113      	bne.n	8008b3a <PCD_EP_ISR_Handler+0x6bc>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b1a:	b29b      	uxth	r3, r3
 8008b1c:	461a      	mov	r2, r3
 8008b1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b20:	4413      	add	r3, r2
 8008b22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b24:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	00da      	lsls	r2, r3, #3
 8008b2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b2c:	4413      	add	r3, r2
 8008b2e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008b32:	63bb      	str	r3, [r7, #56]	; 0x38
 8008b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b36:	2200      	movs	r2, #0
 8008b38:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b3a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b3c:	781b      	ldrb	r3, [r3, #0]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	6878      	ldr	r0, [r7, #4]
 8008b42:	f009 ff1e 	bl	8012982 <HAL_PCD_DataInStageCallback>
 8008b46:	e051      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008b48:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d144      	bne.n	8008bde <PCD_EP_ISR_Handler+0x760>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b5c:	b29b      	uxth	r3, r3
 8008b5e:	461a      	mov	r2, r3
 8008b60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b62:	781b      	ldrb	r3, [r3, #0]
 8008b64:	00db      	lsls	r3, r3, #3
 8008b66:	4413      	add	r3, r2
 8008b68:	687a      	ldr	r2, [r7, #4]
 8008b6a:	6812      	ldr	r2, [r2, #0]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008b72:	881b      	ldrh	r3, [r3, #0]
 8008b74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b78:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8008b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b7e:	699a      	ldr	r2, [r3, #24]
 8008b80:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008b84:	429a      	cmp	r2, r3
 8008b86:	d907      	bls.n	8008b98 <PCD_EP_ISR_Handler+0x71a>
            {
              ep->xfer_len -= TxPctSize;
 8008b88:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b8a:	699a      	ldr	r2, [r3, #24]
 8008b8c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008b90:	1ad2      	subs	r2, r2, r3
 8008b92:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b94:	619a      	str	r2, [r3, #24]
 8008b96:	e002      	b.n	8008b9e <PCD_EP_ISR_Handler+0x720>
            }
            else
            {
              ep->xfer_len = 0U;
 8008b98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008b9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ba0:	699b      	ldr	r3, [r3, #24]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d106      	bne.n	8008bb4 <PCD_EP_ISR_Handler+0x736>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008ba6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ba8:	781b      	ldrb	r3, [r3, #0]
 8008baa:	4619      	mov	r1, r3
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f009 fee8 	bl	8012982 <HAL_PCD_DataInStageCallback>
 8008bb2:	e01b      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008bb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bb6:	695a      	ldr	r2, [r3, #20]
 8008bb8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008bbc:	441a      	add	r2, r3
 8008bbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bc0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008bc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bc4:	69da      	ldr	r2, [r3, #28]
 8008bc6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8008bca:	441a      	add	r2, r3
 8008bcc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bce:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f005 fa29 	bl	800e02e <USB_EPStartXfer>
 8008bdc:	e006      	b.n	8008bec <PCD_EP_ISR_Handler+0x76e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008bde:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8008be2:	461a      	mov	r2, r3
 8008be4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008be6:	6878      	ldr	r0, [r7, #4]
 8008be8:	f000 f917 	bl	8008e1a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	b21b      	sxth	r3, r3
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	f6ff ac45 	blt.w	8008488 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008bfe:	2300      	movs	r3, #0
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	3758      	adds	r7, #88	; 0x58
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bd80      	pop	{r7, pc}

08008c08 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	60b9      	str	r1, [r7, #8]
 8008c12:	4613      	mov	r3, r2
 8008c14:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008c16:	88fb      	ldrh	r3, [r7, #6]
 8008c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	d07c      	beq.n	8008d1a <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c28:	b29b      	uxth	r3, r3
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	68bb      	ldr	r3, [r7, #8]
 8008c2e:	781b      	ldrb	r3, [r3, #0]
 8008c30:	00db      	lsls	r3, r3, #3
 8008c32:	4413      	add	r3, r2
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	6812      	ldr	r2, [r2, #0]
 8008c38:	4413      	add	r3, r2
 8008c3a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008c3e:	881b      	ldrh	r3, [r3, #0]
 8008c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c44:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	699a      	ldr	r2, [r3, #24]
 8008c4a:	8b7b      	ldrh	r3, [r7, #26]
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d306      	bcc.n	8008c5e <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	699a      	ldr	r2, [r3, #24]
 8008c54:	8b7b      	ldrh	r3, [r7, #26]
 8008c56:	1ad2      	subs	r2, r2, r3
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	619a      	str	r2, [r3, #24]
 8008c5c:	e002      	b.n	8008c64 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	2200      	movs	r2, #0
 8008c62:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008c64:	68bb      	ldr	r3, [r7, #8]
 8008c66:	699b      	ldr	r3, [r3, #24]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d123      	bne.n	8008cb4 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	461a      	mov	r2, r3
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	781b      	ldrb	r3, [r3, #0]
 8008c76:	009b      	lsls	r3, r3, #2
 8008c78:	4413      	add	r3, r2
 8008c7a:	881b      	ldrh	r3, [r3, #0]
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c86:	833b      	strh	r3, [r7, #24]
 8008c88:	8b3b      	ldrh	r3, [r7, #24]
 8008c8a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008c8e:	833b      	strh	r3, [r7, #24]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	461a      	mov	r2, r3
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	441a      	add	r2, r3
 8008c9e:	8b3b      	ldrh	r3, [r7, #24]
 8008ca0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008ca4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008ca8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cb0:	b29b      	uxth	r3, r3
 8008cb2:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008cb4:	88fb      	ldrh	r3, [r7, #6]
 8008cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d01f      	beq.n	8008cfe <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	461a      	mov	r2, r3
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	781b      	ldrb	r3, [r3, #0]
 8008cc8:	009b      	lsls	r3, r3, #2
 8008cca:	4413      	add	r3, r2
 8008ccc:	881b      	ldrh	r3, [r3, #0]
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cd8:	82fb      	strh	r3, [r7, #22]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	461a      	mov	r2, r3
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	781b      	ldrb	r3, [r3, #0]
 8008ce4:	009b      	lsls	r3, r3, #2
 8008ce6:	441a      	add	r2, r3
 8008ce8:	8afb      	ldrh	r3, [r7, #22]
 8008cea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008cee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008cf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008cf6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008cfe:	8b7b      	ldrh	r3, [r7, #26]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f000 8085 	beq.w	8008e10 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	6818      	ldr	r0, [r3, #0]
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	6959      	ldr	r1, [r3, #20]
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	891a      	ldrh	r2, [r3, #8]
 8008d12:	8b7b      	ldrh	r3, [r7, #26]
 8008d14:	f006 fed9 	bl	800faca <USB_ReadPMA>
 8008d18:	e07a      	b.n	8008e10 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	461a      	mov	r2, r3
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	781b      	ldrb	r3, [r3, #0]
 8008d2a:	00db      	lsls	r3, r3, #3
 8008d2c:	4413      	add	r3, r2
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	6812      	ldr	r2, [r2, #0]
 8008d32:	4413      	add	r3, r2
 8008d34:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008d38:	881b      	ldrh	r3, [r3, #0]
 8008d3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d3e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	699a      	ldr	r2, [r3, #24]
 8008d44:	8b7b      	ldrh	r3, [r7, #26]
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d306      	bcc.n	8008d58 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008d4a:	68bb      	ldr	r3, [r7, #8]
 8008d4c:	699a      	ldr	r2, [r3, #24]
 8008d4e:	8b7b      	ldrh	r3, [r7, #26]
 8008d50:	1ad2      	subs	r2, r2, r3
 8008d52:	68bb      	ldr	r3, [r7, #8]
 8008d54:	619a      	str	r2, [r3, #24]
 8008d56:	e002      	b.n	8008d5e <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d123      	bne.n	8008dae <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	009b      	lsls	r3, r3, #2
 8008d72:	4413      	add	r3, r2
 8008d74:	881b      	ldrh	r3, [r3, #0]
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008d7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d80:	83fb      	strh	r3, [r7, #30]
 8008d82:	8bfb      	ldrh	r3, [r7, #30]
 8008d84:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8008d88:	83fb      	strh	r3, [r7, #30]
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	461a      	mov	r2, r3
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	009b      	lsls	r3, r3, #2
 8008d96:	441a      	add	r2, r3
 8008d98:	8bfb      	ldrh	r3, [r7, #30]
 8008d9a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008d9e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008da2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008da6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008dae:	88fb      	ldrh	r3, [r7, #6]
 8008db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d11f      	bne.n	8008df8 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	781b      	ldrb	r3, [r3, #0]
 8008dc2:	009b      	lsls	r3, r3, #2
 8008dc4:	4413      	add	r3, r2
 8008dc6:	881b      	ldrh	r3, [r3, #0]
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dd2:	83bb      	strh	r3, [r7, #28]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	461a      	mov	r2, r3
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	009b      	lsls	r3, r3, #2
 8008de0:	441a      	add	r2, r3
 8008de2:	8bbb      	ldrh	r3, [r7, #28]
 8008de4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008de8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008dec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008df0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008df4:	b29b      	uxth	r3, r3
 8008df6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008df8:	8b7b      	ldrh	r3, [r7, #26]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d008      	beq.n	8008e10 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	6818      	ldr	r0, [r3, #0]
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	6959      	ldr	r1, [r3, #20]
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	895a      	ldrh	r2, [r3, #10]
 8008e0a:	8b7b      	ldrh	r3, [r7, #26]
 8008e0c:	f006 fe5d 	bl	800faca <USB_ReadPMA>
    }
  }

  return count;
 8008e10:	8b7b      	ldrh	r3, [r7, #26]
}
 8008e12:	4618      	mov	r0, r3
 8008e14:	3720      	adds	r7, #32
 8008e16:	46bd      	mov	sp, r7
 8008e18:	bd80      	pop	{r7, pc}

08008e1a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b0a4      	sub	sp, #144	; 0x90
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	60f8      	str	r0, [r7, #12]
 8008e22:	60b9      	str	r1, [r7, #8]
 8008e24:	4613      	mov	r3, r2
 8008e26:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008e28:	88fb      	ldrh	r3, [r7, #6]
 8008e2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	f000 81db 	beq.w	80091ea <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	461a      	mov	r2, r3
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	781b      	ldrb	r3, [r3, #0]
 8008e44:	00db      	lsls	r3, r3, #3
 8008e46:	4413      	add	r3, r2
 8008e48:	68fa      	ldr	r2, [r7, #12]
 8008e4a:	6812      	ldr	r2, [r2, #0]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008e52:	881b      	ldrh	r3, [r3, #0]
 8008e54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e58:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	699a      	ldr	r2, [r3, #24]
 8008e60:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d907      	bls.n	8008e78 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	699a      	ldr	r2, [r3, #24]
 8008e6c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8008e70:	1ad2      	subs	r2, r2, r3
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	619a      	str	r2, [r3, #24]
 8008e76:	e002      	b.n	8008e7e <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f040 80b9 	bne.w	8008ffa <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	785b      	ldrb	r3, [r3, #1]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d126      	bne.n	8008ede <HAL_PCD_EP_DB_Transmit+0xc4>
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	461a      	mov	r2, r3
 8008ea2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea4:	4413      	add	r3, r2
 8008ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	781b      	ldrb	r3, [r3, #0]
 8008eac:	00da      	lsls	r2, r3, #3
 8008eae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eb0:	4413      	add	r3, r2
 8008eb2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008eb6:	62bb      	str	r3, [r7, #40]	; 0x28
 8008eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eba:	881b      	ldrh	r3, [r3, #0]
 8008ebc:	b29b      	uxth	r3, r3
 8008ebe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ec2:	b29a      	uxth	r2, r3
 8008ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec6:	801a      	strh	r2, [r3, #0]
 8008ec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eca:	881b      	ldrh	r3, [r3, #0]
 8008ecc:	b29b      	uxth	r3, r3
 8008ece:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ed2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008ed6:	b29a      	uxth	r2, r3
 8008ed8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008eda:	801a      	strh	r2, [r3, #0]
 8008edc:	e01a      	b.n	8008f14 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	785b      	ldrb	r3, [r3, #1]
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d116      	bne.n	8008f14 <HAL_PCD_EP_DB_Transmit+0xfa>
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	637b      	str	r3, [r7, #52]	; 0x34
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008ef4:	b29b      	uxth	r3, r3
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008efa:	4413      	add	r3, r2
 8008efc:	637b      	str	r3, [r7, #52]	; 0x34
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	781b      	ldrb	r3, [r3, #0]
 8008f02:	00da      	lsls	r2, r3, #3
 8008f04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f06:	4413      	add	r3, r2
 8008f08:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8008f0c:	633b      	str	r3, [r7, #48]	; 0x30
 8008f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f10:	2200      	movs	r2, #0
 8008f12:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	627b      	str	r3, [r7, #36]	; 0x24
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	785b      	ldrb	r3, [r3, #1]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d126      	bne.n	8008f70 <HAL_PCD_EP_DB_Transmit+0x156>
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	61fb      	str	r3, [r7, #28]
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f30:	b29b      	uxth	r3, r3
 8008f32:	461a      	mov	r2, r3
 8008f34:	69fb      	ldr	r3, [r7, #28]
 8008f36:	4413      	add	r3, r2
 8008f38:	61fb      	str	r3, [r7, #28]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	781b      	ldrb	r3, [r3, #0]
 8008f3e:	00da      	lsls	r2, r3, #3
 8008f40:	69fb      	ldr	r3, [r7, #28]
 8008f42:	4413      	add	r3, r2
 8008f44:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008f48:	61bb      	str	r3, [r7, #24]
 8008f4a:	69bb      	ldr	r3, [r7, #24]
 8008f4c:	881b      	ldrh	r3, [r3, #0]
 8008f4e:	b29b      	uxth	r3, r3
 8008f50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f54:	b29a      	uxth	r2, r3
 8008f56:	69bb      	ldr	r3, [r7, #24]
 8008f58:	801a      	strh	r2, [r3, #0]
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	881b      	ldrh	r3, [r3, #0]
 8008f5e:	b29b      	uxth	r3, r3
 8008f60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008f64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	69bb      	ldr	r3, [r7, #24]
 8008f6c:	801a      	strh	r2, [r3, #0]
 8008f6e:	e017      	b.n	8008fa0 <HAL_PCD_EP_DB_Transmit+0x186>
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	785b      	ldrb	r3, [r3, #1]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d113      	bne.n	8008fa0 <HAL_PCD_EP_DB_Transmit+0x186>
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	461a      	mov	r2, r3
 8008f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f86:	4413      	add	r3, r2
 8008f88:	627b      	str	r3, [r7, #36]	; 0x24
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	781b      	ldrb	r3, [r3, #0]
 8008f8e:	00da      	lsls	r2, r3, #3
 8008f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f92:	4413      	add	r3, r2
 8008f94:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008f98:	623b      	str	r3, [r7, #32]
 8008f9a:	6a3b      	ldr	r3, [r7, #32]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	4619      	mov	r1, r3
 8008fa6:	68f8      	ldr	r0, [r7, #12]
 8008fa8:	f009 fceb 	bl	8012982 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008fac:	88fb      	ldrh	r3, [r7, #6]
 8008fae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	f000 82fa 	beq.w	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	781b      	ldrb	r3, [r3, #0]
 8008fc2:	009b      	lsls	r3, r3, #2
 8008fc4:	4413      	add	r3, r2
 8008fc6:	881b      	ldrh	r3, [r3, #0]
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fd2:	82fb      	strh	r3, [r7, #22]
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	461a      	mov	r2, r3
 8008fda:	68bb      	ldr	r3, [r7, #8]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	441a      	add	r2, r3
 8008fe2:	8afb      	ldrh	r3, [r7, #22]
 8008fe4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008fe8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008fec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008ff0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ff4:	b29b      	uxth	r3, r3
 8008ff6:	8013      	strh	r3, [r2, #0]
 8008ff8:	e2d8      	b.n	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008ffa:	88fb      	ldrh	r3, [r7, #6]
 8008ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d021      	beq.n	8009048 <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	461a      	mov	r2, r3
 800900a:	68bb      	ldr	r3, [r7, #8]
 800900c:	781b      	ldrb	r3, [r3, #0]
 800900e:	009b      	lsls	r3, r3, #2
 8009010:	4413      	add	r3, r2
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	b29b      	uxth	r3, r3
 8009016:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800901a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800901e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	461a      	mov	r2, r3
 8009028:	68bb      	ldr	r3, [r7, #8]
 800902a:	781b      	ldrb	r3, [r3, #0]
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	441a      	add	r2, r3
 8009030:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8009034:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009038:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800903c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009040:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009044:	b29b      	uxth	r3, r3
 8009046:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800904e:	2b01      	cmp	r3, #1
 8009050:	f040 82ac 	bne.w	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	695a      	ldr	r2, [r3, #20]
 8009058:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800905c:	441a      	add	r2, r3
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	69da      	ldr	r2, [r3, #28]
 8009066:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800906a:	441a      	add	r2, r3
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	6a1a      	ldr	r2, [r3, #32]
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	691b      	ldr	r3, [r3, #16]
 8009078:	429a      	cmp	r2, r3
 800907a:	d30b      	bcc.n	8009094 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	691b      	ldr	r3, [r3, #16]
 8009080:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8009084:	68bb      	ldr	r3, [r7, #8]
 8009086:	6a1a      	ldr	r2, [r3, #32]
 8009088:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800908c:	1ad2      	subs	r2, r2, r3
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	621a      	str	r2, [r3, #32]
 8009092:	e017      	b.n	80090c4 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 8009094:	68bb      	ldr	r3, [r7, #8]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d108      	bne.n	80090ae <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 800909c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80090a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	2200      	movs	r2, #0
 80090a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80090ac:	e00a      	b.n	80090c4 <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	2200      	movs	r2, #0
 80090b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80090b6:	68bb      	ldr	r3, [r7, #8]
 80090b8:	6a1b      	ldr	r3, [r3, #32]
 80090ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	2200      	movs	r2, #0
 80090c2:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	785b      	ldrb	r3, [r3, #1]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d165      	bne.n	8009198 <HAL_PCD_EP_DB_Transmit+0x37e>
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090da:	b29b      	uxth	r3, r3
 80090dc:	461a      	mov	r2, r3
 80090de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090e0:	4413      	add	r3, r2
 80090e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	781b      	ldrb	r3, [r3, #0]
 80090e8:	00da      	lsls	r2, r3, #3
 80090ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090ec:	4413      	add	r3, r2
 80090ee:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80090f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80090f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f6:	881b      	ldrh	r3, [r3, #0]
 80090f8:	b29b      	uxth	r3, r3
 80090fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090fe:	b29a      	uxth	r2, r3
 8009100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009102:	801a      	strh	r2, [r3, #0]
 8009104:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009108:	2b3e      	cmp	r3, #62	; 0x3e
 800910a:	d91d      	bls.n	8009148 <HAL_PCD_EP_DB_Transmit+0x32e>
 800910c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009110:	095b      	lsrs	r3, r3, #5
 8009112:	64bb      	str	r3, [r7, #72]	; 0x48
 8009114:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009118:	f003 031f 	and.w	r3, r3, #31
 800911c:	2b00      	cmp	r3, #0
 800911e:	d102      	bne.n	8009126 <HAL_PCD_EP_DB_Transmit+0x30c>
 8009120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009122:	3b01      	subs	r3, #1
 8009124:	64bb      	str	r3, [r7, #72]	; 0x48
 8009126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009128:	881b      	ldrh	r3, [r3, #0]
 800912a:	b29a      	uxth	r2, r3
 800912c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800912e:	b29b      	uxth	r3, r3
 8009130:	029b      	lsls	r3, r3, #10
 8009132:	b29b      	uxth	r3, r3
 8009134:	4313      	orrs	r3, r2
 8009136:	b29b      	uxth	r3, r3
 8009138:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800913c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009140:	b29a      	uxth	r2, r3
 8009142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009144:	801a      	strh	r2, [r3, #0]
 8009146:	e044      	b.n	80091d2 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8009148:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800914c:	2b00      	cmp	r3, #0
 800914e:	d10a      	bne.n	8009166 <HAL_PCD_EP_DB_Transmit+0x34c>
 8009150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009152:	881b      	ldrh	r3, [r3, #0]
 8009154:	b29b      	uxth	r3, r3
 8009156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800915a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800915e:	b29a      	uxth	r2, r3
 8009160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009162:	801a      	strh	r2, [r3, #0]
 8009164:	e035      	b.n	80091d2 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8009166:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800916a:	085b      	lsrs	r3, r3, #1
 800916c:	64bb      	str	r3, [r7, #72]	; 0x48
 800916e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d002      	beq.n	8009180 <HAL_PCD_EP_DB_Transmit+0x366>
 800917a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800917c:	3301      	adds	r3, #1
 800917e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009180:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009182:	881b      	ldrh	r3, [r3, #0]
 8009184:	b29a      	uxth	r2, r3
 8009186:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009188:	b29b      	uxth	r3, r3
 800918a:	029b      	lsls	r3, r3, #10
 800918c:	b29b      	uxth	r3, r3
 800918e:	4313      	orrs	r3, r2
 8009190:	b29a      	uxth	r2, r3
 8009192:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009194:	801a      	strh	r2, [r3, #0]
 8009196:	e01c      	b.n	80091d2 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	785b      	ldrb	r3, [r3, #1]
 800919c:	2b01      	cmp	r3, #1
 800919e:	d118      	bne.n	80091d2 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	647b      	str	r3, [r7, #68]	; 0x44
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	461a      	mov	r2, r3
 80091b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091b4:	4413      	add	r3, r2
 80091b6:	647b      	str	r3, [r7, #68]	; 0x44
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	00da      	lsls	r2, r3, #3
 80091be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80091c0:	4413      	add	r3, r2
 80091c2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80091c6:	643b      	str	r3, [r7, #64]	; 0x40
 80091c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80091cc:	b29a      	uxth	r2, r3
 80091ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80091d0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6818      	ldr	r0, [r3, #0]
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	6959      	ldr	r1, [r3, #20]
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	891a      	ldrh	r2, [r3, #8]
 80091de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	f006 fc2f 	bl	800fa46 <USB_WritePMA>
 80091e8:	e1e0      	b.n	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091f2:	b29b      	uxth	r3, r3
 80091f4:	461a      	mov	r2, r3
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	781b      	ldrb	r3, [r3, #0]
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	4413      	add	r3, r2
 80091fe:	68fa      	ldr	r2, [r7, #12]
 8009200:	6812      	ldr	r2, [r2, #0]
 8009202:	4413      	add	r3, r2
 8009204:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009208:	881b      	ldrh	r3, [r3, #0]
 800920a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800920e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	699a      	ldr	r2, [r3, #24]
 8009216:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800921a:	429a      	cmp	r2, r3
 800921c:	d307      	bcc.n	800922e <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	699a      	ldr	r2, [r3, #24]
 8009222:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009226:	1ad2      	subs	r2, r2, r3
 8009228:	68bb      	ldr	r3, [r7, #8]
 800922a:	619a      	str	r2, [r3, #24]
 800922c:	e002      	b.n	8009234 <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2200      	movs	r2, #0
 8009232:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009234:	68bb      	ldr	r3, [r7, #8]
 8009236:	699b      	ldr	r3, [r3, #24]
 8009238:	2b00      	cmp	r3, #0
 800923a:	f040 80c0 	bne.w	80093be <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	785b      	ldrb	r3, [r3, #1]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d126      	bne.n	8009294 <HAL_PCD_EP_DB_Transmit+0x47a>
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009254:	b29b      	uxth	r3, r3
 8009256:	461a      	mov	r2, r3
 8009258:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800925a:	4413      	add	r3, r2
 800925c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	781b      	ldrb	r3, [r3, #0]
 8009262:	00da      	lsls	r2, r3, #3
 8009264:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009266:	4413      	add	r3, r2
 8009268:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800926c:	67bb      	str	r3, [r7, #120]	; 0x78
 800926e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009270:	881b      	ldrh	r3, [r3, #0]
 8009272:	b29b      	uxth	r3, r3
 8009274:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009278:	b29a      	uxth	r2, r3
 800927a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800927c:	801a      	strh	r2, [r3, #0]
 800927e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009280:	881b      	ldrh	r3, [r3, #0]
 8009282:	b29b      	uxth	r3, r3
 8009284:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009288:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800928c:	b29a      	uxth	r2, r3
 800928e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009290:	801a      	strh	r2, [r3, #0]
 8009292:	e01a      	b.n	80092ca <HAL_PCD_EP_DB_Transmit+0x4b0>
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	785b      	ldrb	r3, [r3, #1]
 8009298:	2b01      	cmp	r3, #1
 800929a:	d116      	bne.n	80092ca <HAL_PCD_EP_DB_Transmit+0x4b0>
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	667b      	str	r3, [r7, #100]	; 0x64
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	461a      	mov	r2, r3
 80092ae:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092b0:	4413      	add	r3, r2
 80092b2:	667b      	str	r3, [r7, #100]	; 0x64
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	00da      	lsls	r2, r3, #3
 80092ba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80092bc:	4413      	add	r3, r2
 80092be:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80092c2:	663b      	str	r3, [r7, #96]	; 0x60
 80092c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80092c6:	2200      	movs	r2, #0
 80092c8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	677b      	str	r3, [r7, #116]	; 0x74
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	785b      	ldrb	r3, [r3, #1]
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d12b      	bne.n	8009330 <HAL_PCD_EP_DB_Transmit+0x516>
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	461a      	mov	r2, r3
 80092ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092ec:	4413      	add	r3, r2
 80092ee:	66fb      	str	r3, [r7, #108]	; 0x6c
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	00da      	lsls	r2, r3, #3
 80092f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092f8:	4413      	add	r3, r2
 80092fa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80092fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009302:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009306:	881b      	ldrh	r3, [r3, #0]
 8009308:	b29b      	uxth	r3, r3
 800930a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800930e:	b29a      	uxth	r2, r3
 8009310:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009314:	801a      	strh	r2, [r3, #0]
 8009316:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800931a:	881b      	ldrh	r3, [r3, #0]
 800931c:	b29b      	uxth	r3, r3
 800931e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009322:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009326:	b29a      	uxth	r2, r3
 8009328:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800932c:	801a      	strh	r2, [r3, #0]
 800932e:	e017      	b.n	8009360 <HAL_PCD_EP_DB_Transmit+0x546>
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	785b      	ldrb	r3, [r3, #1]
 8009334:	2b01      	cmp	r3, #1
 8009336:	d113      	bne.n	8009360 <HAL_PCD_EP_DB_Transmit+0x546>
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009340:	b29b      	uxth	r3, r3
 8009342:	461a      	mov	r2, r3
 8009344:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009346:	4413      	add	r3, r2
 8009348:	677b      	str	r3, [r7, #116]	; 0x74
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	781b      	ldrb	r3, [r3, #0]
 800934e:	00da      	lsls	r2, r3, #3
 8009350:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009352:	4413      	add	r3, r2
 8009354:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009358:	673b      	str	r3, [r7, #112]	; 0x70
 800935a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800935c:	2200      	movs	r2, #0
 800935e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	781b      	ldrb	r3, [r3, #0]
 8009364:	4619      	mov	r1, r3
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f009 fb0b 	bl	8012982 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800936c:	88fb      	ldrh	r3, [r7, #6]
 800936e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009372:	2b00      	cmp	r3, #0
 8009374:	f040 811a 	bne.w	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	461a      	mov	r2, r3
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	781b      	ldrb	r3, [r3, #0]
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	4413      	add	r3, r2
 8009386:	881b      	ldrh	r3, [r3, #0]
 8009388:	b29b      	uxth	r3, r3
 800938a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800938e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009392:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	68bb      	ldr	r3, [r7, #8]
 800939e:	781b      	ldrb	r3, [r3, #0]
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	441a      	add	r2, r3
 80093a4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 80093a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80093b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	8013      	strh	r3, [r2, #0]
 80093bc:	e0f6      	b.n	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80093be:	88fb      	ldrh	r3, [r7, #6]
 80093c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d121      	bne.n	800940c <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	461a      	mov	r2, r3
 80093ce:	68bb      	ldr	r3, [r7, #8]
 80093d0:	781b      	ldrb	r3, [r3, #0]
 80093d2:	009b      	lsls	r3, r3, #2
 80093d4:	4413      	add	r3, r2
 80093d6:	881b      	ldrh	r3, [r3, #0]
 80093d8:	b29b      	uxth	r3, r3
 80093da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093e2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	461a      	mov	r2, r3
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	441a      	add	r2, r3
 80093f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80093f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009400:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009404:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009408:	b29b      	uxth	r3, r3
 800940a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009412:	2b01      	cmp	r3, #1
 8009414:	f040 80ca 	bne.w	80095ac <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8009418:	68bb      	ldr	r3, [r7, #8]
 800941a:	695a      	ldr	r2, [r3, #20]
 800941c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009420:	441a      	add	r2, r3
 8009422:	68bb      	ldr	r3, [r7, #8]
 8009424:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	69da      	ldr	r2, [r3, #28]
 800942a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800942e:	441a      	add	r2, r3
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	6a1a      	ldr	r2, [r3, #32]
 8009438:	68bb      	ldr	r3, [r7, #8]
 800943a:	691b      	ldr	r3, [r3, #16]
 800943c:	429a      	cmp	r2, r3
 800943e:	d30b      	bcc.n	8009458 <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	691b      	ldr	r3, [r3, #16]
 8009444:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8009448:	68bb      	ldr	r3, [r7, #8]
 800944a:	6a1a      	ldr	r2, [r3, #32]
 800944c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009450:	1ad2      	subs	r2, r2, r3
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	621a      	str	r2, [r3, #32]
 8009456:	e017      	b.n	8009488 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	6a1b      	ldr	r3, [r3, #32]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d108      	bne.n	8009472 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8009460:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009464:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	2200      	movs	r2, #0
 800946c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8009470:	e00a      	b.n	8009488 <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	6a1b      	ldr	r3, [r3, #32]
 8009476:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800947a:	68bb      	ldr	r3, [r7, #8]
 800947c:	2200      	movs	r2, #0
 800947e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	2200      	movs	r2, #0
 8009484:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	657b      	str	r3, [r7, #84]	; 0x54
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	785b      	ldrb	r3, [r3, #1]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d165      	bne.n	8009562 <HAL_PCD_EP_DB_Transmit+0x748>
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	461a      	mov	r2, r3
 80094a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094aa:	4413      	add	r3, r2
 80094ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	781b      	ldrb	r3, [r3, #0]
 80094b2:	00da      	lsls	r2, r3, #3
 80094b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80094b6:	4413      	add	r3, r2
 80094b8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80094bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80094be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80094c0:	881b      	ldrh	r3, [r3, #0]
 80094c2:	b29b      	uxth	r3, r3
 80094c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80094cc:	801a      	strh	r2, [r3, #0]
 80094ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094d2:	2b3e      	cmp	r3, #62	; 0x3e
 80094d4:	d91d      	bls.n	8009512 <HAL_PCD_EP_DB_Transmit+0x6f8>
 80094d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094da:	095b      	lsrs	r3, r3, #5
 80094dc:	66bb      	str	r3, [r7, #104]	; 0x68
 80094de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80094e2:	f003 031f 	and.w	r3, r3, #31
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d102      	bne.n	80094f0 <HAL_PCD_EP_DB_Transmit+0x6d6>
 80094ea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094ec:	3b01      	subs	r3, #1
 80094ee:	66bb      	str	r3, [r7, #104]	; 0x68
 80094f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80094f2:	881b      	ldrh	r3, [r3, #0]
 80094f4:	b29a      	uxth	r2, r3
 80094f6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80094f8:	b29b      	uxth	r3, r3
 80094fa:	029b      	lsls	r3, r3, #10
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	4313      	orrs	r3, r2
 8009500:	b29b      	uxth	r3, r3
 8009502:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009506:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800950a:	b29a      	uxth	r2, r3
 800950c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800950e:	801a      	strh	r2, [r3, #0]
 8009510:	e041      	b.n	8009596 <HAL_PCD_EP_DB_Transmit+0x77c>
 8009512:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d10a      	bne.n	8009530 <HAL_PCD_EP_DB_Transmit+0x716>
 800951a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800951c:	881b      	ldrh	r3, [r3, #0]
 800951e:	b29b      	uxth	r3, r3
 8009520:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009524:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009528:	b29a      	uxth	r2, r3
 800952a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800952c:	801a      	strh	r2, [r3, #0]
 800952e:	e032      	b.n	8009596 <HAL_PCD_EP_DB_Transmit+0x77c>
 8009530:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009534:	085b      	lsrs	r3, r3, #1
 8009536:	66bb      	str	r3, [r7, #104]	; 0x68
 8009538:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800953c:	f003 0301 	and.w	r3, r3, #1
 8009540:	2b00      	cmp	r3, #0
 8009542:	d002      	beq.n	800954a <HAL_PCD_EP_DB_Transmit+0x730>
 8009544:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009546:	3301      	adds	r3, #1
 8009548:	66bb      	str	r3, [r7, #104]	; 0x68
 800954a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800954c:	881b      	ldrh	r3, [r3, #0]
 800954e:	b29a      	uxth	r2, r3
 8009550:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009552:	b29b      	uxth	r3, r3
 8009554:	029b      	lsls	r3, r3, #10
 8009556:	b29b      	uxth	r3, r3
 8009558:	4313      	orrs	r3, r2
 800955a:	b29a      	uxth	r2, r3
 800955c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800955e:	801a      	strh	r2, [r3, #0]
 8009560:	e019      	b.n	8009596 <HAL_PCD_EP_DB_Transmit+0x77c>
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	785b      	ldrb	r3, [r3, #1]
 8009566:	2b01      	cmp	r3, #1
 8009568:	d115      	bne.n	8009596 <HAL_PCD_EP_DB_Transmit+0x77c>
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009572:	b29b      	uxth	r3, r3
 8009574:	461a      	mov	r2, r3
 8009576:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009578:	4413      	add	r3, r2
 800957a:	657b      	str	r3, [r7, #84]	; 0x54
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	781b      	ldrb	r3, [r3, #0]
 8009580:	00da      	lsls	r2, r3, #3
 8009582:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009584:	4413      	add	r3, r2
 8009586:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800958a:	653b      	str	r3, [r7, #80]	; 0x50
 800958c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009590:	b29a      	uxth	r2, r3
 8009592:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009594:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	6818      	ldr	r0, [r3, #0]
 800959a:	68bb      	ldr	r3, [r7, #8]
 800959c:	6959      	ldr	r1, [r3, #20]
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	895a      	ldrh	r2, [r3, #10]
 80095a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80095a6:	b29b      	uxth	r3, r3
 80095a8:	f006 fa4d 	bl	800fa46 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	461a      	mov	r2, r3
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	781b      	ldrb	r3, [r3, #0]
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	4413      	add	r3, r2
 80095ba:	881b      	ldrh	r3, [r3, #0]
 80095bc:	b29b      	uxth	r3, r3
 80095be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c6:	82bb      	strh	r3, [r7, #20]
 80095c8:	8abb      	ldrh	r3, [r7, #20]
 80095ca:	f083 0310 	eor.w	r3, r3, #16
 80095ce:	82bb      	strh	r3, [r7, #20]
 80095d0:	8abb      	ldrh	r3, [r7, #20]
 80095d2:	f083 0320 	eor.w	r3, r3, #32
 80095d6:	82bb      	strh	r3, [r7, #20]
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	461a      	mov	r2, r3
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	781b      	ldrb	r3, [r3, #0]
 80095e2:	009b      	lsls	r3, r3, #2
 80095e4:	441a      	add	r2, r3
 80095e6:	8abb      	ldrh	r3, [r7, #20]
 80095e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095f8:	b29b      	uxth	r3, r3
 80095fa:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80095fc:	2300      	movs	r3, #0
}
 80095fe:	4618      	mov	r0, r3
 8009600:	3790      	adds	r7, #144	; 0x90
 8009602:	46bd      	mov	sp, r7
 8009604:	bd80      	pop	{r7, pc}

08009606 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009606:	b480      	push	{r7}
 8009608:	b087      	sub	sp, #28
 800960a:	af00      	add	r7, sp, #0
 800960c:	60f8      	str	r0, [r7, #12]
 800960e:	607b      	str	r3, [r7, #4]
 8009610:	460b      	mov	r3, r1
 8009612:	817b      	strh	r3, [r7, #10]
 8009614:	4613      	mov	r3, r2
 8009616:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8009618:	897b      	ldrh	r3, [r7, #10]
 800961a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800961e:	b29b      	uxth	r3, r3
 8009620:	2b00      	cmp	r3, #0
 8009622:	d00b      	beq.n	800963c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009624:	897b      	ldrh	r3, [r7, #10]
 8009626:	f003 0307 	and.w	r3, r3, #7
 800962a:	1c5a      	adds	r2, r3, #1
 800962c:	4613      	mov	r3, r2
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	4413      	add	r3, r2
 8009632:	00db      	lsls	r3, r3, #3
 8009634:	68fa      	ldr	r2, [r7, #12]
 8009636:	4413      	add	r3, r2
 8009638:	617b      	str	r3, [r7, #20]
 800963a:	e009      	b.n	8009650 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800963c:	897a      	ldrh	r2, [r7, #10]
 800963e:	4613      	mov	r3, r2
 8009640:	009b      	lsls	r3, r3, #2
 8009642:	4413      	add	r3, r2
 8009644:	00db      	lsls	r3, r3, #3
 8009646:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800964a:	68fa      	ldr	r2, [r7, #12]
 800964c:	4413      	add	r3, r2
 800964e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8009650:	893b      	ldrh	r3, [r7, #8]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d107      	bne.n	8009666 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	2200      	movs	r2, #0
 800965a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	b29a      	uxth	r2, r3
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	80da      	strh	r2, [r3, #6]
 8009664:	e00b      	b.n	800967e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8009666:	697b      	ldr	r3, [r7, #20]
 8009668:	2201      	movs	r2, #1
 800966a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	b29a      	uxth	r2, r3
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	0c1b      	lsrs	r3, r3, #16
 8009678:	b29a      	uxth	r2, r3
 800967a:	697b      	ldr	r3, [r7, #20]
 800967c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800967e:	2300      	movs	r3, #0
}
 8009680:	4618      	mov	r0, r3
 8009682:	371c      	adds	r7, #28
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f8c3 22ec 	str.w	r2, [r3, #748]	; 0x2ec
  hpcd->LPM_State = LPM_L0;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	2200      	movs	r2, #0
 80096a6:	f883 22e0 	strb.w	r2, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	f043 0301 	orr.w	r3, r3, #1
 80096b6:	b29a      	uxth	r2, r3
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80096c4:	b29b      	uxth	r3, r3
 80096c6:	f043 0302 	orr.w	r3, r3, #2
 80096ca:	b29a      	uxth	r2, r3
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80096d2:	2300      	movs	r3, #0
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3714      	adds	r7, #20
 80096d8:	46bd      	mov	sp, r7
 80096da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096de:	4770      	bx	lr

080096e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80096e0:	b480      	push	{r7}
 80096e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80096e4:	4b04      	ldr	r3, [pc, #16]	; (80096f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
 80096f6:	bf00      	nop
 80096f8:	40007000 	.word	0x40007000

080096fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80096fc:	b480      	push	{r7}
 80096fe:	b085      	sub	sp, #20
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800970a:	d130      	bne.n	800976e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800970c:	4b23      	ldr	r3, [pc, #140]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009714:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009718:	d038      	beq.n	800978c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800971a:	4b20      	ldr	r3, [pc, #128]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009722:	4a1e      	ldr	r2, [pc, #120]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009724:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009728:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800972a:	4b1d      	ldr	r3, [pc, #116]	; (80097a0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	2232      	movs	r2, #50	; 0x32
 8009730:	fb02 f303 	mul.w	r3, r2, r3
 8009734:	4a1b      	ldr	r2, [pc, #108]	; (80097a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8009736:	fba2 2303 	umull	r2, r3, r2, r3
 800973a:	0c9b      	lsrs	r3, r3, #18
 800973c:	3301      	adds	r3, #1
 800973e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009740:	e002      	b.n	8009748 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	3b01      	subs	r3, #1
 8009746:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009748:	4b14      	ldr	r3, [pc, #80]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800974a:	695b      	ldr	r3, [r3, #20]
 800974c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009750:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009754:	d102      	bne.n	800975c <HAL_PWREx_ControlVoltageScaling+0x60>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d1f2      	bne.n	8009742 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800975c:	4b0f      	ldr	r3, [pc, #60]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800975e:	695b      	ldr	r3, [r3, #20]
 8009760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009764:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009768:	d110      	bne.n	800978c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800976a:	2303      	movs	r3, #3
 800976c:	e00f      	b.n	800978e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800976e:	4b0b      	ldr	r3, [pc, #44]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009776:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800977a:	d007      	beq.n	800978c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800977c:	4b07      	ldr	r3, [pc, #28]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009784:	4a05      	ldr	r2, [pc, #20]	; (800979c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8009786:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800978a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800978c:	2300      	movs	r3, #0
}
 800978e:	4618      	mov	r0, r3
 8009790:	3714      	adds	r7, #20
 8009792:	46bd      	mov	sp, r7
 8009794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009798:	4770      	bx	lr
 800979a:	bf00      	nop
 800979c:	40007000 	.word	0x40007000
 80097a0:	20000020 	.word	0x20000020
 80097a4:	431bde83 	.word	0x431bde83

080097a8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80097a8:	b480      	push	{r7}
 80097aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80097ac:	4b05      	ldr	r3, [pc, #20]	; (80097c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	4a04      	ldr	r2, [pc, #16]	; (80097c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80097b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80097b6:	6053      	str	r3, [r2, #4]
}
 80097b8:	bf00      	nop
 80097ba:	46bd      	mov	sp, r7
 80097bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c0:	4770      	bx	lr
 80097c2:	bf00      	nop
 80097c4:	40007000 	.word	0x40007000

080097c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b088      	sub	sp, #32
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d102      	bne.n	80097dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80097d6:	2301      	movs	r3, #1
 80097d8:	f000 bc02 	b.w	8009fe0 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80097dc:	4b96      	ldr	r3, [pc, #600]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	f003 030c 	and.w	r3, r3, #12
 80097e4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80097e6:	4b94      	ldr	r3, [pc, #592]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80097e8:	68db      	ldr	r3, [r3, #12]
 80097ea:	f003 0303 	and.w	r3, r3, #3
 80097ee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 0310 	and.w	r3, r3, #16
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 80e4 	beq.w	80099c6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d007      	beq.n	8009814 <HAL_RCC_OscConfig+0x4c>
 8009804:	69bb      	ldr	r3, [r7, #24]
 8009806:	2b0c      	cmp	r3, #12
 8009808:	f040 808b 	bne.w	8009922 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	2b01      	cmp	r3, #1
 8009810:	f040 8087 	bne.w	8009922 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009814:	4b88      	ldr	r3, [pc, #544]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f003 0302 	and.w	r3, r3, #2
 800981c:	2b00      	cmp	r3, #0
 800981e:	d005      	beq.n	800982c <HAL_RCC_OscConfig+0x64>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	699b      	ldr	r3, [r3, #24]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d101      	bne.n	800982c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8009828:	2301      	movs	r3, #1
 800982a:	e3d9      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	6a1a      	ldr	r2, [r3, #32]
 8009830:	4b81      	ldr	r3, [pc, #516]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f003 0308 	and.w	r3, r3, #8
 8009838:	2b00      	cmp	r3, #0
 800983a:	d004      	beq.n	8009846 <HAL_RCC_OscConfig+0x7e>
 800983c:	4b7e      	ldr	r3, [pc, #504]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009844:	e005      	b.n	8009852 <HAL_RCC_OscConfig+0x8a>
 8009846:	4b7c      	ldr	r3, [pc, #496]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009848:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800984c:	091b      	lsrs	r3, r3, #4
 800984e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009852:	4293      	cmp	r3, r2
 8009854:	d223      	bcs.n	800989e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a1b      	ldr	r3, [r3, #32]
 800985a:	4618      	mov	r0, r3
 800985c:	f000 fd8c 	bl	800a378 <RCC_SetFlashLatencyFromMSIRange>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d001      	beq.n	800986a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8009866:	2301      	movs	r3, #1
 8009868:	e3ba      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800986a:	4b73      	ldr	r3, [pc, #460]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	4a72      	ldr	r2, [pc, #456]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009870:	f043 0308 	orr.w	r3, r3, #8
 8009874:	6013      	str	r3, [r2, #0]
 8009876:	4b70      	ldr	r3, [pc, #448]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6a1b      	ldr	r3, [r3, #32]
 8009882:	496d      	ldr	r1, [pc, #436]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009884:	4313      	orrs	r3, r2
 8009886:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009888:	4b6b      	ldr	r3, [pc, #428]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800988a:	685b      	ldr	r3, [r3, #4]
 800988c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	69db      	ldr	r3, [r3, #28]
 8009894:	021b      	lsls	r3, r3, #8
 8009896:	4968      	ldr	r1, [pc, #416]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009898:	4313      	orrs	r3, r2
 800989a:	604b      	str	r3, [r1, #4]
 800989c:	e025      	b.n	80098ea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800989e:	4b66      	ldr	r3, [pc, #408]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a65      	ldr	r2, [pc, #404]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098a4:	f043 0308 	orr.w	r3, r3, #8
 80098a8:	6013      	str	r3, [r2, #0]
 80098aa:	4b63      	ldr	r3, [pc, #396]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6a1b      	ldr	r3, [r3, #32]
 80098b6:	4960      	ldr	r1, [pc, #384]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098b8:	4313      	orrs	r3, r2
 80098ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80098bc:	4b5e      	ldr	r3, [pc, #376]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098be:	685b      	ldr	r3, [r3, #4]
 80098c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	69db      	ldr	r3, [r3, #28]
 80098c8:	021b      	lsls	r3, r3, #8
 80098ca:	495b      	ldr	r1, [pc, #364]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098cc:	4313      	orrs	r3, r2
 80098ce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80098d0:	69bb      	ldr	r3, [r7, #24]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d109      	bne.n	80098ea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6a1b      	ldr	r3, [r3, #32]
 80098da:	4618      	mov	r0, r3
 80098dc:	f000 fd4c 	bl	800a378 <RCC_SetFlashLatencyFromMSIRange>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d001      	beq.n	80098ea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e37a      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80098ea:	f000 fc81 	bl	800a1f0 <HAL_RCC_GetSysClockFreq>
 80098ee:	4602      	mov	r2, r0
 80098f0:	4b51      	ldr	r3, [pc, #324]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80098f2:	689b      	ldr	r3, [r3, #8]
 80098f4:	091b      	lsrs	r3, r3, #4
 80098f6:	f003 030f 	and.w	r3, r3, #15
 80098fa:	4950      	ldr	r1, [pc, #320]	; (8009a3c <HAL_RCC_OscConfig+0x274>)
 80098fc:	5ccb      	ldrb	r3, [r1, r3]
 80098fe:	f003 031f 	and.w	r3, r3, #31
 8009902:	fa22 f303 	lsr.w	r3, r2, r3
 8009906:	4a4e      	ldr	r2, [pc, #312]	; (8009a40 <HAL_RCC_OscConfig+0x278>)
 8009908:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800990a:	4b4e      	ldr	r3, [pc, #312]	; (8009a44 <HAL_RCC_OscConfig+0x27c>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4618      	mov	r0, r3
 8009910:	f7fb fc4e 	bl	80051b0 <HAL_InitTick>
 8009914:	4603      	mov	r3, r0
 8009916:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8009918:	7bfb      	ldrb	r3, [r7, #15]
 800991a:	2b00      	cmp	r3, #0
 800991c:	d052      	beq.n	80099c4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800991e:	7bfb      	ldrb	r3, [r7, #15]
 8009920:	e35e      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	699b      	ldr	r3, [r3, #24]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d032      	beq.n	8009990 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800992a:	4b43      	ldr	r3, [pc, #268]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a42      	ldr	r2, [pc, #264]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009930:	f043 0301 	orr.w	r3, r3, #1
 8009934:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009936:	f7fb fc8b 	bl	8005250 <HAL_GetTick>
 800993a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800993c:	e008      	b.n	8009950 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800993e:	f7fb fc87 	bl	8005250 <HAL_GetTick>
 8009942:	4602      	mov	r2, r0
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	1ad3      	subs	r3, r2, r3
 8009948:	2b02      	cmp	r3, #2
 800994a:	d901      	bls.n	8009950 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800994c:	2303      	movs	r3, #3
 800994e:	e347      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009950:	4b39      	ldr	r3, [pc, #228]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	f003 0302 	and.w	r3, r3, #2
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0f0      	beq.n	800993e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800995c:	4b36      	ldr	r3, [pc, #216]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	4a35      	ldr	r2, [pc, #212]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009962:	f043 0308 	orr.w	r3, r3, #8
 8009966:	6013      	str	r3, [r2, #0]
 8009968:	4b33      	ldr	r3, [pc, #204]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a1b      	ldr	r3, [r3, #32]
 8009974:	4930      	ldr	r1, [pc, #192]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009976:	4313      	orrs	r3, r2
 8009978:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800997a:	4b2f      	ldr	r3, [pc, #188]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	69db      	ldr	r3, [r3, #28]
 8009986:	021b      	lsls	r3, r3, #8
 8009988:	492b      	ldr	r1, [pc, #172]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 800998a:	4313      	orrs	r3, r2
 800998c:	604b      	str	r3, [r1, #4]
 800998e:	e01a      	b.n	80099c6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009990:	4b29      	ldr	r3, [pc, #164]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a28      	ldr	r2, [pc, #160]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009996:	f023 0301 	bic.w	r3, r3, #1
 800999a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800999c:	f7fb fc58 	bl	8005250 <HAL_GetTick>
 80099a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80099a2:	e008      	b.n	80099b6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80099a4:	f7fb fc54 	bl	8005250 <HAL_GetTick>
 80099a8:	4602      	mov	r2, r0
 80099aa:	693b      	ldr	r3, [r7, #16]
 80099ac:	1ad3      	subs	r3, r2, r3
 80099ae:	2b02      	cmp	r3, #2
 80099b0:	d901      	bls.n	80099b6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80099b2:	2303      	movs	r3, #3
 80099b4:	e314      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80099b6:	4b20      	ldr	r3, [pc, #128]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 0302 	and.w	r3, r3, #2
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d1f0      	bne.n	80099a4 <HAL_RCC_OscConfig+0x1dc>
 80099c2:	e000      	b.n	80099c6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80099c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f003 0301 	and.w	r3, r3, #1
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d073      	beq.n	8009aba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80099d2:	69bb      	ldr	r3, [r7, #24]
 80099d4:	2b08      	cmp	r3, #8
 80099d6:	d005      	beq.n	80099e4 <HAL_RCC_OscConfig+0x21c>
 80099d8:	69bb      	ldr	r3, [r7, #24]
 80099da:	2b0c      	cmp	r3, #12
 80099dc:	d10e      	bne.n	80099fc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80099de:	697b      	ldr	r3, [r7, #20]
 80099e0:	2b03      	cmp	r3, #3
 80099e2:	d10b      	bne.n	80099fc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099e4:	4b14      	ldr	r3, [pc, #80]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d063      	beq.n	8009ab8 <HAL_RCC_OscConfig+0x2f0>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	685b      	ldr	r3, [r3, #4]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d15f      	bne.n	8009ab8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	e2f1      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	685b      	ldr	r3, [r3, #4]
 8009a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009a04:	d106      	bne.n	8009a14 <HAL_RCC_OscConfig+0x24c>
 8009a06:	4b0c      	ldr	r3, [pc, #48]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	4a0b      	ldr	r2, [pc, #44]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a10:	6013      	str	r3, [r2, #0]
 8009a12:	e025      	b.n	8009a60 <HAL_RCC_OscConfig+0x298>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009a1c:	d114      	bne.n	8009a48 <HAL_RCC_OscConfig+0x280>
 8009a1e:	4b06      	ldr	r3, [pc, #24]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a05      	ldr	r2, [pc, #20]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009a28:	6013      	str	r3, [r2, #0]
 8009a2a:	4b03      	ldr	r3, [pc, #12]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	4a02      	ldr	r2, [pc, #8]	; (8009a38 <HAL_RCC_OscConfig+0x270>)
 8009a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009a34:	6013      	str	r3, [r2, #0]
 8009a36:	e013      	b.n	8009a60 <HAL_RCC_OscConfig+0x298>
 8009a38:	40021000 	.word	0x40021000
 8009a3c:	0801aba4 	.word	0x0801aba4
 8009a40:	20000020 	.word	0x20000020
 8009a44:	20000024 	.word	0x20000024
 8009a48:	4ba0      	ldr	r3, [pc, #640]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	4a9f      	ldr	r2, [pc, #636]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009a4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009a52:	6013      	str	r3, [r2, #0]
 8009a54:	4b9d      	ldr	r3, [pc, #628]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a9c      	ldr	r2, [pc, #624]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009a5a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	685b      	ldr	r3, [r3, #4]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d013      	beq.n	8009a90 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a68:	f7fb fbf2 	bl	8005250 <HAL_GetTick>
 8009a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a6e:	e008      	b.n	8009a82 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a70:	f7fb fbee 	bl	8005250 <HAL_GetTick>
 8009a74:	4602      	mov	r2, r0
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	1ad3      	subs	r3, r2, r3
 8009a7a:	2b64      	cmp	r3, #100	; 0x64
 8009a7c:	d901      	bls.n	8009a82 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8009a7e:	2303      	movs	r3, #3
 8009a80:	e2ae      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009a82:	4b92      	ldr	r3, [pc, #584]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d0f0      	beq.n	8009a70 <HAL_RCC_OscConfig+0x2a8>
 8009a8e:	e014      	b.n	8009aba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a90:	f7fb fbde 	bl	8005250 <HAL_GetTick>
 8009a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009a96:	e008      	b.n	8009aaa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009a98:	f7fb fbda 	bl	8005250 <HAL_GetTick>
 8009a9c:	4602      	mov	r2, r0
 8009a9e:	693b      	ldr	r3, [r7, #16]
 8009aa0:	1ad3      	subs	r3, r2, r3
 8009aa2:	2b64      	cmp	r3, #100	; 0x64
 8009aa4:	d901      	bls.n	8009aaa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009aa6:	2303      	movs	r3, #3
 8009aa8:	e29a      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009aaa:	4b88      	ldr	r3, [pc, #544]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d1f0      	bne.n	8009a98 <HAL_RCC_OscConfig+0x2d0>
 8009ab6:	e000      	b.n	8009aba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ab8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	f003 0302 	and.w	r3, r3, #2
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d060      	beq.n	8009b88 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009ac6:	69bb      	ldr	r3, [r7, #24]
 8009ac8:	2b04      	cmp	r3, #4
 8009aca:	d005      	beq.n	8009ad8 <HAL_RCC_OscConfig+0x310>
 8009acc:	69bb      	ldr	r3, [r7, #24]
 8009ace:	2b0c      	cmp	r3, #12
 8009ad0:	d119      	bne.n	8009b06 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	2b02      	cmp	r3, #2
 8009ad6:	d116      	bne.n	8009b06 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009ad8:	4b7c      	ldr	r3, [pc, #496]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d005      	beq.n	8009af0 <HAL_RCC_OscConfig+0x328>
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	68db      	ldr	r3, [r3, #12]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d101      	bne.n	8009af0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e277      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009af0:	4b76      	ldr	r3, [pc, #472]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	691b      	ldr	r3, [r3, #16]
 8009afc:	061b      	lsls	r3, r3, #24
 8009afe:	4973      	ldr	r1, [pc, #460]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b00:	4313      	orrs	r3, r2
 8009b02:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009b04:	e040      	b.n	8009b88 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68db      	ldr	r3, [r3, #12]
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d023      	beq.n	8009b56 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009b0e:	4b6f      	ldr	r3, [pc, #444]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	4a6e      	ldr	r2, [pc, #440]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b1a:	f7fb fb99 	bl	8005250 <HAL_GetTick>
 8009b1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b20:	e008      	b.n	8009b34 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b22:	f7fb fb95 	bl	8005250 <HAL_GetTick>
 8009b26:	4602      	mov	r2, r0
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	1ad3      	subs	r3, r2, r3
 8009b2c:	2b02      	cmp	r3, #2
 8009b2e:	d901      	bls.n	8009b34 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8009b30:	2303      	movs	r3, #3
 8009b32:	e255      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009b34:	4b65      	ldr	r3, [pc, #404]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d0f0      	beq.n	8009b22 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009b40:	4b62      	ldr	r3, [pc, #392]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b42:	685b      	ldr	r3, [r3, #4]
 8009b44:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	691b      	ldr	r3, [r3, #16]
 8009b4c:	061b      	lsls	r3, r3, #24
 8009b4e:	495f      	ldr	r1, [pc, #380]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b50:	4313      	orrs	r3, r2
 8009b52:	604b      	str	r3, [r1, #4]
 8009b54:	e018      	b.n	8009b88 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009b56:	4b5d      	ldr	r3, [pc, #372]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	4a5c      	ldr	r2, [pc, #368]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009b60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b62:	f7fb fb75 	bl	8005250 <HAL_GetTick>
 8009b66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b68:	e008      	b.n	8009b7c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b6a:	f7fb fb71 	bl	8005250 <HAL_GetTick>
 8009b6e:	4602      	mov	r2, r0
 8009b70:	693b      	ldr	r3, [r7, #16]
 8009b72:	1ad3      	subs	r3, r2, r3
 8009b74:	2b02      	cmp	r3, #2
 8009b76:	d901      	bls.n	8009b7c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8009b78:	2303      	movs	r3, #3
 8009b7a:	e231      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009b7c:	4b53      	ldr	r3, [pc, #332]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d1f0      	bne.n	8009b6a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f003 0308 	and.w	r3, r3, #8
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d03c      	beq.n	8009c0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	695b      	ldr	r3, [r3, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d01c      	beq.n	8009bd6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009b9c:	4b4b      	ldr	r3, [pc, #300]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009b9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ba2:	4a4a      	ldr	r2, [pc, #296]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009ba4:	f043 0301 	orr.w	r3, r3, #1
 8009ba8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009bac:	f7fb fb50 	bl	8005250 <HAL_GetTick>
 8009bb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009bb2:	e008      	b.n	8009bc6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bb4:	f7fb fb4c 	bl	8005250 <HAL_GetTick>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	693b      	ldr	r3, [r7, #16]
 8009bbc:	1ad3      	subs	r3, r2, r3
 8009bbe:	2b02      	cmp	r3, #2
 8009bc0:	d901      	bls.n	8009bc6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8009bc2:	2303      	movs	r3, #3
 8009bc4:	e20c      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009bc6:	4b41      	ldr	r3, [pc, #260]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009bc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bcc:	f003 0302 	and.w	r3, r3, #2
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d0ef      	beq.n	8009bb4 <HAL_RCC_OscConfig+0x3ec>
 8009bd4:	e01b      	b.n	8009c0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009bd6:	4b3d      	ldr	r3, [pc, #244]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009bdc:	4a3b      	ldr	r2, [pc, #236]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009bde:	f023 0301 	bic.w	r3, r3, #1
 8009be2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009be6:	f7fb fb33 	bl	8005250 <HAL_GetTick>
 8009bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009bec:	e008      	b.n	8009c00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009bee:	f7fb fb2f 	bl	8005250 <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d901      	bls.n	8009c00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	e1ef      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009c00:	4b32      	ldr	r3, [pc, #200]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009c06:	f003 0302 	and.w	r3, r3, #2
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1ef      	bne.n	8009bee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	f003 0304 	and.w	r3, r3, #4
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	f000 80a6 	beq.w	8009d68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009c20:	4b2a      	ldr	r3, [pc, #168]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d10d      	bne.n	8009c48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009c2c:	4b27      	ldr	r3, [pc, #156]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c30:	4a26      	ldr	r2, [pc, #152]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c36:	6593      	str	r3, [r2, #88]	; 0x58
 8009c38:	4b24      	ldr	r3, [pc, #144]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009c3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c40:	60bb      	str	r3, [r7, #8]
 8009c42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009c44:	2301      	movs	r3, #1
 8009c46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c48:	4b21      	ldr	r3, [pc, #132]	; (8009cd0 <HAL_RCC_OscConfig+0x508>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d118      	bne.n	8009c86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009c54:	4b1e      	ldr	r3, [pc, #120]	; (8009cd0 <HAL_RCC_OscConfig+0x508>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a1d      	ldr	r2, [pc, #116]	; (8009cd0 <HAL_RCC_OscConfig+0x508>)
 8009c5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009c5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009c60:	f7fb faf6 	bl	8005250 <HAL_GetTick>
 8009c64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c66:	e008      	b.n	8009c7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009c68:	f7fb faf2 	bl	8005250 <HAL_GetTick>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	693b      	ldr	r3, [r7, #16]
 8009c70:	1ad3      	subs	r3, r2, r3
 8009c72:	2b02      	cmp	r3, #2
 8009c74:	d901      	bls.n	8009c7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8009c76:	2303      	movs	r3, #3
 8009c78:	e1b2      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009c7a:	4b15      	ldr	r3, [pc, #84]	; (8009cd0 <HAL_RCC_OscConfig+0x508>)
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d0f0      	beq.n	8009c68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	689b      	ldr	r3, [r3, #8]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d108      	bne.n	8009ca0 <HAL_RCC_OscConfig+0x4d8>
 8009c8e:	4b0f      	ldr	r3, [pc, #60]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009c94:	4a0d      	ldr	r2, [pc, #52]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009c96:	f043 0301 	orr.w	r3, r3, #1
 8009c9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009c9e:	e029      	b.n	8009cf4 <HAL_RCC_OscConfig+0x52c>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	689b      	ldr	r3, [r3, #8]
 8009ca4:	2b05      	cmp	r3, #5
 8009ca6:	d115      	bne.n	8009cd4 <HAL_RCC_OscConfig+0x50c>
 8009ca8:	4b08      	ldr	r3, [pc, #32]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cae:	4a07      	ldr	r2, [pc, #28]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009cb0:	f043 0304 	orr.w	r3, r3, #4
 8009cb4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009cb8:	4b04      	ldr	r3, [pc, #16]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009cba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cbe:	4a03      	ldr	r2, [pc, #12]	; (8009ccc <HAL_RCC_OscConfig+0x504>)
 8009cc0:	f043 0301 	orr.w	r3, r3, #1
 8009cc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009cc8:	e014      	b.n	8009cf4 <HAL_RCC_OscConfig+0x52c>
 8009cca:	bf00      	nop
 8009ccc:	40021000 	.word	0x40021000
 8009cd0:	40007000 	.word	0x40007000
 8009cd4:	4b9a      	ldr	r3, [pc, #616]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009cd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cda:	4a99      	ldr	r2, [pc, #612]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009cdc:	f023 0301 	bic.w	r3, r3, #1
 8009ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8009ce4:	4b96      	ldr	r3, [pc, #600]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cea:	4a95      	ldr	r2, [pc, #596]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009cec:	f023 0304 	bic.w	r3, r3, #4
 8009cf0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	689b      	ldr	r3, [r3, #8]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d016      	beq.n	8009d2a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009cfc:	f7fb faa8 	bl	8005250 <HAL_GetTick>
 8009d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d02:	e00a      	b.n	8009d1a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d04:	f7fb faa4 	bl	8005250 <HAL_GetTick>
 8009d08:	4602      	mov	r2, r0
 8009d0a:	693b      	ldr	r3, [r7, #16]
 8009d0c:	1ad3      	subs	r3, r2, r3
 8009d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d12:	4293      	cmp	r3, r2
 8009d14:	d901      	bls.n	8009d1a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8009d16:	2303      	movs	r3, #3
 8009d18:	e162      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009d1a:	4b89      	ldr	r3, [pc, #548]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d20:	f003 0302 	and.w	r3, r3, #2
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d0ed      	beq.n	8009d04 <HAL_RCC_OscConfig+0x53c>
 8009d28:	e015      	b.n	8009d56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d2a:	f7fb fa91 	bl	8005250 <HAL_GetTick>
 8009d2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d30:	e00a      	b.n	8009d48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009d32:	f7fb fa8d 	bl	8005250 <HAL_GetTick>
 8009d36:	4602      	mov	r2, r0
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	1ad3      	subs	r3, r2, r3
 8009d3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d40:	4293      	cmp	r3, r2
 8009d42:	d901      	bls.n	8009d48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8009d44:	2303      	movs	r3, #3
 8009d46:	e14b      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009d48:	4b7d      	ldr	r3, [pc, #500]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009d4e:	f003 0302 	and.w	r3, r3, #2
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d1ed      	bne.n	8009d32 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009d56:	7ffb      	ldrb	r3, [r7, #31]
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d105      	bne.n	8009d68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009d5c:	4b78      	ldr	r3, [pc, #480]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d60:	4a77      	ldr	r2, [pc, #476]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d62:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009d66:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f003 0320 	and.w	r3, r3, #32
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d03c      	beq.n	8009dee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d01c      	beq.n	8009db6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009d7c:	4b70      	ldr	r3, [pc, #448]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009d82:	4a6f      	ldr	r2, [pc, #444]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009d84:	f043 0301 	orr.w	r3, r3, #1
 8009d88:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009d8c:	f7fb fa60 	bl	8005250 <HAL_GetTick>
 8009d90:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009d92:	e008      	b.n	8009da6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009d94:	f7fb fa5c 	bl	8005250 <HAL_GetTick>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	2b02      	cmp	r3, #2
 8009da0:	d901      	bls.n	8009da6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8009da2:	2303      	movs	r3, #3
 8009da4:	e11c      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009da6:	4b66      	ldr	r3, [pc, #408]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009da8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009dac:	f003 0302 	and.w	r3, r3, #2
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d0ef      	beq.n	8009d94 <HAL_RCC_OscConfig+0x5cc>
 8009db4:	e01b      	b.n	8009dee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009db6:	4b62      	ldr	r3, [pc, #392]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009db8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009dbc:	4a60      	ldr	r2, [pc, #384]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009dbe:	f023 0301 	bic.w	r3, r3, #1
 8009dc2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dc6:	f7fb fa43 	bl	8005250 <HAL_GetTick>
 8009dca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009dcc:	e008      	b.n	8009de0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009dce:	f7fb fa3f 	bl	8005250 <HAL_GetTick>
 8009dd2:	4602      	mov	r2, r0
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	1ad3      	subs	r3, r2, r3
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d901      	bls.n	8009de0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e0ff      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009de0:	4b57      	ldr	r3, [pc, #348]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009de2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009de6:	f003 0302 	and.w	r3, r3, #2
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1ef      	bne.n	8009dce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 80f3 	beq.w	8009fde <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009dfc:	2b02      	cmp	r3, #2
 8009dfe:	f040 80c9 	bne.w	8009f94 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8009e02:	4b4f      	ldr	r3, [pc, #316]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009e04:	68db      	ldr	r3, [r3, #12]
 8009e06:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e08:	697b      	ldr	r3, [r7, #20]
 8009e0a:	f003 0203 	and.w	r2, r3, #3
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e12:	429a      	cmp	r2, r3
 8009e14:	d12c      	bne.n	8009e70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009e16:	697b      	ldr	r3, [r7, #20]
 8009e18:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e20:	3b01      	subs	r3, #1
 8009e22:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8009e24:	429a      	cmp	r2, r3
 8009e26:	d123      	bne.n	8009e70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e32:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8009e34:	429a      	cmp	r2, r3
 8009e36:	d11b      	bne.n	8009e70 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009e38:	697b      	ldr	r3, [r7, #20]
 8009e3a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e42:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8009e44:	429a      	cmp	r2, r3
 8009e46:	d113      	bne.n	8009e70 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e48:	697b      	ldr	r3, [r7, #20]
 8009e4a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e52:	085b      	lsrs	r3, r3, #1
 8009e54:	3b01      	subs	r3, #1
 8009e56:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8009e58:	429a      	cmp	r2, r3
 8009e5a:	d109      	bne.n	8009e70 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8009e5c:	697b      	ldr	r3, [r7, #20]
 8009e5e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e66:	085b      	lsrs	r3, r3, #1
 8009e68:	3b01      	subs	r3, #1
 8009e6a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d06b      	beq.n	8009f48 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	2b0c      	cmp	r3, #12
 8009e74:	d062      	beq.n	8009f3c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8009e76:	4b32      	ldr	r3, [pc, #200]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d001      	beq.n	8009e86 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8009e82:	2301      	movs	r3, #1
 8009e84:	e0ac      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8009e86:	4b2e      	ldr	r3, [pc, #184]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	4a2d      	ldr	r2, [pc, #180]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009e8c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e90:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009e92:	f7fb f9dd 	bl	8005250 <HAL_GetTick>
 8009e96:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009e98:	e008      	b.n	8009eac <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e9a:	f7fb f9d9 	bl	8005250 <HAL_GetTick>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	693b      	ldr	r3, [r7, #16]
 8009ea2:	1ad3      	subs	r3, r2, r3
 8009ea4:	2b02      	cmp	r3, #2
 8009ea6:	d901      	bls.n	8009eac <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8009ea8:	2303      	movs	r3, #3
 8009eaa:	e099      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009eac:	4b24      	ldr	r3, [pc, #144]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d1f0      	bne.n	8009e9a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009eb8:	4b21      	ldr	r3, [pc, #132]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009eba:	68da      	ldr	r2, [r3, #12]
 8009ebc:	4b21      	ldr	r3, [pc, #132]	; (8009f44 <HAL_RCC_OscConfig+0x77c>)
 8009ebe:	4013      	ands	r3, r2
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8009ec4:	687a      	ldr	r2, [r7, #4]
 8009ec6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8009ec8:	3a01      	subs	r2, #1
 8009eca:	0112      	lsls	r2, r2, #4
 8009ecc:	4311      	orrs	r1, r2
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009ed2:	0212      	lsls	r2, r2, #8
 8009ed4:	4311      	orrs	r1, r2
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009eda:	0852      	lsrs	r2, r2, #1
 8009edc:	3a01      	subs	r2, #1
 8009ede:	0552      	lsls	r2, r2, #21
 8009ee0:	4311      	orrs	r1, r2
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009ee6:	0852      	lsrs	r2, r2, #1
 8009ee8:	3a01      	subs	r2, #1
 8009eea:	0652      	lsls	r2, r2, #25
 8009eec:	4311      	orrs	r1, r2
 8009eee:	687a      	ldr	r2, [r7, #4]
 8009ef0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009ef2:	06d2      	lsls	r2, r2, #27
 8009ef4:	430a      	orrs	r2, r1
 8009ef6:	4912      	ldr	r1, [pc, #72]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8009efc:	4b10      	ldr	r3, [pc, #64]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a0f      	ldr	r2, [pc, #60]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009f02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f08:	4b0d      	ldr	r3, [pc, #52]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009f0a:	68db      	ldr	r3, [r3, #12]
 8009f0c:	4a0c      	ldr	r2, [pc, #48]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009f0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8009f14:	f7fb f99c 	bl	8005250 <HAL_GetTick>
 8009f18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f1a:	e008      	b.n	8009f2e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f1c:	f7fb f998 	bl	8005250 <HAL_GetTick>
 8009f20:	4602      	mov	r2, r0
 8009f22:	693b      	ldr	r3, [r7, #16]
 8009f24:	1ad3      	subs	r3, r2, r3
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d901      	bls.n	8009f2e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8009f2a:	2303      	movs	r3, #3
 8009f2c:	e058      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f2e:	4b04      	ldr	r3, [pc, #16]	; (8009f40 <HAL_RCC_OscConfig+0x778>)
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d0f0      	beq.n	8009f1c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009f3a:	e050      	b.n	8009fde <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	e04f      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
 8009f40:	40021000 	.word	0x40021000
 8009f44:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f48:	4b27      	ldr	r3, [pc, #156]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d144      	bne.n	8009fde <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8009f54:	4b24      	ldr	r3, [pc, #144]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	4a23      	ldr	r2, [pc, #140]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f5a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f5e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8009f60:	4b21      	ldr	r3, [pc, #132]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f62:	68db      	ldr	r3, [r3, #12]
 8009f64:	4a20      	ldr	r2, [pc, #128]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f6a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009f6c:	f7fb f970 	bl	8005250 <HAL_GetTick>
 8009f70:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f72:	e008      	b.n	8009f86 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f74:	f7fb f96c 	bl	8005250 <HAL_GetTick>
 8009f78:	4602      	mov	r2, r0
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	1ad3      	subs	r3, r2, r3
 8009f7e:	2b02      	cmp	r3, #2
 8009f80:	d901      	bls.n	8009f86 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8009f82:	2303      	movs	r3, #3
 8009f84:	e02c      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009f86:	4b18      	ldr	r3, [pc, #96]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d0f0      	beq.n	8009f74 <HAL_RCC_OscConfig+0x7ac>
 8009f92:	e024      	b.n	8009fde <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	2b0c      	cmp	r3, #12
 8009f98:	d01f      	beq.n	8009fda <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f9a:	4b13      	ldr	r3, [pc, #76]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a12      	ldr	r2, [pc, #72]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009fa0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009fa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa6:	f7fb f953 	bl	8005250 <HAL_GetTick>
 8009faa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fac:	e008      	b.n	8009fc0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fae:	f7fb f94f 	bl	8005250 <HAL_GetTick>
 8009fb2:	4602      	mov	r2, r0
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	1ad3      	subs	r3, r2, r3
 8009fb8:	2b02      	cmp	r3, #2
 8009fba:	d901      	bls.n	8009fc0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8009fbc:	2303      	movs	r3, #3
 8009fbe:	e00f      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fc0:	4b09      	ldr	r3, [pc, #36]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d1f0      	bne.n	8009fae <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8009fcc:	4b06      	ldr	r3, [pc, #24]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009fce:	68da      	ldr	r2, [r3, #12]
 8009fd0:	4905      	ldr	r1, [pc, #20]	; (8009fe8 <HAL_RCC_OscConfig+0x820>)
 8009fd2:	4b06      	ldr	r3, [pc, #24]	; (8009fec <HAL_RCC_OscConfig+0x824>)
 8009fd4:	4013      	ands	r3, r2
 8009fd6:	60cb      	str	r3, [r1, #12]
 8009fd8:	e001      	b.n	8009fde <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8009fda:	2301      	movs	r3, #1
 8009fdc:	e000      	b.n	8009fe0 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8009fde:	2300      	movs	r3, #0
}
 8009fe0:	4618      	mov	r0, r3
 8009fe2:	3720      	adds	r7, #32
 8009fe4:	46bd      	mov	sp, r7
 8009fe6:	bd80      	pop	{r7, pc}
 8009fe8:	40021000 	.word	0x40021000
 8009fec:	feeefffc 	.word	0xfeeefffc

08009ff0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d101      	bne.n	800a004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a000:	2301      	movs	r3, #1
 800a002:	e0e7      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a004:	4b75      	ldr	r3, [pc, #468]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f003 0307 	and.w	r3, r3, #7
 800a00c:	683a      	ldr	r2, [r7, #0]
 800a00e:	429a      	cmp	r2, r3
 800a010:	d910      	bls.n	800a034 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a012:	4b72      	ldr	r3, [pc, #456]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	f023 0207 	bic.w	r2, r3, #7
 800a01a:	4970      	ldr	r1, [pc, #448]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	4313      	orrs	r3, r2
 800a020:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a022:	4b6e      	ldr	r3, [pc, #440]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	f003 0307 	and.w	r3, r3, #7
 800a02a:	683a      	ldr	r2, [r7, #0]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d001      	beq.n	800a034 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	e0cf      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f003 0302 	and.w	r3, r3, #2
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d010      	beq.n	800a062 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689a      	ldr	r2, [r3, #8]
 800a044:	4b66      	ldr	r3, [pc, #408]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a046:	689b      	ldr	r3, [r3, #8]
 800a048:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d908      	bls.n	800a062 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a050:	4b63      	ldr	r3, [pc, #396]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a052:	689b      	ldr	r3, [r3, #8]
 800a054:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	689b      	ldr	r3, [r3, #8]
 800a05c:	4960      	ldr	r1, [pc, #384]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a05e:	4313      	orrs	r3, r2
 800a060:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d04c      	beq.n	800a108 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	685b      	ldr	r3, [r3, #4]
 800a072:	2b03      	cmp	r3, #3
 800a074:	d107      	bne.n	800a086 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a076:	4b5a      	ldr	r3, [pc, #360]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d121      	bne.n	800a0c6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	e0a6      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	685b      	ldr	r3, [r3, #4]
 800a08a:	2b02      	cmp	r3, #2
 800a08c:	d107      	bne.n	800a09e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a08e:	4b54      	ldr	r3, [pc, #336]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a096:	2b00      	cmp	r3, #0
 800a098:	d115      	bne.n	800a0c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a09a:	2301      	movs	r3, #1
 800a09c:	e09a      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	685b      	ldr	r3, [r3, #4]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d107      	bne.n	800a0b6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a0a6:	4b4e      	ldr	r3, [pc, #312]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	f003 0302 	and.w	r3, r3, #2
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d109      	bne.n	800a0c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e08e      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a0b6:	4b4a      	ldr	r3, [pc, #296]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d101      	bne.n	800a0c6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e086      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a0c6:	4b46      	ldr	r3, [pc, #280]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	f023 0203 	bic.w	r2, r3, #3
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	685b      	ldr	r3, [r3, #4]
 800a0d2:	4943      	ldr	r1, [pc, #268]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a0d8:	f7fb f8ba 	bl	8005250 <HAL_GetTick>
 800a0dc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0de:	e00a      	b.n	800a0f6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a0e0:	f7fb f8b6 	bl	8005250 <HAL_GetTick>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	1ad3      	subs	r3, r2, r3
 800a0ea:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d901      	bls.n	800a0f6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e06e      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a0f6:	4b3a      	ldr	r3, [pc, #232]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f003 020c 	and.w	r2, r3, #12
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	429a      	cmp	r2, r3
 800a106:	d1eb      	bne.n	800a0e0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f003 0302 	and.w	r3, r3, #2
 800a110:	2b00      	cmp	r3, #0
 800a112:	d010      	beq.n	800a136 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	689a      	ldr	r2, [r3, #8]
 800a118:	4b31      	ldr	r3, [pc, #196]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a11a:	689b      	ldr	r3, [r3, #8]
 800a11c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a120:	429a      	cmp	r2, r3
 800a122:	d208      	bcs.n	800a136 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a124:	4b2e      	ldr	r3, [pc, #184]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	689b      	ldr	r3, [r3, #8]
 800a130:	492b      	ldr	r1, [pc, #172]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a132:	4313      	orrs	r3, r2
 800a134:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a136:	4b29      	ldr	r3, [pc, #164]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f003 0307 	and.w	r3, r3, #7
 800a13e:	683a      	ldr	r2, [r7, #0]
 800a140:	429a      	cmp	r2, r3
 800a142:	d210      	bcs.n	800a166 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a144:	4b25      	ldr	r3, [pc, #148]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f023 0207 	bic.w	r2, r3, #7
 800a14c:	4923      	ldr	r1, [pc, #140]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	4313      	orrs	r3, r2
 800a152:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a154:	4b21      	ldr	r3, [pc, #132]	; (800a1dc <HAL_RCC_ClockConfig+0x1ec>)
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f003 0307 	and.w	r3, r3, #7
 800a15c:	683a      	ldr	r2, [r7, #0]
 800a15e:	429a      	cmp	r2, r3
 800a160:	d001      	beq.n	800a166 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e036      	b.n	800a1d4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	f003 0304 	and.w	r3, r3, #4
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d008      	beq.n	800a184 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a172:	4b1b      	ldr	r3, [pc, #108]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	68db      	ldr	r3, [r3, #12]
 800a17e:	4918      	ldr	r1, [pc, #96]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a180:	4313      	orrs	r3, r2
 800a182:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f003 0308 	and.w	r3, r3, #8
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d009      	beq.n	800a1a4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a190:	4b13      	ldr	r3, [pc, #76]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a192:	689b      	ldr	r3, [r3, #8]
 800a194:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	691b      	ldr	r3, [r3, #16]
 800a19c:	00db      	lsls	r3, r3, #3
 800a19e:	4910      	ldr	r1, [pc, #64]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a1a4:	f000 f824 	bl	800a1f0 <HAL_RCC_GetSysClockFreq>
 800a1a8:	4602      	mov	r2, r0
 800a1aa:	4b0d      	ldr	r3, [pc, #52]	; (800a1e0 <HAL_RCC_ClockConfig+0x1f0>)
 800a1ac:	689b      	ldr	r3, [r3, #8]
 800a1ae:	091b      	lsrs	r3, r3, #4
 800a1b0:	f003 030f 	and.w	r3, r3, #15
 800a1b4:	490b      	ldr	r1, [pc, #44]	; (800a1e4 <HAL_RCC_ClockConfig+0x1f4>)
 800a1b6:	5ccb      	ldrb	r3, [r1, r3]
 800a1b8:	f003 031f 	and.w	r3, r3, #31
 800a1bc:	fa22 f303 	lsr.w	r3, r2, r3
 800a1c0:	4a09      	ldr	r2, [pc, #36]	; (800a1e8 <HAL_RCC_ClockConfig+0x1f8>)
 800a1c2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a1c4:	4b09      	ldr	r3, [pc, #36]	; (800a1ec <HAL_RCC_ClockConfig+0x1fc>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7fa fff1 	bl	80051b0 <HAL_InitTick>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	72fb      	strb	r3, [r7, #11]

  return status;
 800a1d2:	7afb      	ldrb	r3, [r7, #11]
}
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	3710      	adds	r7, #16
 800a1d8:	46bd      	mov	sp, r7
 800a1da:	bd80      	pop	{r7, pc}
 800a1dc:	40022000 	.word	0x40022000
 800a1e0:	40021000 	.word	0x40021000
 800a1e4:	0801aba4 	.word	0x0801aba4
 800a1e8:	20000020 	.word	0x20000020
 800a1ec:	20000024 	.word	0x20000024

0800a1f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a1f0:	b480      	push	{r7}
 800a1f2:	b089      	sub	sp, #36	; 0x24
 800a1f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	61fb      	str	r3, [r7, #28]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a1fe:	4b3e      	ldr	r3, [pc, #248]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	f003 030c 	and.w	r3, r3, #12
 800a206:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a208:	4b3b      	ldr	r3, [pc, #236]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a20a:	68db      	ldr	r3, [r3, #12]
 800a20c:	f003 0303 	and.w	r3, r3, #3
 800a210:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d005      	beq.n	800a224 <HAL_RCC_GetSysClockFreq+0x34>
 800a218:	693b      	ldr	r3, [r7, #16]
 800a21a:	2b0c      	cmp	r3, #12
 800a21c:	d121      	bne.n	800a262 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2b01      	cmp	r3, #1
 800a222:	d11e      	bne.n	800a262 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a224:	4b34      	ldr	r3, [pc, #208]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f003 0308 	and.w	r3, r3, #8
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d107      	bne.n	800a240 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a230:	4b31      	ldr	r3, [pc, #196]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a232:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a236:	0a1b      	lsrs	r3, r3, #8
 800a238:	f003 030f 	and.w	r3, r3, #15
 800a23c:	61fb      	str	r3, [r7, #28]
 800a23e:	e005      	b.n	800a24c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a240:	4b2d      	ldr	r3, [pc, #180]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	091b      	lsrs	r3, r3, #4
 800a246:	f003 030f 	and.w	r3, r3, #15
 800a24a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a24c:	4a2b      	ldr	r2, [pc, #172]	; (800a2fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800a24e:	69fb      	ldr	r3, [r7, #28]
 800a250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a254:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a256:	693b      	ldr	r3, [r7, #16]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d10d      	bne.n	800a278 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a25c:	69fb      	ldr	r3, [r7, #28]
 800a25e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a260:	e00a      	b.n	800a278 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a262:	693b      	ldr	r3, [r7, #16]
 800a264:	2b04      	cmp	r3, #4
 800a266:	d102      	bne.n	800a26e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a268:	4b25      	ldr	r3, [pc, #148]	; (800a300 <HAL_RCC_GetSysClockFreq+0x110>)
 800a26a:	61bb      	str	r3, [r7, #24]
 800a26c:	e004      	b.n	800a278 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a26e:	693b      	ldr	r3, [r7, #16]
 800a270:	2b08      	cmp	r3, #8
 800a272:	d101      	bne.n	800a278 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a274:	4b23      	ldr	r3, [pc, #140]	; (800a304 <HAL_RCC_GetSysClockFreq+0x114>)
 800a276:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a278:	693b      	ldr	r3, [r7, #16]
 800a27a:	2b0c      	cmp	r3, #12
 800a27c:	d134      	bne.n	800a2e8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a27e:	4b1e      	ldr	r3, [pc, #120]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a280:	68db      	ldr	r3, [r3, #12]
 800a282:	f003 0303 	and.w	r3, r3, #3
 800a286:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a288:	68bb      	ldr	r3, [r7, #8]
 800a28a:	2b02      	cmp	r3, #2
 800a28c:	d003      	beq.n	800a296 <HAL_RCC_GetSysClockFreq+0xa6>
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	2b03      	cmp	r3, #3
 800a292:	d003      	beq.n	800a29c <HAL_RCC_GetSysClockFreq+0xac>
 800a294:	e005      	b.n	800a2a2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a296:	4b1a      	ldr	r3, [pc, #104]	; (800a300 <HAL_RCC_GetSysClockFreq+0x110>)
 800a298:	617b      	str	r3, [r7, #20]
      break;
 800a29a:	e005      	b.n	800a2a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a29c:	4b19      	ldr	r3, [pc, #100]	; (800a304 <HAL_RCC_GetSysClockFreq+0x114>)
 800a29e:	617b      	str	r3, [r7, #20]
      break;
 800a2a0:	e002      	b.n	800a2a8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a2a2:	69fb      	ldr	r3, [r7, #28]
 800a2a4:	617b      	str	r3, [r7, #20]
      break;
 800a2a6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a2a8:	4b13      	ldr	r3, [pc, #76]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2aa:	68db      	ldr	r3, [r3, #12]
 800a2ac:	091b      	lsrs	r3, r3, #4
 800a2ae:	f003 0307 	and.w	r3, r3, #7
 800a2b2:	3301      	adds	r3, #1
 800a2b4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a2b6:	4b10      	ldr	r3, [pc, #64]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2b8:	68db      	ldr	r3, [r3, #12]
 800a2ba:	0a1b      	lsrs	r3, r3, #8
 800a2bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a2c0:	697a      	ldr	r2, [r7, #20]
 800a2c2:	fb03 f202 	mul.w	r2, r3, r2
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2cc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a2ce:	4b0a      	ldr	r3, [pc, #40]	; (800a2f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a2d0:	68db      	ldr	r3, [r3, #12]
 800a2d2:	0e5b      	lsrs	r3, r3, #25
 800a2d4:	f003 0303 	and.w	r3, r3, #3
 800a2d8:	3301      	adds	r3, #1
 800a2da:	005b      	lsls	r3, r3, #1
 800a2dc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	683b      	ldr	r3, [r7, #0]
 800a2e2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2e6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a2e8:	69bb      	ldr	r3, [r7, #24]
}
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	3724      	adds	r7, #36	; 0x24
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr
 800a2f6:	bf00      	nop
 800a2f8:	40021000 	.word	0x40021000
 800a2fc:	0801abbc 	.word	0x0801abbc
 800a300:	00f42400 	.word	0x00f42400
 800a304:	007a1200 	.word	0x007a1200

0800a308 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a308:	b480      	push	{r7}
 800a30a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a30c:	4b03      	ldr	r3, [pc, #12]	; (800a31c <HAL_RCC_GetHCLKFreq+0x14>)
 800a30e:	681b      	ldr	r3, [r3, #0]
}
 800a310:	4618      	mov	r0, r3
 800a312:	46bd      	mov	sp, r7
 800a314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	20000020 	.word	0x20000020

0800a320 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a324:	f7ff fff0 	bl	800a308 <HAL_RCC_GetHCLKFreq>
 800a328:	4602      	mov	r2, r0
 800a32a:	4b06      	ldr	r3, [pc, #24]	; (800a344 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a32c:	689b      	ldr	r3, [r3, #8]
 800a32e:	0a1b      	lsrs	r3, r3, #8
 800a330:	f003 0307 	and.w	r3, r3, #7
 800a334:	4904      	ldr	r1, [pc, #16]	; (800a348 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a336:	5ccb      	ldrb	r3, [r1, r3]
 800a338:	f003 031f 	and.w	r3, r3, #31
 800a33c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a340:	4618      	mov	r0, r3
 800a342:	bd80      	pop	{r7, pc}
 800a344:	40021000 	.word	0x40021000
 800a348:	0801abb4 	.word	0x0801abb4

0800a34c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a350:	f7ff ffda 	bl	800a308 <HAL_RCC_GetHCLKFreq>
 800a354:	4602      	mov	r2, r0
 800a356:	4b06      	ldr	r3, [pc, #24]	; (800a370 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	0adb      	lsrs	r3, r3, #11
 800a35c:	f003 0307 	and.w	r3, r3, #7
 800a360:	4904      	ldr	r1, [pc, #16]	; (800a374 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a362:	5ccb      	ldrb	r3, [r1, r3]
 800a364:	f003 031f 	and.w	r3, r3, #31
 800a368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a36c:	4618      	mov	r0, r3
 800a36e:	bd80      	pop	{r7, pc}
 800a370:	40021000 	.word	0x40021000
 800a374:	0801abb4 	.word	0x0801abb4

0800a378 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a378:	b580      	push	{r7, lr}
 800a37a:	b086      	sub	sp, #24
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a380:	2300      	movs	r3, #0
 800a382:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a384:	4b2a      	ldr	r3, [pc, #168]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a386:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d003      	beq.n	800a398 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a390:	f7ff f9a6 	bl	80096e0 <HAL_PWREx_GetVoltageRange>
 800a394:	6178      	str	r0, [r7, #20]
 800a396:	e014      	b.n	800a3c2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a398:	4b25      	ldr	r3, [pc, #148]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a39a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a39c:	4a24      	ldr	r2, [pc, #144]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a39e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a3a2:	6593      	str	r3, [r2, #88]	; 0x58
 800a3a4:	4b22      	ldr	r3, [pc, #136]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a3a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a3ac:	60fb      	str	r3, [r7, #12]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a3b0:	f7ff f996 	bl	80096e0 <HAL_PWREx_GetVoltageRange>
 800a3b4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a3b6:	4b1e      	ldr	r3, [pc, #120]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a3b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3ba:	4a1d      	ldr	r2, [pc, #116]	; (800a430 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800a3bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a3c0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a3c8:	d10b      	bne.n	800a3e2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2b80      	cmp	r3, #128	; 0x80
 800a3ce:	d919      	bls.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2ba0      	cmp	r3, #160	; 0xa0
 800a3d4:	d902      	bls.n	800a3dc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a3d6:	2302      	movs	r3, #2
 800a3d8:	613b      	str	r3, [r7, #16]
 800a3da:	e013      	b.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a3dc:	2301      	movs	r3, #1
 800a3de:	613b      	str	r3, [r7, #16]
 800a3e0:	e010      	b.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2b80      	cmp	r3, #128	; 0x80
 800a3e6:	d902      	bls.n	800a3ee <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800a3e8:	2303      	movs	r3, #3
 800a3ea:	613b      	str	r3, [r7, #16]
 800a3ec:	e00a      	b.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2b80      	cmp	r3, #128	; 0x80
 800a3f2:	d102      	bne.n	800a3fa <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a3f4:	2302      	movs	r3, #2
 800a3f6:	613b      	str	r3, [r7, #16]
 800a3f8:	e004      	b.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	2b70      	cmp	r3, #112	; 0x70
 800a3fe:	d101      	bne.n	800a404 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a400:	2301      	movs	r3, #1
 800a402:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a404:	4b0b      	ldr	r3, [pc, #44]	; (800a434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f023 0207 	bic.w	r2, r3, #7
 800a40c:	4909      	ldr	r1, [pc, #36]	; (800a434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	4313      	orrs	r3, r2
 800a412:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a414:	4b07      	ldr	r3, [pc, #28]	; (800a434 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	f003 0307 	and.w	r3, r3, #7
 800a41c:	693a      	ldr	r2, [r7, #16]
 800a41e:	429a      	cmp	r2, r3
 800a420:	d001      	beq.n	800a426 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	e000      	b.n	800a428 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800a426:	2300      	movs	r3, #0
}
 800a428:	4618      	mov	r0, r3
 800a42a:	3718      	adds	r7, #24
 800a42c:	46bd      	mov	sp, r7
 800a42e:	bd80      	pop	{r7, pc}
 800a430:	40021000 	.word	0x40021000
 800a434:	40022000 	.word	0x40022000

0800a438 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a438:	b580      	push	{r7, lr}
 800a43a:	b086      	sub	sp, #24
 800a43c:	af00      	add	r7, sp, #0
 800a43e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a440:	2300      	movs	r3, #0
 800a442:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a444:	2300      	movs	r3, #0
 800a446:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a450:	2b00      	cmp	r3, #0
 800a452:	d031      	beq.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a458:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a45c:	d01a      	beq.n	800a494 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800a45e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800a462:	d814      	bhi.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a464:	2b00      	cmp	r3, #0
 800a466:	d009      	beq.n	800a47c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800a468:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a46c:	d10f      	bne.n	800a48e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800a46e:	4b5d      	ldr	r3, [pc, #372]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a470:	68db      	ldr	r3, [r3, #12]
 800a472:	4a5c      	ldr	r2, [pc, #368]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a474:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a478:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a47a:	e00c      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	3304      	adds	r3, #4
 800a480:	2100      	movs	r1, #0
 800a482:	4618      	mov	r0, r3
 800a484:	f000 f9ce 	bl	800a824 <RCCEx_PLLSAI1_Config>
 800a488:	4603      	mov	r3, r0
 800a48a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a48c:	e003      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	74fb      	strb	r3, [r7, #19]
      break;
 800a492:	e000      	b.n	800a496 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 800a494:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a496:	7cfb      	ldrb	r3, [r7, #19]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d10b      	bne.n	800a4b4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a49c:	4b51      	ldr	r3, [pc, #324]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a4a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4aa:	494e      	ldr	r1, [pc, #312]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a4ac:	4313      	orrs	r3, r2
 800a4ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800a4b2:	e001      	b.n	800a4b8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a4b4:	7cfb      	ldrb	r3, [r7, #19]
 800a4b6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	f000 809e 	beq.w	800a602 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a4ca:	4b46      	ldr	r3, [pc, #280]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a4cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d101      	bne.n	800a4da <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	e000      	b.n	800a4dc <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800a4da:	2300      	movs	r3, #0
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d00d      	beq.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a4e0:	4b40      	ldr	r3, [pc, #256]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a4e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4e4:	4a3f      	ldr	r2, [pc, #252]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a4e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a4ea:	6593      	str	r3, [r2, #88]	; 0x58
 800a4ec:	4b3d      	ldr	r3, [pc, #244]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a4ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a4f4:	60bb      	str	r3, [r7, #8]
 800a4f6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a4f8:	2301      	movs	r3, #1
 800a4fa:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a4fc:	4b3a      	ldr	r3, [pc, #232]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	4a39      	ldr	r2, [pc, #228]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a502:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a506:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a508:	f7fa fea2 	bl	8005250 <HAL_GetTick>
 800a50c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a50e:	e009      	b.n	800a524 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a510:	f7fa fe9e 	bl	8005250 <HAL_GetTick>
 800a514:	4602      	mov	r2, r0
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	1ad3      	subs	r3, r2, r3
 800a51a:	2b02      	cmp	r3, #2
 800a51c:	d902      	bls.n	800a524 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800a51e:	2303      	movs	r3, #3
 800a520:	74fb      	strb	r3, [r7, #19]
        break;
 800a522:	e005      	b.n	800a530 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800a524:	4b30      	ldr	r3, [pc, #192]	; (800a5e8 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0ef      	beq.n	800a510 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800a530:	7cfb      	ldrb	r3, [r7, #19]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d15a      	bne.n	800a5ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a536:	4b2b      	ldr	r3, [pc, #172]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a538:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a53c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a540:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a542:	697b      	ldr	r3, [r7, #20]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d01e      	beq.n	800a586 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a54c:	697a      	ldr	r2, [r7, #20]
 800a54e:	429a      	cmp	r2, r3
 800a550:	d019      	beq.n	800a586 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a552:	4b24      	ldr	r3, [pc, #144]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a558:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a55c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a55e:	4b21      	ldr	r3, [pc, #132]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a560:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a564:	4a1f      	ldr	r2, [pc, #124]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a566:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a56a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a56e:	4b1d      	ldr	r3, [pc, #116]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a570:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a574:	4a1b      	ldr	r2, [pc, #108]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a576:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a57a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a57e:	4a19      	ldr	r2, [pc, #100]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	f003 0301 	and.w	r3, r3, #1
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d016      	beq.n	800a5be <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a590:	f7fa fe5e 	bl	8005250 <HAL_GetTick>
 800a594:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a596:	e00b      	b.n	800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a598:	f7fa fe5a 	bl	8005250 <HAL_GetTick>
 800a59c:	4602      	mov	r2, r0
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	1ad3      	subs	r3, r2, r3
 800a5a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d902      	bls.n	800a5b0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	74fb      	strb	r3, [r7, #19]
            break;
 800a5ae:	e006      	b.n	800a5be <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5b0:	4b0c      	ldr	r3, [pc, #48]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5b6:	f003 0302 	and.w	r3, r3, #2
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d0ec      	beq.n	800a598 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800a5be:	7cfb      	ldrb	r3, [r7, #19]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10b      	bne.n	800a5dc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a5c4:	4b07      	ldr	r3, [pc, #28]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a5ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a5d2:	4904      	ldr	r1, [pc, #16]	; (800a5e4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800a5d4:	4313      	orrs	r3, r2
 800a5d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800a5da:	e009      	b.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a5dc:	7cfb      	ldrb	r3, [r7, #19]
 800a5de:	74bb      	strb	r3, [r7, #18]
 800a5e0:	e006      	b.n	800a5f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800a5e2:	bf00      	nop
 800a5e4:	40021000 	.word	0x40021000
 800a5e8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a5ec:	7cfb      	ldrb	r3, [r7, #19]
 800a5ee:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a5f0:	7c7b      	ldrb	r3, [r7, #17]
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d105      	bne.n	800a602 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a5f6:	4b8a      	ldr	r3, [pc, #552]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a5f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5fa:	4a89      	ldr	r2, [pc, #548]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a5fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a600:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	f003 0301 	and.w	r3, r3, #1
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00a      	beq.n	800a624 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a60e:	4b84      	ldr	r3, [pc, #528]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a614:	f023 0203 	bic.w	r2, r3, #3
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	6a1b      	ldr	r3, [r3, #32]
 800a61c:	4980      	ldr	r1, [pc, #512]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a61e:	4313      	orrs	r3, r2
 800a620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f003 0302 	and.w	r3, r3, #2
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d00a      	beq.n	800a646 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a630:	4b7b      	ldr	r3, [pc, #492]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a636:	f023 020c 	bic.w	r2, r3, #12
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a63e:	4978      	ldr	r1, [pc, #480]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a640:	4313      	orrs	r3, r2
 800a642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	f003 0320 	and.w	r3, r3, #32
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00a      	beq.n	800a668 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a652:	4b73      	ldr	r3, [pc, #460]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a658:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a660:	496f      	ldr	r1, [pc, #444]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a662:	4313      	orrs	r3, r2
 800a664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a670:	2b00      	cmp	r3, #0
 800a672:	d00a      	beq.n	800a68a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a674:	4b6a      	ldr	r3, [pc, #424]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a67a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a682:	4967      	ldr	r1, [pc, #412]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a684:	4313      	orrs	r3, r2
 800a686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a692:	2b00      	cmp	r3, #0
 800a694:	d00a      	beq.n	800a6ac <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a696:	4b62      	ldr	r3, [pc, #392]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a69c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a4:	495e      	ldr	r1, [pc, #376]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d00a      	beq.n	800a6ce <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a6b8:	4b59      	ldr	r3, [pc, #356]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6be:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a6c6:	4956      	ldr	r1, [pc, #344]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6c8:	4313      	orrs	r3, r2
 800a6ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d00a      	beq.n	800a6f0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a6da:	4b51      	ldr	r3, [pc, #324]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a6e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e8:	494d      	ldr	r1, [pc, #308]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6ea:	4313      	orrs	r3, r2
 800a6ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d028      	beq.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a6fc:	4b48      	ldr	r3, [pc, #288]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a6fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a702:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70a:	4945      	ldr	r1, [pc, #276]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a70c:	4313      	orrs	r3, r2
 800a70e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a716:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a71a:	d106      	bne.n	800a72a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a71c:	4b40      	ldr	r3, [pc, #256]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	4a3f      	ldr	r2, [pc, #252]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a726:	60d3      	str	r3, [r2, #12]
 800a728:	e011      	b.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a72e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a732:	d10c      	bne.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	3304      	adds	r3, #4
 800a738:	2101      	movs	r1, #1
 800a73a:	4618      	mov	r0, r3
 800a73c:	f000 f872 	bl	800a824 <RCCEx_PLLSAI1_Config>
 800a740:	4603      	mov	r3, r0
 800a742:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800a744:	7cfb      	ldrb	r3, [r7, #19]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d001      	beq.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 800a74a:	7cfb      	ldrb	r3, [r7, #19]
 800a74c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a756:	2b00      	cmp	r3, #0
 800a758:	d028      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a75a:	4b31      	ldr	r3, [pc, #196]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a760:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a768:	492d      	ldr	r1, [pc, #180]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a76a:	4313      	orrs	r3, r2
 800a76c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a774:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800a778:	d106      	bne.n	800a788 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800a77a:	4b29      	ldr	r3, [pc, #164]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a77c:	68db      	ldr	r3, [r3, #12]
 800a77e:	4a28      	ldr	r2, [pc, #160]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a780:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a784:	60d3      	str	r3, [r2, #12]
 800a786:	e011      	b.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a78c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800a790:	d10c      	bne.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	3304      	adds	r3, #4
 800a796:	2101      	movs	r1, #1
 800a798:	4618      	mov	r0, r3
 800a79a:	f000 f843 	bl	800a824 <RCCEx_PLLSAI1_Config>
 800a79e:	4603      	mov	r3, r0
 800a7a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a7a2:	7cfb      	ldrb	r3, [r7, #19]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d001      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 800a7a8:	7cfb      	ldrb	r3, [r7, #19]
 800a7aa:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d01c      	beq.n	800a7f2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a7b8:	4b19      	ldr	r3, [pc, #100]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a7be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7c6:	4916      	ldr	r1, [pc, #88]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a7c8:	4313      	orrs	r3, r2
 800a7ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a7d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a7d6:	d10c      	bne.n	800a7f2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	3304      	adds	r3, #4
 800a7dc:	2102      	movs	r1, #2
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f000 f820 	bl	800a824 <RCCEx_PLLSAI1_Config>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800a7e8:	7cfb      	ldrb	r3, [r7, #19]
 800a7ea:	2b00      	cmp	r3, #0
 800a7ec:	d001      	beq.n	800a7f2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800a7ee:	7cfb      	ldrb	r3, [r7, #19]
 800a7f0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d00a      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a7fe:	4b08      	ldr	r3, [pc, #32]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a804:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a80c:	4904      	ldr	r1, [pc, #16]	; (800a820 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800a80e:	4313      	orrs	r3, r2
 800a810:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800a814:	7cbb      	ldrb	r3, [r7, #18]
}
 800a816:	4618      	mov	r0, r3
 800a818:	3718      	adds	r7, #24
 800a81a:	46bd      	mov	sp, r7
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop
 800a820:	40021000 	.word	0x40021000

0800a824 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b084      	sub	sp, #16
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
 800a82c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a82e:	2300      	movs	r3, #0
 800a830:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800a832:	4b74      	ldr	r3, [pc, #464]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a834:	68db      	ldr	r3, [r3, #12]
 800a836:	f003 0303 	and.w	r3, r3, #3
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d018      	beq.n	800a870 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800a83e:	4b71      	ldr	r3, [pc, #452]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a840:	68db      	ldr	r3, [r3, #12]
 800a842:	f003 0203 	and.w	r2, r3, #3
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	429a      	cmp	r2, r3
 800a84c:	d10d      	bne.n	800a86a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681b      	ldr	r3, [r3, #0]
       ||
 800a852:	2b00      	cmp	r3, #0
 800a854:	d009      	beq.n	800a86a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800a856:	4b6b      	ldr	r3, [pc, #428]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a858:	68db      	ldr	r3, [r3, #12]
 800a85a:	091b      	lsrs	r3, r3, #4
 800a85c:	f003 0307 	and.w	r3, r3, #7
 800a860:	1c5a      	adds	r2, r3, #1
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
       ||
 800a866:	429a      	cmp	r2, r3
 800a868:	d047      	beq.n	800a8fa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800a86a:	2301      	movs	r3, #1
 800a86c:	73fb      	strb	r3, [r7, #15]
 800a86e:	e044      	b.n	800a8fa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	2b03      	cmp	r3, #3
 800a876:	d018      	beq.n	800a8aa <RCCEx_PLLSAI1_Config+0x86>
 800a878:	2b03      	cmp	r3, #3
 800a87a:	d825      	bhi.n	800a8c8 <RCCEx_PLLSAI1_Config+0xa4>
 800a87c:	2b01      	cmp	r3, #1
 800a87e:	d002      	beq.n	800a886 <RCCEx_PLLSAI1_Config+0x62>
 800a880:	2b02      	cmp	r3, #2
 800a882:	d009      	beq.n	800a898 <RCCEx_PLLSAI1_Config+0x74>
 800a884:	e020      	b.n	800a8c8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800a886:	4b5f      	ldr	r3, [pc, #380]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 0302 	and.w	r3, r3, #2
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d11d      	bne.n	800a8ce <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800a892:	2301      	movs	r3, #1
 800a894:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a896:	e01a      	b.n	800a8ce <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800a898:	4b5a      	ldr	r3, [pc, #360]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d116      	bne.n	800a8d2 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800a8a4:	2301      	movs	r3, #1
 800a8a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a8a8:	e013      	b.n	800a8d2 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800a8aa:	4b56      	ldr	r3, [pc, #344]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d10f      	bne.n	800a8d6 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800a8b6:	4b53      	ldr	r3, [pc, #332]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d109      	bne.n	800a8d6 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a8c6:	e006      	b.n	800a8d6 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	73fb      	strb	r3, [r7, #15]
      break;
 800a8cc:	e004      	b.n	800a8d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8ce:	bf00      	nop
 800a8d0:	e002      	b.n	800a8d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8d2:	bf00      	nop
 800a8d4:	e000      	b.n	800a8d8 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800a8d6:	bf00      	nop
    }

    if(status == HAL_OK)
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d10d      	bne.n	800a8fa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800a8de:	4b49      	ldr	r3, [pc, #292]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8e0:	68db      	ldr	r3, [r3, #12]
 800a8e2:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6819      	ldr	r1, [r3, #0]
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	685b      	ldr	r3, [r3, #4]
 800a8ee:	3b01      	subs	r3, #1
 800a8f0:	011b      	lsls	r3, r3, #4
 800a8f2:	430b      	orrs	r3, r1
 800a8f4:	4943      	ldr	r1, [pc, #268]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800a8fa:	7bfb      	ldrb	r3, [r7, #15]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d17c      	bne.n	800a9fa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800a900:	4b40      	ldr	r3, [pc, #256]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a3f      	ldr	r2, [pc, #252]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a906:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a90a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a90c:	f7fa fca0 	bl	8005250 <HAL_GetTick>
 800a910:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a912:	e009      	b.n	800a928 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a914:	f7fa fc9c 	bl	8005250 <HAL_GetTick>
 800a918:	4602      	mov	r2, r0
 800a91a:	68bb      	ldr	r3, [r7, #8]
 800a91c:	1ad3      	subs	r3, r2, r3
 800a91e:	2b02      	cmp	r3, #2
 800a920:	d902      	bls.n	800a928 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800a922:	2303      	movs	r3, #3
 800a924:	73fb      	strb	r3, [r7, #15]
        break;
 800a926:	e005      	b.n	800a934 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800a928:	4b36      	ldr	r3, [pc, #216]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a930:	2b00      	cmp	r3, #0
 800a932:	d1ef      	bne.n	800a914 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800a934:	7bfb      	ldrb	r3, [r7, #15]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d15f      	bne.n	800a9fa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d110      	bne.n	800a962 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a940:	4b30      	ldr	r3, [pc, #192]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a942:	691b      	ldr	r3, [r3, #16]
 800a944:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800a948:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	6892      	ldr	r2, [r2, #8]
 800a950:	0211      	lsls	r1, r2, #8
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	68d2      	ldr	r2, [r2, #12]
 800a956:	06d2      	lsls	r2, r2, #27
 800a958:	430a      	orrs	r2, r1
 800a95a:	492a      	ldr	r1, [pc, #168]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a95c:	4313      	orrs	r3, r2
 800a95e:	610b      	str	r3, [r1, #16]
 800a960:	e027      	b.n	800a9b2 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	2b01      	cmp	r3, #1
 800a966:	d112      	bne.n	800a98e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a968:	4b26      	ldr	r3, [pc, #152]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a96a:	691b      	ldr	r3, [r3, #16]
 800a96c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800a970:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a974:	687a      	ldr	r2, [r7, #4]
 800a976:	6892      	ldr	r2, [r2, #8]
 800a978:	0211      	lsls	r1, r2, #8
 800a97a:	687a      	ldr	r2, [r7, #4]
 800a97c:	6912      	ldr	r2, [r2, #16]
 800a97e:	0852      	lsrs	r2, r2, #1
 800a980:	3a01      	subs	r2, #1
 800a982:	0552      	lsls	r2, r2, #21
 800a984:	430a      	orrs	r2, r1
 800a986:	491f      	ldr	r1, [pc, #124]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a988:	4313      	orrs	r3, r2
 800a98a:	610b      	str	r3, [r1, #16]
 800a98c:	e011      	b.n	800a9b2 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800a98e:	4b1d      	ldr	r3, [pc, #116]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a990:	691b      	ldr	r3, [r3, #16]
 800a992:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800a996:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	6892      	ldr	r2, [r2, #8]
 800a99e:	0211      	lsls	r1, r2, #8
 800a9a0:	687a      	ldr	r2, [r7, #4]
 800a9a2:	6952      	ldr	r2, [r2, #20]
 800a9a4:	0852      	lsrs	r2, r2, #1
 800a9a6:	3a01      	subs	r2, #1
 800a9a8:	0652      	lsls	r2, r2, #25
 800a9aa:	430a      	orrs	r2, r1
 800a9ac:	4915      	ldr	r1, [pc, #84]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9ae:	4313      	orrs	r3, r2
 800a9b0:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800a9b2:	4b14      	ldr	r3, [pc, #80]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a13      	ldr	r2, [pc, #76]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9b8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a9bc:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9be:	f7fa fc47 	bl	8005250 <HAL_GetTick>
 800a9c2:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9c4:	e009      	b.n	800a9da <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800a9c6:	f7fa fc43 	bl	8005250 <HAL_GetTick>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	1ad3      	subs	r3, r2, r3
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d902      	bls.n	800a9da <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	73fb      	strb	r3, [r7, #15]
          break;
 800a9d8:	e005      	b.n	800a9e6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800a9da:	4b0a      	ldr	r3, [pc, #40]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d0ef      	beq.n	800a9c6 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800a9e6:	7bfb      	ldrb	r3, [r7, #15]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d106      	bne.n	800a9fa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800a9ec:	4b05      	ldr	r3, [pc, #20]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9ee:	691a      	ldr	r2, [r3, #16]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	699b      	ldr	r3, [r3, #24]
 800a9f4:	4903      	ldr	r1, [pc, #12]	; (800aa04 <RCCEx_PLLSAI1_Config+0x1e0>)
 800a9f6:	4313      	orrs	r3, r2
 800a9f8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800a9fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3710      	adds	r7, #16
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}
 800aa04:	40021000 	.word	0x40021000

0800aa08 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b084      	sub	sp, #16
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d101      	bne.n	800aa1a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	e095      	b.n	800ab46 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d108      	bne.n	800aa34 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa2a:	d009      	beq.n	800aa40 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2200      	movs	r2, #0
 800aa30:	61da      	str	r2, [r3, #28]
 800aa32:	e005      	b.n	800aa40 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2200      	movs	r2, #0
 800aa44:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d106      	bne.n	800aa60 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aa5a:	6878      	ldr	r0, [r7, #4]
 800aa5c:	f7f7 fbd4 	bl	8002208 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2202      	movs	r2, #2
 800aa64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa76:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	68db      	ldr	r3, [r3, #12]
 800aa7c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aa80:	d902      	bls.n	800aa88 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800aa82:	2300      	movs	r3, #0
 800aa84:	60fb      	str	r3, [r7, #12]
 800aa86:	e002      	b.n	800aa8e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800aa88:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aa8c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	68db      	ldr	r3, [r3, #12]
 800aa92:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800aa96:	d007      	beq.n	800aaa8 <HAL_SPI_Init+0xa0>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	68db      	ldr	r3, [r3, #12]
 800aa9c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aaa0:	d002      	beq.n	800aaa8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	685b      	ldr	r3, [r3, #4]
 800aaac:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	689b      	ldr	r3, [r3, #8]
 800aab4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800aab8:	431a      	orrs	r2, r3
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	691b      	ldr	r3, [r3, #16]
 800aabe:	f003 0302 	and.w	r3, r3, #2
 800aac2:	431a      	orrs	r2, r3
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	695b      	ldr	r3, [r3, #20]
 800aac8:	f003 0301 	and.w	r3, r3, #1
 800aacc:	431a      	orrs	r2, r3
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	699b      	ldr	r3, [r3, #24]
 800aad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aad6:	431a      	orrs	r2, r3
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	69db      	ldr	r3, [r3, #28]
 800aadc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aae0:	431a      	orrs	r2, r3
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6a1b      	ldr	r3, [r3, #32]
 800aae6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaea:	ea42 0103 	orr.w	r1, r2, r3
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaf2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	681b      	ldr	r3, [r3, #0]
 800aafa:	430a      	orrs	r2, r1
 800aafc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	699b      	ldr	r3, [r3, #24]
 800ab02:	0c1b      	lsrs	r3, r3, #16
 800ab04:	f003 0204 	and.w	r2, r3, #4
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab0c:	f003 0310 	and.w	r3, r3, #16
 800ab10:	431a      	orrs	r2, r3
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab16:	f003 0308 	and.w	r3, r3, #8
 800ab1a:	431a      	orrs	r2, r3
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800ab24:	ea42 0103 	orr.w	r1, r2, r3
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	430a      	orrs	r2, r1
 800ab34:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800ab44:	2300      	movs	r3, #0
}
 800ab46:	4618      	mov	r0, r3
 800ab48:	3710      	adds	r7, #16
 800ab4a:	46bd      	mov	sp, r7
 800ab4c:	bd80      	pop	{r7, pc}

0800ab4e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab4e:	b580      	push	{r7, lr}
 800ab50:	b088      	sub	sp, #32
 800ab52:	af00      	add	r7, sp, #0
 800ab54:	60f8      	str	r0, [r7, #12]
 800ab56:	60b9      	str	r1, [r7, #8]
 800ab58:	603b      	str	r3, [r7, #0]
 800ab5a:	4613      	mov	r3, r2
 800ab5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ab5e:	2300      	movs	r3, #0
 800ab60:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ab68:	2b01      	cmp	r3, #1
 800ab6a:	d101      	bne.n	800ab70 <HAL_SPI_Transmit+0x22>
 800ab6c:	2302      	movs	r3, #2
 800ab6e:	e15f      	b.n	800ae30 <HAL_SPI_Transmit+0x2e2>
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2201      	movs	r2, #1
 800ab74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ab78:	f7fa fb6a 	bl	8005250 <HAL_GetTick>
 800ab7c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ab7e:	88fb      	ldrh	r3, [r7, #6]
 800ab80:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d002      	beq.n	800ab94 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ab8e:	2302      	movs	r3, #2
 800ab90:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ab92:	e148      	b.n	800ae26 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 800ab94:	68bb      	ldr	r3, [r7, #8]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d002      	beq.n	800aba0 <HAL_SPI_Transmit+0x52>
 800ab9a:	88fb      	ldrh	r3, [r7, #6]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d102      	bne.n	800aba6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800aba0:	2301      	movs	r3, #1
 800aba2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800aba4:	e13f      	b.n	800ae26 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	2203      	movs	r2, #3
 800abaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	2200      	movs	r2, #0
 800abb2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	88fa      	ldrh	r2, [r7, #6]
 800abbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	88fa      	ldrh	r2, [r7, #6]
 800abc4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	2200      	movs	r2, #0
 800abca:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2200      	movs	r2, #0
 800abd8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	2200      	movs	r2, #0
 800abe0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2200      	movs	r2, #0
 800abe6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	689b      	ldr	r3, [r3, #8]
 800abec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800abf0:	d10f      	bne.n	800ac12 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	681a      	ldr	r2, [r3, #0]
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac00:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	681a      	ldr	r2, [r3, #0]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ac10:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac1c:	2b40      	cmp	r3, #64	; 0x40
 800ac1e:	d007      	beq.n	800ac30 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	681a      	ldr	r2, [r3, #0]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ac2e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	68db      	ldr	r3, [r3, #12]
 800ac34:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800ac38:	d94f      	bls.n	800acda <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	685b      	ldr	r3, [r3, #4]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d002      	beq.n	800ac48 <HAL_SPI_Transmit+0xfa>
 800ac42:	8afb      	ldrh	r3, [r7, #22]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d142      	bne.n	800acce <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac4c:	881a      	ldrh	r2, [r3, #0]
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac58:	1c9a      	adds	r2, r3, #2
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	3b01      	subs	r3, #1
 800ac66:	b29a      	uxth	r2, r3
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ac6c:	e02f      	b.n	800acce <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	689b      	ldr	r3, [r3, #8]
 800ac74:	f003 0302 	and.w	r3, r3, #2
 800ac78:	2b02      	cmp	r3, #2
 800ac7a:	d112      	bne.n	800aca2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac80:	881a      	ldrh	r2, [r3, #0]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac8c:	1c9a      	adds	r2, r3, #2
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	3b01      	subs	r3, #1
 800ac9a:	b29a      	uxth	r2, r3
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800aca0:	e015      	b.n	800acce <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aca2:	f7fa fad5 	bl	8005250 <HAL_GetTick>
 800aca6:	4602      	mov	r2, r0
 800aca8:	69bb      	ldr	r3, [r7, #24]
 800acaa:	1ad3      	subs	r3, r2, r3
 800acac:	683a      	ldr	r2, [r7, #0]
 800acae:	429a      	cmp	r2, r3
 800acb0:	d803      	bhi.n	800acba <HAL_SPI_Transmit+0x16c>
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acb8:	d102      	bne.n	800acc0 <HAL_SPI_Transmit+0x172>
 800acba:	683b      	ldr	r3, [r7, #0]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d106      	bne.n	800acce <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 800acc0:	2303      	movs	r3, #3
 800acc2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800accc:	e0ab      	b.n	800ae26 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acd2:	b29b      	uxth	r3, r3
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1ca      	bne.n	800ac6e <HAL_SPI_Transmit+0x120>
 800acd8:	e080      	b.n	800addc <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	685b      	ldr	r3, [r3, #4]
 800acde:	2b00      	cmp	r3, #0
 800ace0:	d002      	beq.n	800ace8 <HAL_SPI_Transmit+0x19a>
 800ace2:	8afb      	ldrh	r3, [r7, #22]
 800ace4:	2b01      	cmp	r3, #1
 800ace6:	d174      	bne.n	800add2 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acec:	b29b      	uxth	r3, r3
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d912      	bls.n	800ad18 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acf6:	881a      	ldrh	r2, [r3, #0]
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad02:	1c9a      	adds	r2, r3, #2
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad0c:	b29b      	uxth	r3, r3
 800ad0e:	3b02      	subs	r3, #2
 800ad10:	b29a      	uxth	r2, r3
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad16:	e05c      	b.n	800add2 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	330c      	adds	r3, #12
 800ad22:	7812      	ldrb	r2, [r2, #0]
 800ad24:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad2a:	1c5a      	adds	r2, r3, #1
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad34:	b29b      	uxth	r3, r3
 800ad36:	3b01      	subs	r3, #1
 800ad38:	b29a      	uxth	r2, r3
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800ad3e:	e048      	b.n	800add2 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	f003 0302 	and.w	r3, r3, #2
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d12b      	bne.n	800ada6 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad52:	b29b      	uxth	r3, r3
 800ad54:	2b01      	cmp	r3, #1
 800ad56:	d912      	bls.n	800ad7e <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad5c:	881a      	ldrh	r2, [r3, #0]
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad68:	1c9a      	adds	r2, r3, #2
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	3b02      	subs	r3, #2
 800ad76:	b29a      	uxth	r2, r3
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad7c:	e029      	b.n	800add2 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	330c      	adds	r3, #12
 800ad88:	7812      	ldrb	r2, [r2, #0]
 800ad8a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad90:	1c5a      	adds	r2, r3, #1
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	3b01      	subs	r3, #1
 800ad9e:	b29a      	uxth	r2, r3
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ada4:	e015      	b.n	800add2 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ada6:	f7fa fa53 	bl	8005250 <HAL_GetTick>
 800adaa:	4602      	mov	r2, r0
 800adac:	69bb      	ldr	r3, [r7, #24]
 800adae:	1ad3      	subs	r3, r2, r3
 800adb0:	683a      	ldr	r2, [r7, #0]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d803      	bhi.n	800adbe <HAL_SPI_Transmit+0x270>
 800adb6:	683b      	ldr	r3, [r7, #0]
 800adb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800adbc:	d102      	bne.n	800adc4 <HAL_SPI_Transmit+0x276>
 800adbe:	683b      	ldr	r3, [r7, #0]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d106      	bne.n	800add2 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 800adc4:	2303      	movs	r3, #3
 800adc6:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2201      	movs	r2, #1
 800adcc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800add0:	e029      	b.n	800ae26 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800add6:	b29b      	uxth	r3, r3
 800add8:	2b00      	cmp	r3, #0
 800adda:	d1b1      	bne.n	800ad40 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800addc:	69ba      	ldr	r2, [r7, #24]
 800adde:	6839      	ldr	r1, [r7, #0]
 800ade0:	68f8      	ldr	r0, [r7, #12]
 800ade2:	f000 fcf9 	bl	800b7d8 <SPI_EndRxTxTransaction>
 800ade6:	4603      	mov	r3, r0
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d002      	beq.n	800adf2 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	2220      	movs	r2, #32
 800adf0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	689b      	ldr	r3, [r3, #8]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d10a      	bne.n	800ae10 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800adfa:	2300      	movs	r3, #0
 800adfc:	613b      	str	r3, [r7, #16]
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	68db      	ldr	r3, [r3, #12]
 800ae04:	613b      	str	r3, [r7, #16]
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	689b      	ldr	r3, [r3, #8]
 800ae0c:	613b      	str	r3, [r7, #16]
 800ae0e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d002      	beq.n	800ae1e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800ae18:	2301      	movs	r3, #1
 800ae1a:	77fb      	strb	r3, [r7, #31]
 800ae1c:	e003      	b.n	800ae26 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	2201      	movs	r2, #1
 800ae22:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800ae2e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae30:	4618      	mov	r0, r3
 800ae32:	3720      	adds	r7, #32
 800ae34:	46bd      	mov	sp, r7
 800ae36:	bd80      	pop	{r7, pc}

0800ae38 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae38:	b580      	push	{r7, lr}
 800ae3a:	b088      	sub	sp, #32
 800ae3c:	af02      	add	r7, sp, #8
 800ae3e:	60f8      	str	r0, [r7, #12]
 800ae40:	60b9      	str	r1, [r7, #8]
 800ae42:	603b      	str	r3, [r7, #0]
 800ae44:	4613      	mov	r3, r2
 800ae46:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d002      	beq.n	800ae5e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 800ae58:	2302      	movs	r3, #2
 800ae5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ae5c:	e11a      	b.n	800b094 <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	685b      	ldr	r3, [r3, #4]
 800ae62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae66:	d112      	bne.n	800ae8e <HAL_SPI_Receive+0x56>
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	689b      	ldr	r3, [r3, #8]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d10e      	bne.n	800ae8e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2204      	movs	r2, #4
 800ae74:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ae78:	88fa      	ldrh	r2, [r7, #6]
 800ae7a:	683b      	ldr	r3, [r7, #0]
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	4613      	mov	r3, r2
 800ae80:	68ba      	ldr	r2, [r7, #8]
 800ae82:	68b9      	ldr	r1, [r7, #8]
 800ae84:	68f8      	ldr	r0, [r7, #12]
 800ae86:	f000 f90e 	bl	800b0a6 <HAL_SPI_TransmitReceive>
 800ae8a:	4603      	mov	r3, r0
 800ae8c:	e107      	b.n	800b09e <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800ae94:	2b01      	cmp	r3, #1
 800ae96:	d101      	bne.n	800ae9c <HAL_SPI_Receive+0x64>
 800ae98:	2302      	movs	r3, #2
 800ae9a:	e100      	b.n	800b09e <HAL_SPI_Receive+0x266>
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2201      	movs	r2, #1
 800aea0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800aea4:	f7fa f9d4 	bl	8005250 <HAL_GetTick>
 800aea8:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d002      	beq.n	800aeb6 <HAL_SPI_Receive+0x7e>
 800aeb0:	88fb      	ldrh	r3, [r7, #6]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d102      	bne.n	800aebc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aeba:	e0eb      	b.n	800b094 <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2204      	movs	r2, #4
 800aec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	2200      	movs	r2, #0
 800aec8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	68ba      	ldr	r2, [r7, #8]
 800aece:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	88fa      	ldrh	r2, [r7, #6]
 800aed4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	88fa      	ldrh	r2, [r7, #6]
 800aedc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	2200      	movs	r2, #0
 800aee4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2200      	movs	r2, #0
 800aeea:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	2200      	movs	r2, #0
 800aef0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2200      	movs	r2, #0
 800aef6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2200      	movs	r2, #0
 800aefc:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	68db      	ldr	r3, [r3, #12]
 800af02:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800af06:	d908      	bls.n	800af1a <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	685a      	ldr	r2, [r3, #4]
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800af16:	605a      	str	r2, [r3, #4]
 800af18:	e007      	b.n	800af2a <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	685a      	ldr	r2, [r3, #4]
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800af28:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800af32:	d10f      	bne.n	800af54 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	681a      	ldr	r2, [r3, #0]
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af42:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	681a      	ldr	r2, [r3, #0]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800af52:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af5e:	2b40      	cmp	r3, #64	; 0x40
 800af60:	d007      	beq.n	800af72 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	681a      	ldr	r2, [r3, #0]
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800af70:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	68db      	ldr	r3, [r3, #12]
 800af76:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800af7a:	d86f      	bhi.n	800b05c <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800af7c:	e034      	b.n	800afe8 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	689b      	ldr	r3, [r3, #8]
 800af84:	f003 0301 	and.w	r3, r3, #1
 800af88:	2b01      	cmp	r3, #1
 800af8a:	d117      	bne.n	800afbc <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	f103 020c 	add.w	r2, r3, #12
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af98:	7812      	ldrb	r2, [r2, #0]
 800af9a:	b2d2      	uxtb	r2, r2
 800af9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afa2:	1c5a      	adds	r2, r3, #1
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800afae:	b29b      	uxth	r3, r3
 800afb0:	3b01      	subs	r3, #1
 800afb2:	b29a      	uxth	r2, r3
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800afba:	e015      	b.n	800afe8 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800afbc:	f7fa f948 	bl	8005250 <HAL_GetTick>
 800afc0:	4602      	mov	r2, r0
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	1ad3      	subs	r3, r2, r3
 800afc6:	683a      	ldr	r2, [r7, #0]
 800afc8:	429a      	cmp	r2, r3
 800afca:	d803      	bhi.n	800afd4 <HAL_SPI_Receive+0x19c>
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afd2:	d102      	bne.n	800afda <HAL_SPI_Receive+0x1a2>
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d106      	bne.n	800afe8 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 800afda:	2303      	movs	r3, #3
 800afdc:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2201      	movs	r2, #1
 800afe2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800afe6:	e055      	b.n	800b094 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800afee:	b29b      	uxth	r3, r3
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d1c4      	bne.n	800af7e <HAL_SPI_Receive+0x146>
 800aff4:	e038      	b.n	800b068 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	689b      	ldr	r3, [r3, #8]
 800affc:	f003 0301 	and.w	r3, r3, #1
 800b000:	2b01      	cmp	r3, #1
 800b002:	d115      	bne.n	800b030 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	68da      	ldr	r2, [r3, #12]
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b00e:	b292      	uxth	r2, r2
 800b010:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b012:	68fb      	ldr	r3, [r7, #12]
 800b014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b016:	1c9a      	adds	r2, r3, #2
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b022:	b29b      	uxth	r3, r3
 800b024:	3b01      	subs	r3, #1
 800b026:	b29a      	uxth	r2, r3
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800b02e:	e015      	b.n	800b05c <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b030:	f7fa f90e 	bl	8005250 <HAL_GetTick>
 800b034:	4602      	mov	r2, r0
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	1ad3      	subs	r3, r2, r3
 800b03a:	683a      	ldr	r2, [r7, #0]
 800b03c:	429a      	cmp	r2, r3
 800b03e:	d803      	bhi.n	800b048 <HAL_SPI_Receive+0x210>
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b046:	d102      	bne.n	800b04e <HAL_SPI_Receive+0x216>
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d106      	bne.n	800b05c <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 800b04e:	2303      	movs	r3, #3
 800b050:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	2201      	movs	r2, #1
 800b056:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800b05a:	e01b      	b.n	800b094 <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b062:	b29b      	uxth	r3, r3
 800b064:	2b00      	cmp	r3, #0
 800b066:	d1c6      	bne.n	800aff6 <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b068:	693a      	ldr	r2, [r7, #16]
 800b06a:	6839      	ldr	r1, [r7, #0]
 800b06c:	68f8      	ldr	r0, [r7, #12]
 800b06e:	f000 fb5b 	bl	800b728 <SPI_EndRxTransaction>
 800b072:	4603      	mov	r3, r0
 800b074:	2b00      	cmp	r3, #0
 800b076:	d002      	beq.n	800b07e <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	2220      	movs	r2, #32
 800b07c:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b082:	2b00      	cmp	r3, #0
 800b084:	d002      	beq.n	800b08c <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800b086:	2301      	movs	r3, #1
 800b088:	75fb      	strb	r3, [r7, #23]
 800b08a:	e003      	b.n	800b094 <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	2201      	movs	r2, #1
 800b090:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	2200      	movs	r2, #0
 800b098:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b09c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b09e:	4618      	mov	r0, r3
 800b0a0:	3718      	adds	r7, #24
 800b0a2:	46bd      	mov	sp, r7
 800b0a4:	bd80      	pop	{r7, pc}

0800b0a6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b0a6:	b580      	push	{r7, lr}
 800b0a8:	b08a      	sub	sp, #40	; 0x28
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	60f8      	str	r0, [r7, #12]
 800b0ae:	60b9      	str	r1, [r7, #8]
 800b0b0:	607a      	str	r2, [r7, #4]
 800b0b2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b0b4:	2301      	movs	r3, #1
 800b0b6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d101      	bne.n	800b0cc <HAL_SPI_TransmitReceive+0x26>
 800b0c8:	2302      	movs	r3, #2
 800b0ca:	e20a      	b.n	800b4e2 <HAL_SPI_TransmitReceive+0x43c>
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b0d4:	f7fa f8bc 	bl	8005250 <HAL_GetTick>
 800b0d8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b0e0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800b0e8:	887b      	ldrh	r3, [r7, #2]
 800b0ea:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800b0ec:	887b      	ldrh	r3, [r7, #2]
 800b0ee:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b0f0:	7efb      	ldrb	r3, [r7, #27]
 800b0f2:	2b01      	cmp	r3, #1
 800b0f4:	d00e      	beq.n	800b114 <HAL_SPI_TransmitReceive+0x6e>
 800b0f6:	697b      	ldr	r3, [r7, #20]
 800b0f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b0fc:	d106      	bne.n	800b10c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	689b      	ldr	r3, [r3, #8]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d102      	bne.n	800b10c <HAL_SPI_TransmitReceive+0x66>
 800b106:	7efb      	ldrb	r3, [r7, #27]
 800b108:	2b04      	cmp	r3, #4
 800b10a:	d003      	beq.n	800b114 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800b10c:	2302      	movs	r3, #2
 800b10e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b112:	e1e0      	b.n	800b4d6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b114:	68bb      	ldr	r3, [r7, #8]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d005      	beq.n	800b126 <HAL_SPI_TransmitReceive+0x80>
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d002      	beq.n	800b126 <HAL_SPI_TransmitReceive+0x80>
 800b120:	887b      	ldrh	r3, [r7, #2]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d103      	bne.n	800b12e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800b126:	2301      	movs	r3, #1
 800b128:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800b12c:	e1d3      	b.n	800b4d6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b04      	cmp	r3, #4
 800b138:	d003      	beq.n	800b142 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	2205      	movs	r2, #5
 800b13e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	2200      	movs	r2, #0
 800b146:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	687a      	ldr	r2, [r7, #4]
 800b14c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	887a      	ldrh	r2, [r7, #2]
 800b152:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	887a      	ldrh	r2, [r7, #2]
 800b15a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	68ba      	ldr	r2, [r7, #8]
 800b162:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	887a      	ldrh	r2, [r7, #2]
 800b168:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	887a      	ldrh	r2, [r7, #2]
 800b16e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	2200      	movs	r2, #0
 800b174:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	2200      	movs	r2, #0
 800b17a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	68db      	ldr	r3, [r3, #12]
 800b180:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b184:	d802      	bhi.n	800b18c <HAL_SPI_TransmitReceive+0xe6>
 800b186:	8a3b      	ldrh	r3, [r7, #16]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d908      	bls.n	800b19e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	685a      	ldr	r2, [r3, #4]
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800b19a:	605a      	str	r2, [r3, #4]
 800b19c:	e007      	b.n	800b1ae <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	685a      	ldr	r2, [r3, #4]
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b1ac:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1b8:	2b40      	cmp	r3, #64	; 0x40
 800b1ba:	d007      	beq.n	800b1cc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	681a      	ldr	r2, [r3, #0]
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b1ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	68db      	ldr	r3, [r3, #12]
 800b1d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800b1d4:	f240 8081 	bls.w	800b2da <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d002      	beq.n	800b1e6 <HAL_SPI_TransmitReceive+0x140>
 800b1e0:	8a7b      	ldrh	r3, [r7, #18]
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d16d      	bne.n	800b2c2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ea:	881a      	ldrh	r2, [r3, #0]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1f6:	1c9a      	adds	r2, r3, #2
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b200:	b29b      	uxth	r3, r3
 800b202:	3b01      	subs	r3, #1
 800b204:	b29a      	uxth	r2, r3
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b20a:	e05a      	b.n	800b2c2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	689b      	ldr	r3, [r3, #8]
 800b212:	f003 0302 	and.w	r3, r3, #2
 800b216:	2b02      	cmp	r3, #2
 800b218:	d11b      	bne.n	800b252 <HAL_SPI_TransmitReceive+0x1ac>
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b21e:	b29b      	uxth	r3, r3
 800b220:	2b00      	cmp	r3, #0
 800b222:	d016      	beq.n	800b252 <HAL_SPI_TransmitReceive+0x1ac>
 800b224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b226:	2b01      	cmp	r3, #1
 800b228:	d113      	bne.n	800b252 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b22e:	881a      	ldrh	r2, [r3, #0]
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b23a:	1c9a      	adds	r2, r3, #2
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b244:	b29b      	uxth	r3, r3
 800b246:	3b01      	subs	r3, #1
 800b248:	b29a      	uxth	r2, r3
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b24e:	2300      	movs	r3, #0
 800b250:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	689b      	ldr	r3, [r3, #8]
 800b258:	f003 0301 	and.w	r3, r3, #1
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d11c      	bne.n	800b29a <HAL_SPI_TransmitReceive+0x1f4>
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b266:	b29b      	uxth	r3, r3
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d016      	beq.n	800b29a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	68da      	ldr	r2, [r3, #12]
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b276:	b292      	uxth	r2, r2
 800b278:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b27e:	1c9a      	adds	r2, r3, #2
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	3b01      	subs	r3, #1
 800b28e:	b29a      	uxth	r2, r3
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b296:	2301      	movs	r3, #1
 800b298:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b29a:	f7f9 ffd9 	bl	8005250 <HAL_GetTick>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	69fb      	ldr	r3, [r7, #28]
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2a6:	429a      	cmp	r2, r3
 800b2a8:	d80b      	bhi.n	800b2c2 <HAL_SPI_TransmitReceive+0x21c>
 800b2aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2b0:	d007      	beq.n	800b2c2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800b2b2:	2303      	movs	r3, #3
 800b2b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2201      	movs	r2, #1
 800b2bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800b2c0:	e109      	b.n	800b4d6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2c6:	b29b      	uxth	r3, r3
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d19f      	bne.n	800b20c <HAL_SPI_TransmitReceive+0x166>
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d199      	bne.n	800b20c <HAL_SPI_TransmitReceive+0x166>
 800b2d8:	e0e3      	b.n	800b4a2 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	685b      	ldr	r3, [r3, #4]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d003      	beq.n	800b2ea <HAL_SPI_TransmitReceive+0x244>
 800b2e2:	8a7b      	ldrh	r3, [r7, #18]
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	f040 80cf 	bne.w	800b488 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b2ee:	b29b      	uxth	r3, r3
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d912      	bls.n	800b31a <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b2f8:	881a      	ldrh	r2, [r3, #0]
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b304:	1c9a      	adds	r2, r3, #2
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b30e:	b29b      	uxth	r3, r3
 800b310:	3b02      	subs	r3, #2
 800b312:	b29a      	uxth	r2, r3
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b318:	e0b6      	b.n	800b488 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	330c      	adds	r3, #12
 800b324:	7812      	ldrb	r2, [r2, #0]
 800b326:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b32c:	1c5a      	adds	r2, r3, #1
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b336:	b29b      	uxth	r3, r3
 800b338:	3b01      	subs	r3, #1
 800b33a:	b29a      	uxth	r2, r3
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b340:	e0a2      	b.n	800b488 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	689b      	ldr	r3, [r3, #8]
 800b348:	f003 0302 	and.w	r3, r3, #2
 800b34c:	2b02      	cmp	r3, #2
 800b34e:	d134      	bne.n	800b3ba <HAL_SPI_TransmitReceive+0x314>
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b354:	b29b      	uxth	r3, r3
 800b356:	2b00      	cmp	r3, #0
 800b358:	d02f      	beq.n	800b3ba <HAL_SPI_TransmitReceive+0x314>
 800b35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b35c:	2b01      	cmp	r3, #1
 800b35e:	d12c      	bne.n	800b3ba <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b364:	b29b      	uxth	r3, r3
 800b366:	2b01      	cmp	r3, #1
 800b368:	d912      	bls.n	800b390 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b36e:	881a      	ldrh	r2, [r3, #0]
 800b370:	68fb      	ldr	r3, [r7, #12]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b376:	68fb      	ldr	r3, [r7, #12]
 800b378:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b37a:	1c9a      	adds	r2, r3, #2
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b384:	b29b      	uxth	r3, r3
 800b386:	3b02      	subs	r3, #2
 800b388:	b29a      	uxth	r2, r3
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b38e:	e012      	b.n	800b3b6 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	330c      	adds	r3, #12
 800b39a:	7812      	ldrb	r2, [r2, #0]
 800b39c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3a2:	1c5a      	adds	r2, r3, #1
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	3b01      	subs	r3, #1
 800b3b0:	b29a      	uxth	r2, r3
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b3ba:	68fb      	ldr	r3, [r7, #12]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	689b      	ldr	r3, [r3, #8]
 800b3c0:	f003 0301 	and.w	r3, r3, #1
 800b3c4:	2b01      	cmp	r3, #1
 800b3c6:	d148      	bne.n	800b45a <HAL_SPI_TransmitReceive+0x3b4>
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b3ce:	b29b      	uxth	r3, r3
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d042      	beq.n	800b45a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b3da:	b29b      	uxth	r3, r3
 800b3dc:	2b01      	cmp	r3, #1
 800b3de:	d923      	bls.n	800b428 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	68da      	ldr	r2, [r3, #12]
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3ea:	b292      	uxth	r2, r2
 800b3ec:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3f2:	1c9a      	adds	r2, r3, #2
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b3fe:	b29b      	uxth	r3, r3
 800b400:	3b02      	subs	r3, #2
 800b402:	b29a      	uxth	r2, r3
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b410:	b29b      	uxth	r3, r3
 800b412:	2b01      	cmp	r3, #1
 800b414:	d81f      	bhi.n	800b456 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	685a      	ldr	r2, [r3, #4]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800b424:	605a      	str	r2, [r3, #4]
 800b426:	e016      	b.n	800b456 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f103 020c 	add.w	r2, r3, #12
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b434:	7812      	ldrb	r2, [r2, #0]
 800b436:	b2d2      	uxtb	r2, r2
 800b438:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b43e:	1c5a      	adds	r2, r3, #1
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b44a:	b29b      	uxth	r3, r3
 800b44c:	3b01      	subs	r3, #1
 800b44e:	b29a      	uxth	r2, r3
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b456:	2301      	movs	r3, #1
 800b458:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b45a:	f7f9 fef9 	bl	8005250 <HAL_GetTick>
 800b45e:	4602      	mov	r2, r0
 800b460:	69fb      	ldr	r3, [r7, #28]
 800b462:	1ad3      	subs	r3, r2, r3
 800b464:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b466:	429a      	cmp	r2, r3
 800b468:	d803      	bhi.n	800b472 <HAL_SPI_TransmitReceive+0x3cc>
 800b46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b46c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b470:	d102      	bne.n	800b478 <HAL_SPI_TransmitReceive+0x3d2>
 800b472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b474:	2b00      	cmp	r3, #0
 800b476:	d107      	bne.n	800b488 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800b478:	2303      	movs	r3, #3
 800b47a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	2201      	movs	r2, #1
 800b482:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 800b486:	e026      	b.n	800b4d6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b48c:	b29b      	uxth	r3, r3
 800b48e:	2b00      	cmp	r3, #0
 800b490:	f47f af57 	bne.w	800b342 <HAL_SPI_TransmitReceive+0x29c>
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800b49a:	b29b      	uxth	r3, r3
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f47f af50 	bne.w	800b342 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b4a2:	69fa      	ldr	r2, [r7, #28]
 800b4a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b4a6:	68f8      	ldr	r0, [r7, #12]
 800b4a8:	f000 f996 	bl	800b7d8 <SPI_EndRxTxTransaction>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d005      	beq.n	800b4be <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800b4b2:	2301      	movs	r3, #1
 800b4b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	2220      	movs	r2, #32
 800b4bc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d003      	beq.n	800b4ce <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800b4cc:	e003      	b.n	800b4d6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2200      	movs	r2, #0
 800b4da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800b4de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3728      	adds	r7, #40	; 0x28
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	bd80      	pop	{r7, pc}
	...

0800b4ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b088      	sub	sp, #32
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	60f8      	str	r0, [r7, #12]
 800b4f4:	60b9      	str	r1, [r7, #8]
 800b4f6:	603b      	str	r3, [r7, #0]
 800b4f8:	4613      	mov	r3, r2
 800b4fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b4fc:	f7f9 fea8 	bl	8005250 <HAL_GetTick>
 800b500:	4602      	mov	r2, r0
 800b502:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b504:	1a9b      	subs	r3, r3, r2
 800b506:	683a      	ldr	r2, [r7, #0]
 800b508:	4413      	add	r3, r2
 800b50a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b50c:	f7f9 fea0 	bl	8005250 <HAL_GetTick>
 800b510:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b512:	4b39      	ldr	r3, [pc, #228]	; (800b5f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	015b      	lsls	r3, r3, #5
 800b518:	0d1b      	lsrs	r3, r3, #20
 800b51a:	69fa      	ldr	r2, [r7, #28]
 800b51c:	fb02 f303 	mul.w	r3, r2, r3
 800b520:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b522:	e054      	b.n	800b5ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b52a:	d050      	beq.n	800b5ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b52c:	f7f9 fe90 	bl	8005250 <HAL_GetTick>
 800b530:	4602      	mov	r2, r0
 800b532:	69bb      	ldr	r3, [r7, #24]
 800b534:	1ad3      	subs	r3, r2, r3
 800b536:	69fa      	ldr	r2, [r7, #28]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d902      	bls.n	800b542 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d13d      	bne.n	800b5be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	685a      	ldr	r2, [r3, #4]
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b550:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	685b      	ldr	r3, [r3, #4]
 800b556:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b55a:	d111      	bne.n	800b580 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b564:	d004      	beq.n	800b570 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	689b      	ldr	r3, [r3, #8]
 800b56a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b56e:	d107      	bne.n	800b580 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	681a      	ldr	r2, [r3, #0]
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	681b      	ldr	r3, [r3, #0]
 800b57a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b57e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b588:	d10f      	bne.n	800b5aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	681a      	ldr	r2, [r3, #0]
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b598:	601a      	str	r2, [r3, #0]
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	681a      	ldr	r2, [r3, #0]
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b5a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2201      	movs	r2, #1
 800b5ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b5ba:	2303      	movs	r3, #3
 800b5bc:	e017      	b.n	800b5ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b5be:	697b      	ldr	r3, [r7, #20]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d101      	bne.n	800b5c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b5c4:	2300      	movs	r3, #0
 800b5c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	3b01      	subs	r3, #1
 800b5cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	689a      	ldr	r2, [r3, #8]
 800b5d4:	68bb      	ldr	r3, [r7, #8]
 800b5d6:	4013      	ands	r3, r2
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	429a      	cmp	r2, r3
 800b5dc:	bf0c      	ite	eq
 800b5de:	2301      	moveq	r3, #1
 800b5e0:	2300      	movne	r3, #0
 800b5e2:	b2db      	uxtb	r3, r3
 800b5e4:	461a      	mov	r2, r3
 800b5e6:	79fb      	ldrb	r3, [r7, #7]
 800b5e8:	429a      	cmp	r2, r3
 800b5ea:	d19b      	bne.n	800b524 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b5ec:	2300      	movs	r3, #0
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	3720      	adds	r7, #32
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	20000020 	.word	0x20000020

0800b5fc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b5fc:	b580      	push	{r7, lr}
 800b5fe:	b08a      	sub	sp, #40	; 0x28
 800b600:	af00      	add	r7, sp, #0
 800b602:	60f8      	str	r0, [r7, #12]
 800b604:	60b9      	str	r1, [r7, #8]
 800b606:	607a      	str	r2, [r7, #4]
 800b608:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b60a:	2300      	movs	r3, #0
 800b60c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b60e:	f7f9 fe1f 	bl	8005250 <HAL_GetTick>
 800b612:	4602      	mov	r2, r0
 800b614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b616:	1a9b      	subs	r3, r3, r2
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	4413      	add	r3, r2
 800b61c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b61e:	f7f9 fe17 	bl	8005250 <HAL_GetTick>
 800b622:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	330c      	adds	r3, #12
 800b62a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b62c:	4b3d      	ldr	r3, [pc, #244]	; (800b724 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b62e:	681a      	ldr	r2, [r3, #0]
 800b630:	4613      	mov	r3, r2
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	4413      	add	r3, r2
 800b636:	00da      	lsls	r2, r3, #3
 800b638:	1ad3      	subs	r3, r2, r3
 800b63a:	0d1b      	lsrs	r3, r3, #20
 800b63c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b63e:	fb02 f303 	mul.w	r3, r2, r3
 800b642:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b644:	e060      	b.n	800b708 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b646:	68bb      	ldr	r3, [r7, #8]
 800b648:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b64c:	d107      	bne.n	800b65e <SPI_WaitFifoStateUntilTimeout+0x62>
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d104      	bne.n	800b65e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b654:	69fb      	ldr	r3, [r7, #28]
 800b656:	781b      	ldrb	r3, [r3, #0]
 800b658:	b2db      	uxtb	r3, r3
 800b65a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b65c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b65e:	683b      	ldr	r3, [r7, #0]
 800b660:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b664:	d050      	beq.n	800b708 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b666:	f7f9 fdf3 	bl	8005250 <HAL_GetTick>
 800b66a:	4602      	mov	r2, r0
 800b66c:	6a3b      	ldr	r3, [r7, #32]
 800b66e:	1ad3      	subs	r3, r2, r3
 800b670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b672:	429a      	cmp	r2, r3
 800b674:	d902      	bls.n	800b67c <SPI_WaitFifoStateUntilTimeout+0x80>
 800b676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d13d      	bne.n	800b6f8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	685a      	ldr	r2, [r3, #4]
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b68a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b694:	d111      	bne.n	800b6ba <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b69e:	d004      	beq.n	800b6aa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b6a8:	d107      	bne.n	800b6ba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	681a      	ldr	r2, [r3, #0]
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6b8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b6c2:	d10f      	bne.n	800b6e4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	681a      	ldr	r2, [r3, #0]
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b6d2:	601a      	str	r2, [r3, #0]
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	681a      	ldr	r2, [r3, #0]
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b6e2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	2201      	movs	r2, #1
 800b6e8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b6f4:	2303      	movs	r3, #3
 800b6f6:	e010      	b.n	800b71a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b6f8:	69bb      	ldr	r3, [r7, #24]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d101      	bne.n	800b702 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b6fe:	2300      	movs	r3, #0
 800b700:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b702:	69bb      	ldr	r3, [r7, #24]
 800b704:	3b01      	subs	r3, #1
 800b706:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	689a      	ldr	r2, [r3, #8]
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	4013      	ands	r3, r2
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	429a      	cmp	r2, r3
 800b716:	d196      	bne.n	800b646 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b718:	2300      	movs	r3, #0
}
 800b71a:	4618      	mov	r0, r3
 800b71c:	3728      	adds	r7, #40	; 0x28
 800b71e:	46bd      	mov	sp, r7
 800b720:	bd80      	pop	{r7, pc}
 800b722:	bf00      	nop
 800b724:	20000020 	.word	0x20000020

0800b728 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b086      	sub	sp, #24
 800b72c:	af02      	add	r7, sp, #8
 800b72e:	60f8      	str	r0, [r7, #12]
 800b730:	60b9      	str	r1, [r7, #8]
 800b732:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b734:	68fb      	ldr	r3, [r7, #12]
 800b736:	685b      	ldr	r3, [r3, #4]
 800b738:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b73c:	d111      	bne.n	800b762 <SPI_EndRxTransaction+0x3a>
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	689b      	ldr	r3, [r3, #8]
 800b742:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b746:	d004      	beq.n	800b752 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	689b      	ldr	r3, [r3, #8]
 800b74c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b750:	d107      	bne.n	800b762 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	681a      	ldr	r2, [r3, #0]
 800b758:	68fb      	ldr	r3, [r7, #12]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b760:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	9300      	str	r3, [sp, #0]
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	2200      	movs	r2, #0
 800b76a:	2180      	movs	r1, #128	; 0x80
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	f7ff febd 	bl	800b4ec <SPI_WaitFlagStateUntilTimeout>
 800b772:	4603      	mov	r3, r0
 800b774:	2b00      	cmp	r3, #0
 800b776:	d007      	beq.n	800b788 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b77c:	f043 0220 	orr.w	r2, r3, #32
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b784:	2303      	movs	r3, #3
 800b786:	e023      	b.n	800b7d0 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	685b      	ldr	r3, [r3, #4]
 800b78c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b790:	d11d      	bne.n	800b7ce <SPI_EndRxTransaction+0xa6>
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	689b      	ldr	r3, [r3, #8]
 800b796:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b79a:	d004      	beq.n	800b7a6 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	689b      	ldr	r3, [r3, #8]
 800b7a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b7a4:	d113      	bne.n	800b7ce <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	9300      	str	r3, [sp, #0]
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b7b2:	68f8      	ldr	r0, [r7, #12]
 800b7b4:	f7ff ff22 	bl	800b5fc <SPI_WaitFifoStateUntilTimeout>
 800b7b8:	4603      	mov	r3, r0
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d007      	beq.n	800b7ce <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b7c2:	f043 0220 	orr.w	r2, r3, #32
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800b7ca:	2303      	movs	r3, #3
 800b7cc:	e000      	b.n	800b7d0 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b7ce:	2300      	movs	r3, #0
}
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	3710      	adds	r7, #16
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}

0800b7d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b7d8:	b580      	push	{r7, lr}
 800b7da:	b086      	sub	sp, #24
 800b7dc:	af02      	add	r7, sp, #8
 800b7de:	60f8      	str	r0, [r7, #12]
 800b7e0:	60b9      	str	r1, [r7, #8]
 800b7e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	68bb      	ldr	r3, [r7, #8]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b7f0:	68f8      	ldr	r0, [r7, #12]
 800b7f2:	f7ff ff03 	bl	800b5fc <SPI_WaitFifoStateUntilTimeout>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d007      	beq.n	800b80c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b800:	f043 0220 	orr.w	r2, r3, #32
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b808:	2303      	movs	r3, #3
 800b80a:	e027      	b.n	800b85c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	9300      	str	r3, [sp, #0]
 800b810:	68bb      	ldr	r3, [r7, #8]
 800b812:	2200      	movs	r2, #0
 800b814:	2180      	movs	r1, #128	; 0x80
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f7ff fe68 	bl	800b4ec <SPI_WaitFlagStateUntilTimeout>
 800b81c:	4603      	mov	r3, r0
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d007      	beq.n	800b832 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b826:	f043 0220 	orr.w	r2, r3, #32
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b82e:	2303      	movs	r3, #3
 800b830:	e014      	b.n	800b85c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	68bb      	ldr	r3, [r7, #8]
 800b838:	2200      	movs	r2, #0
 800b83a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b83e:	68f8      	ldr	r0, [r7, #12]
 800b840:	f7ff fedc 	bl	800b5fc <SPI_WaitFifoStateUntilTimeout>
 800b844:	4603      	mov	r3, r0
 800b846:	2b00      	cmp	r3, #0
 800b848:	d007      	beq.n	800b85a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b84e:	f043 0220 	orr.w	r2, r3, #32
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b856:	2303      	movs	r3, #3
 800b858:	e000      	b.n	800b85c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b85a:	2300      	movs	r3, #0
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	3710      	adds	r7, #16
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}

0800b864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b082      	sub	sp, #8
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d101      	bne.n	800b876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b872:	2301      	movs	r3, #1
 800b874:	e049      	b.n	800b90a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b87c:	b2db      	uxtb	r3, r3
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d106      	bne.n	800b890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2200      	movs	r2, #0
 800b886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b88a:	6878      	ldr	r0, [r7, #4]
 800b88c:	f7f9 fa96 	bl	8004dbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2202      	movs	r2, #2
 800b894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681a      	ldr	r2, [r3, #0]
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	3304      	adds	r3, #4
 800b8a0:	4619      	mov	r1, r3
 800b8a2:	4610      	mov	r0, r2
 800b8a4:	f000 f94c 	bl	800bb40 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2201      	movs	r2, #1
 800b8ac:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	2201      	movs	r2, #1
 800b8b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	2201      	movs	r2, #1
 800b8cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	2201      	movs	r2, #1
 800b8e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	2201      	movs	r2, #1
 800b8ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2201      	movs	r2, #1
 800b8f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2201      	movs	r2, #1
 800b904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b908:	2300      	movs	r3, #0
}
 800b90a:	4618      	mov	r0, r3
 800b90c:	3708      	adds	r7, #8
 800b90e:	46bd      	mov	sp, r7
 800b910:	bd80      	pop	{r7, pc}
	...

0800b914 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800b914:	b480      	push	{r7}
 800b916:	b085      	sub	sp, #20
 800b918:	af00      	add	r7, sp, #0
 800b91a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b922:	b2db      	uxtb	r3, r3
 800b924:	2b01      	cmp	r3, #1
 800b926:	d001      	beq.n	800b92c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800b928:	2301      	movs	r3, #1
 800b92a:	e033      	b.n	800b994 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2202      	movs	r2, #2
 800b930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	4a19      	ldr	r2, [pc, #100]	; (800b9a0 <HAL_TIM_Base_Start+0x8c>)
 800b93a:	4293      	cmp	r3, r2
 800b93c:	d009      	beq.n	800b952 <HAL_TIM_Base_Start+0x3e>
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b946:	d004      	beq.n	800b952 <HAL_TIM_Base_Start+0x3e>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	4a15      	ldr	r2, [pc, #84]	; (800b9a4 <HAL_TIM_Base_Start+0x90>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d115      	bne.n	800b97e <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b952:	687b      	ldr	r3, [r7, #4]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	689a      	ldr	r2, [r3, #8]
 800b958:	4b13      	ldr	r3, [pc, #76]	; (800b9a8 <HAL_TIM_Base_Start+0x94>)
 800b95a:	4013      	ands	r3, r2
 800b95c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	2b06      	cmp	r3, #6
 800b962:	d015      	beq.n	800b990 <HAL_TIM_Base_Start+0x7c>
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b96a:	d011      	beq.n	800b990 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	681a      	ldr	r2, [r3, #0]
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	f042 0201 	orr.w	r2, r2, #1
 800b97a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b97c:	e008      	b.n	800b990 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	f042 0201 	orr.w	r2, r2, #1
 800b98c:	601a      	str	r2, [r3, #0]
 800b98e:	e000      	b.n	800b992 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b990:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b992:	2300      	movs	r3, #0
}
 800b994:	4618      	mov	r0, r3
 800b996:	3714      	adds	r7, #20
 800b998:	46bd      	mov	sp, r7
 800b99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b99e:	4770      	bx	lr
 800b9a0:	40012c00 	.word	0x40012c00
 800b9a4:	40014000 	.word	0x40014000
 800b9a8:	00010007 	.word	0x00010007

0800b9ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b084      	sub	sp, #16
 800b9b0:	af00      	add	r7, sp, #0
 800b9b2:	6078      	str	r0, [r7, #4]
 800b9b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9c0:	2b01      	cmp	r3, #1
 800b9c2:	d101      	bne.n	800b9c8 <HAL_TIM_ConfigClockSource+0x1c>
 800b9c4:	2302      	movs	r3, #2
 800b9c6:	e0b6      	b.n	800bb36 <HAL_TIM_ConfigClockSource+0x18a>
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2201      	movs	r2, #1
 800b9cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2202      	movs	r2, #2
 800b9d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	689b      	ldr	r3, [r3, #8]
 800b9de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b9e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b9ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b9ec:	68bb      	ldr	r3, [r7, #8]
 800b9ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b9f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	681b      	ldr	r3, [r3, #0]
 800b9f8:	68ba      	ldr	r2, [r7, #8]
 800b9fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba04:	d03e      	beq.n	800ba84 <HAL_TIM_ConfigClockSource+0xd8>
 800ba06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ba0a:	f200 8087 	bhi.w	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba0e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba12:	f000 8086 	beq.w	800bb22 <HAL_TIM_ConfigClockSource+0x176>
 800ba16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba1a:	d87f      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba1c:	2b70      	cmp	r3, #112	; 0x70
 800ba1e:	d01a      	beq.n	800ba56 <HAL_TIM_ConfigClockSource+0xaa>
 800ba20:	2b70      	cmp	r3, #112	; 0x70
 800ba22:	d87b      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba24:	2b60      	cmp	r3, #96	; 0x60
 800ba26:	d050      	beq.n	800baca <HAL_TIM_ConfigClockSource+0x11e>
 800ba28:	2b60      	cmp	r3, #96	; 0x60
 800ba2a:	d877      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba2c:	2b50      	cmp	r3, #80	; 0x50
 800ba2e:	d03c      	beq.n	800baaa <HAL_TIM_ConfigClockSource+0xfe>
 800ba30:	2b50      	cmp	r3, #80	; 0x50
 800ba32:	d873      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba34:	2b40      	cmp	r3, #64	; 0x40
 800ba36:	d058      	beq.n	800baea <HAL_TIM_ConfigClockSource+0x13e>
 800ba38:	2b40      	cmp	r3, #64	; 0x40
 800ba3a:	d86f      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba3c:	2b30      	cmp	r3, #48	; 0x30
 800ba3e:	d064      	beq.n	800bb0a <HAL_TIM_ConfigClockSource+0x15e>
 800ba40:	2b30      	cmp	r3, #48	; 0x30
 800ba42:	d86b      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba44:	2b20      	cmp	r3, #32
 800ba46:	d060      	beq.n	800bb0a <HAL_TIM_ConfigClockSource+0x15e>
 800ba48:	2b20      	cmp	r3, #32
 800ba4a:	d867      	bhi.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d05c      	beq.n	800bb0a <HAL_TIM_ConfigClockSource+0x15e>
 800ba50:	2b10      	cmp	r3, #16
 800ba52:	d05a      	beq.n	800bb0a <HAL_TIM_ConfigClockSource+0x15e>
 800ba54:	e062      	b.n	800bb1c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ba5a:	683b      	ldr	r3, [r7, #0]
 800ba5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ba62:	683b      	ldr	r3, [r7, #0]
 800ba64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ba66:	f000 f949 	bl	800bcfc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ba72:	68bb      	ldr	r3, [r7, #8]
 800ba74:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800ba78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	68ba      	ldr	r2, [r7, #8]
 800ba80:	609a      	str	r2, [r3, #8]
      break;
 800ba82:	e04f      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ba90:	683b      	ldr	r3, [r7, #0]
 800ba92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ba94:	f000 f932 	bl	800bcfc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	689a      	ldr	r2, [r3, #8]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800baa6:	609a      	str	r2, [r3, #8]
      break;
 800baa8:	e03c      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bab2:	683b      	ldr	r3, [r7, #0]
 800bab4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bab6:	461a      	mov	r2, r3
 800bab8:	f000 f8a6 	bl	800bc08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	2150      	movs	r1, #80	; 0x50
 800bac2:	4618      	mov	r0, r3
 800bac4:	f000 f8ff 	bl	800bcc6 <TIM_ITRx_SetConfig>
      break;
 800bac8:	e02c      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800bad2:	683b      	ldr	r3, [r7, #0]
 800bad4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bad6:	461a      	mov	r2, r3
 800bad8:	f000 f8c5 	bl	800bc66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	2160      	movs	r1, #96	; 0x60
 800bae2:	4618      	mov	r0, r3
 800bae4:	f000 f8ef 	bl	800bcc6 <TIM_ITRx_SetConfig>
      break;
 800bae8:	e01c      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800baee:	683b      	ldr	r3, [r7, #0]
 800baf0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800baf6:	461a      	mov	r2, r3
 800baf8:	f000 f886 	bl	800bc08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	2140      	movs	r1, #64	; 0x40
 800bb02:	4618      	mov	r0, r3
 800bb04:	f000 f8df 	bl	800bcc6 <TIM_ITRx_SetConfig>
      break;
 800bb08:	e00c      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681a      	ldr	r2, [r3, #0]
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	4619      	mov	r1, r3
 800bb14:	4610      	mov	r0, r2
 800bb16:	f000 f8d6 	bl	800bcc6 <TIM_ITRx_SetConfig>
      break;
 800bb1a:	e003      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800bb1c:	2301      	movs	r3, #1
 800bb1e:	73fb      	strb	r3, [r7, #15]
      break;
 800bb20:	e000      	b.n	800bb24 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800bb22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	2201      	movs	r2, #1
 800bb28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3710      	adds	r7, #16
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	bd80      	pop	{r7, pc}
	...

0800bb40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	681b      	ldr	r3, [r3, #0]
 800bb4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	4a2a      	ldr	r2, [pc, #168]	; (800bbfc <TIM_Base_SetConfig+0xbc>)
 800bb54:	4293      	cmp	r3, r2
 800bb56:	d003      	beq.n	800bb60 <TIM_Base_SetConfig+0x20>
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb5e:	d108      	bne.n	800bb72 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bb66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bb68:	683b      	ldr	r3, [r7, #0]
 800bb6a:	685b      	ldr	r3, [r3, #4]
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	4313      	orrs	r3, r2
 800bb70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	4a21      	ldr	r2, [pc, #132]	; (800bbfc <TIM_Base_SetConfig+0xbc>)
 800bb76:	4293      	cmp	r3, r2
 800bb78:	d00b      	beq.n	800bb92 <TIM_Base_SetConfig+0x52>
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bb80:	d007      	beq.n	800bb92 <TIM_Base_SetConfig+0x52>
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	4a1e      	ldr	r2, [pc, #120]	; (800bc00 <TIM_Base_SetConfig+0xc0>)
 800bb86:	4293      	cmp	r3, r2
 800bb88:	d003      	beq.n	800bb92 <TIM_Base_SetConfig+0x52>
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	4a1d      	ldr	r2, [pc, #116]	; (800bc04 <TIM_Base_SetConfig+0xc4>)
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d108      	bne.n	800bba4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bb98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	68db      	ldr	r3, [r3, #12]
 800bb9e:	68fa      	ldr	r2, [r7, #12]
 800bba0:	4313      	orrs	r3, r2
 800bba2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	695b      	ldr	r3, [r3, #20]
 800bbae:	4313      	orrs	r3, r2
 800bbb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	68fa      	ldr	r2, [r7, #12]
 800bbb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bbb8:	683b      	ldr	r3, [r7, #0]
 800bbba:	689a      	ldr	r2, [r3, #8]
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bbc0:	683b      	ldr	r3, [r7, #0]
 800bbc2:	681a      	ldr	r2, [r3, #0]
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	4a0c      	ldr	r2, [pc, #48]	; (800bbfc <TIM_Base_SetConfig+0xbc>)
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d007      	beq.n	800bbe0 <TIM_Base_SetConfig+0xa0>
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	4a0b      	ldr	r2, [pc, #44]	; (800bc00 <TIM_Base_SetConfig+0xc0>)
 800bbd4:	4293      	cmp	r3, r2
 800bbd6:	d003      	beq.n	800bbe0 <TIM_Base_SetConfig+0xa0>
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	4a0a      	ldr	r2, [pc, #40]	; (800bc04 <TIM_Base_SetConfig+0xc4>)
 800bbdc:	4293      	cmp	r3, r2
 800bbde:	d103      	bne.n	800bbe8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bbe0:	683b      	ldr	r3, [r7, #0]
 800bbe2:	691a      	ldr	r2, [r3, #16]
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	2201      	movs	r2, #1
 800bbec:	615a      	str	r2, [r3, #20]
}
 800bbee:	bf00      	nop
 800bbf0:	3714      	adds	r7, #20
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr
 800bbfa:	bf00      	nop
 800bbfc:	40012c00 	.word	0x40012c00
 800bc00:	40014000 	.word	0x40014000
 800bc04:	40014400 	.word	0x40014400

0800bc08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc08:	b480      	push	{r7}
 800bc0a:	b087      	sub	sp, #28
 800bc0c:	af00      	add	r7, sp, #0
 800bc0e:	60f8      	str	r0, [r7, #12]
 800bc10:	60b9      	str	r1, [r7, #8]
 800bc12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	6a1b      	ldr	r3, [r3, #32]
 800bc18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	6a1b      	ldr	r3, [r3, #32]
 800bc1e:	f023 0201 	bic.w	r2, r3, #1
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	699b      	ldr	r3, [r3, #24]
 800bc2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bc32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	011b      	lsls	r3, r3, #4
 800bc38:	693a      	ldr	r2, [r7, #16]
 800bc3a:	4313      	orrs	r3, r2
 800bc3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bc3e:	697b      	ldr	r3, [r7, #20]
 800bc40:	f023 030a 	bic.w	r3, r3, #10
 800bc44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800bc46:	697a      	ldr	r2, [r7, #20]
 800bc48:	68bb      	ldr	r3, [r7, #8]
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bc4e:	68fb      	ldr	r3, [r7, #12]
 800bc50:	693a      	ldr	r2, [r7, #16]
 800bc52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	697a      	ldr	r2, [r7, #20]
 800bc58:	621a      	str	r2, [r3, #32]
}
 800bc5a:	bf00      	nop
 800bc5c:	371c      	adds	r7, #28
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc64:	4770      	bx	lr

0800bc66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bc66:	b480      	push	{r7}
 800bc68:	b087      	sub	sp, #28
 800bc6a:	af00      	add	r7, sp, #0
 800bc6c:	60f8      	str	r0, [r7, #12]
 800bc6e:	60b9      	str	r1, [r7, #8]
 800bc70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	6a1b      	ldr	r3, [r3, #32]
 800bc76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6a1b      	ldr	r3, [r3, #32]
 800bc7c:	f023 0210 	bic.w	r2, r3, #16
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	699b      	ldr	r3, [r3, #24]
 800bc88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bc90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	031b      	lsls	r3, r3, #12
 800bc96:	693a      	ldr	r2, [r7, #16]
 800bc98:	4313      	orrs	r3, r2
 800bc9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bc9c:	697b      	ldr	r3, [r7, #20]
 800bc9e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bca2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	011b      	lsls	r3, r3, #4
 800bca8:	697a      	ldr	r2, [r7, #20]
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	693a      	ldr	r2, [r7, #16]
 800bcb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	697a      	ldr	r2, [r7, #20]
 800bcb8:	621a      	str	r2, [r3, #32]
}
 800bcba:	bf00      	nop
 800bcbc:	371c      	adds	r7, #28
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bcc6:	b480      	push	{r7}
 800bcc8:	b085      	sub	sp, #20
 800bcca:	af00      	add	r7, sp, #0
 800bccc:	6078      	str	r0, [r7, #4]
 800bcce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	689b      	ldr	r3, [r3, #8]
 800bcd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcdc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bcde:	683a      	ldr	r2, [r7, #0]
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	4313      	orrs	r3, r2
 800bce4:	f043 0307 	orr.w	r3, r3, #7
 800bce8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	609a      	str	r2, [r3, #8]
}
 800bcf0:	bf00      	nop
 800bcf2:	3714      	adds	r7, #20
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcfa:	4770      	bx	lr

0800bcfc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bcfc:	b480      	push	{r7}
 800bcfe:	b087      	sub	sp, #28
 800bd00:	af00      	add	r7, sp, #0
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	607a      	str	r2, [r7, #4]
 800bd08:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bd0a:	68fb      	ldr	r3, [r7, #12]
 800bd0c:	689b      	ldr	r3, [r3, #8]
 800bd0e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bd10:	697b      	ldr	r3, [r7, #20]
 800bd12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bd16:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	021a      	lsls	r2, r3, #8
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	431a      	orrs	r2, r3
 800bd20:	68bb      	ldr	r3, [r7, #8]
 800bd22:	4313      	orrs	r3, r2
 800bd24:	697a      	ldr	r2, [r7, #20]
 800bd26:	4313      	orrs	r3, r2
 800bd28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	697a      	ldr	r2, [r7, #20]
 800bd2e:	609a      	str	r2, [r3, #8]
}
 800bd30:	bf00      	nop
 800bd32:	371c      	adds	r7, #28
 800bd34:	46bd      	mov	sp, r7
 800bd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd3a:	4770      	bx	lr

0800bd3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bd3c:	b480      	push	{r7}
 800bd3e:	b085      	sub	sp, #20
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bd4c:	2b01      	cmp	r3, #1
 800bd4e:	d101      	bne.n	800bd54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bd50:	2302      	movs	r3, #2
 800bd52:	e04f      	b.n	800bdf4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	2201      	movs	r2, #1
 800bd58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	2202      	movs	r2, #2
 800bd60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	681b      	ldr	r3, [r3, #0]
 800bd70:	689b      	ldr	r3, [r3, #8]
 800bd72:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	4a21      	ldr	r2, [pc, #132]	; (800be00 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d108      	bne.n	800bd90 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800bd84:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd96:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	681b      	ldr	r3, [r3, #0]
 800bd9c:	68fa      	ldr	r2, [r7, #12]
 800bd9e:	4313      	orrs	r3, r2
 800bda0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	681b      	ldr	r3, [r3, #0]
 800bda6:	68fa      	ldr	r2, [r7, #12]
 800bda8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	4a14      	ldr	r2, [pc, #80]	; (800be00 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800bdb0:	4293      	cmp	r3, r2
 800bdb2:	d009      	beq.n	800bdc8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdbc:	d004      	beq.n	800bdc8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	4a10      	ldr	r2, [pc, #64]	; (800be04 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800bdc4:	4293      	cmp	r3, r2
 800bdc6:	d10c      	bne.n	800bde2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bdc8:	68bb      	ldr	r3, [r7, #8]
 800bdca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bdce:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	689b      	ldr	r3, [r3, #8]
 800bdd4:	68ba      	ldr	r2, [r7, #8]
 800bdd6:	4313      	orrs	r3, r2
 800bdd8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68ba      	ldr	r2, [r7, #8]
 800bde0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2201      	movs	r2, #1
 800bde6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3714      	adds	r7, #20
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfe:	4770      	bx	lr
 800be00:	40012c00 	.word	0x40012c00
 800be04:	40014000 	.word	0x40014000

0800be08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b082      	sub	sp, #8
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2b00      	cmp	r3, #0
 800be14:	d101      	bne.n	800be1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800be16:	2301      	movs	r3, #1
 800be18:	e040      	b.n	800be9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d106      	bne.n	800be30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2200      	movs	r2, #0
 800be26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800be2a:	6878      	ldr	r0, [r7, #4]
 800be2c:	f7f9 f840 	bl	8004eb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2224      	movs	r2, #36	; 0x24
 800be34:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	681a      	ldr	r2, [r3, #0]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	f022 0201 	bic.w	r2, r2, #1
 800be44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d002      	beq.n	800be54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800be4e:	6878      	ldr	r0, [r7, #4]
 800be50:	f000 feb0 	bl	800cbb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f000 fc81 	bl	800c75c <UART_SetConfig>
 800be5a:	4603      	mov	r3, r0
 800be5c:	2b01      	cmp	r3, #1
 800be5e:	d101      	bne.n	800be64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800be60:	2301      	movs	r3, #1
 800be62:	e01b      	b.n	800be9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	685a      	ldr	r2, [r3, #4]
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800be72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	689a      	ldr	r2, [r3, #8]
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800be82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	681b      	ldr	r3, [r3, #0]
 800be88:	681a      	ldr	r2, [r3, #0]
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f042 0201 	orr.w	r2, r2, #1
 800be92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 ff2f 	bl	800ccf8 <UART_CheckIdleState>
 800be9a:	4603      	mov	r3, r0
}
 800be9c:	4618      	mov	r0, r3
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b08a      	sub	sp, #40	; 0x28
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	60f8      	str	r0, [r7, #12]
 800beac:	60b9      	str	r1, [r7, #8]
 800beae:	4613      	mov	r3, r2
 800beb0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800beb8:	2b20      	cmp	r3, #32
 800beba:	d137      	bne.n	800bf2c <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d002      	beq.n	800bec8 <HAL_UART_Receive_DMA+0x24>
 800bec2:	88fb      	ldrh	r3, [r7, #6]
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d101      	bne.n	800becc <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800bec8:	2301      	movs	r3, #1
 800beca:	e030      	b.n	800bf2e <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	2200      	movs	r2, #0
 800bed0:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	4a18      	ldr	r2, [pc, #96]	; (800bf38 <HAL_UART_Receive_DMA+0x94>)
 800bed8:	4293      	cmp	r3, r2
 800beda:	d01f      	beq.n	800bf1c <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	685b      	ldr	r3, [r3, #4]
 800bee2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d018      	beq.n	800bf1c <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800beea:	68fb      	ldr	r3, [r7, #12]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bef0:	697b      	ldr	r3, [r7, #20]
 800bef2:	e853 3f00 	ldrex	r3, [r3]
 800bef6:	613b      	str	r3, [r7, #16]
   return(result);
 800bef8:	693b      	ldr	r3, [r7, #16]
 800befa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800befe:	627b      	str	r3, [r7, #36]	; 0x24
 800bf00:	68fb      	ldr	r3, [r7, #12]
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	461a      	mov	r2, r3
 800bf06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bf08:	623b      	str	r3, [r7, #32]
 800bf0a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf0c:	69f9      	ldr	r1, [r7, #28]
 800bf0e:	6a3a      	ldr	r2, [r7, #32]
 800bf10:	e841 2300 	strex	r3, r2, [r1]
 800bf14:	61bb      	str	r3, [r7, #24]
   return(result);
 800bf16:	69bb      	ldr	r3, [r7, #24]
 800bf18:	2b00      	cmp	r3, #0
 800bf1a:	d1e6      	bne.n	800beea <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800bf1c:	88fb      	ldrh	r3, [r7, #6]
 800bf1e:	461a      	mov	r2, r3
 800bf20:	68b9      	ldr	r1, [r7, #8]
 800bf22:	68f8      	ldr	r0, [r7, #12]
 800bf24:	f000 fff8 	bl	800cf18 <UART_Start_Receive_DMA>
 800bf28:	4603      	mov	r3, r0
 800bf2a:	e000      	b.n	800bf2e <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bf2c:	2302      	movs	r3, #2
  }
}
 800bf2e:	4618      	mov	r0, r3
 800bf30:	3728      	adds	r7, #40	; 0x28
 800bf32:	46bd      	mov	sp, r7
 800bf34:	bd80      	pop	{r7, pc}
 800bf36:	bf00      	nop
 800bf38:	40008000 	.word	0x40008000

0800bf3c <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b0a0      	sub	sp, #128	; 0x80
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
#else
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800bf4c:	e853 3f00 	ldrex	r3, [r3]
 800bf50:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800bf52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800bf54:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 800bf58:	67fb      	str	r3, [r7, #124]	; 0x7c
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	681b      	ldr	r3, [r3, #0]
 800bf5e:	461a      	mov	r2, r3
 800bf60:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bf62:	66bb      	str	r3, [r7, #104]	; 0x68
 800bf64:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf66:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800bf68:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800bf6a:	e841 2300 	strex	r3, r2, [r1]
 800bf6e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800bf70:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d1e6      	bne.n	800bf44 <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	3308      	adds	r3, #8
 800bf7c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bf80:	e853 3f00 	ldrex	r3, [r3]
 800bf84:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800bf86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bf88:	f023 0301 	bic.w	r3, r3, #1
 800bf8c:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	3308      	adds	r3, #8
 800bf94:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800bf96:	657a      	str	r2, [r7, #84]	; 0x54
 800bf98:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf9a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bf9c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800bf9e:	e841 2300 	strex	r3, r2, [r1]
 800bfa2:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800bfa4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d1e5      	bne.n	800bf76 <HAL_UART_Abort+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bfae:	2b01      	cmp	r3, #1
 800bfb0:	d118      	bne.n	800bfe4 <HAL_UART_Abort+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bfb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfba:	e853 3f00 	ldrex	r3, [r3]
 800bfbe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800bfc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfc2:	f023 0310 	bic.w	r3, r3, #16
 800bfc6:	677b      	str	r3, [r7, #116]	; 0x74
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	461a      	mov	r2, r3
 800bfce:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bfd0:	643b      	str	r3, [r7, #64]	; 0x40
 800bfd2:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfd4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800bfd6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800bfd8:	e841 2300 	strex	r3, r2, [r1]
 800bfdc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800bfde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1e6      	bne.n	800bfb2 <HAL_UART_Abort+0x76>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	689b      	ldr	r3, [r3, #8]
 800bfea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfee:	2b80      	cmp	r3, #128	; 0x80
 800bff0:	d137      	bne.n	800c062 <HAL_UART_Abort+0x126>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	3308      	adds	r3, #8
 800bff8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bffa:	6a3b      	ldr	r3, [r7, #32]
 800bffc:	e853 3f00 	ldrex	r3, [r3]
 800c000:	61fb      	str	r3, [r7, #28]
   return(result);
 800c002:	69fb      	ldr	r3, [r7, #28]
 800c004:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c008:	673b      	str	r3, [r7, #112]	; 0x70
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	3308      	adds	r3, #8
 800c010:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800c012:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c014:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c016:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c018:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c01a:	e841 2300 	strex	r3, r2, [r1]
 800c01e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c022:	2b00      	cmp	r3, #0
 800c024:	d1e5      	bne.n	800bff2 <HAL_UART_Abort+0xb6>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d019      	beq.n	800c062 <HAL_UART_Abort+0x126>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c032:	2200      	movs	r2, #0
 800c034:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c03a:	4618      	mov	r0, r3
 800c03c:	f7fa fe02 	bl	8006c44 <HAL_DMA_Abort>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00d      	beq.n	800c062 <HAL_UART_Abort+0x126>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c04a:	4618      	mov	r0, r3
 800c04c:	f7fa ff28 	bl	8006ea0 <HAL_DMA_GetError>
 800c050:	4603      	mov	r3, r0
 800c052:	2b20      	cmp	r3, #32
 800c054:	d105      	bne.n	800c062 <HAL_UART_Abort+0x126>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	2210      	movs	r2, #16
 800c05a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800c05e:	2303      	movs	r3, #3
 800c060:	e063      	b.n	800c12a <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	689b      	ldr	r3, [r3, #8]
 800c068:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c06c:	2b40      	cmp	r3, #64	; 0x40
 800c06e:	d137      	bne.n	800c0e0 <HAL_UART_Abort+0x1a4>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	3308      	adds	r3, #8
 800c076:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	e853 3f00 	ldrex	r3, [r3]
 800c07e:	60bb      	str	r3, [r7, #8]
   return(result);
 800c080:	68bb      	ldr	r3, [r7, #8]
 800c082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c086:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	681b      	ldr	r3, [r3, #0]
 800c08c:	3308      	adds	r3, #8
 800c08e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c090:	61ba      	str	r2, [r7, #24]
 800c092:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c094:	6979      	ldr	r1, [r7, #20]
 800c096:	69ba      	ldr	r2, [r7, #24]
 800c098:	e841 2300 	strex	r3, r2, [r1]
 800c09c:	613b      	str	r3, [r7, #16]
   return(result);
 800c09e:	693b      	ldr	r3, [r7, #16]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d1e5      	bne.n	800c070 <HAL_UART_Abort+0x134>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d019      	beq.n	800c0e0 <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0b0:	2200      	movs	r2, #0
 800c0b2:	639a      	str	r2, [r3, #56]	; 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0b8:	4618      	mov	r0, r3
 800c0ba:	f7fa fdc3 	bl	8006c44 <HAL_DMA_Abort>
 800c0be:	4603      	mov	r3, r0
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d00d      	beq.n	800c0e0 <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	f7fa fee9 	bl	8006ea0 <HAL_DMA_GetError>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	2b20      	cmp	r3, #32
 800c0d2:	d105      	bne.n	800c0e0 <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	2210      	movs	r2, #16
 800c0d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800c0dc:	2303      	movs	r3, #3
 800c0de:	e024      	b.n	800c12a <HAL_UART_Abort+0x1ee>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  huart->RxXferCount = 0U;
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2200      	movs	r2, #0
 800c0ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	220f      	movs	r2, #15
 800c0f6:	621a      	str	r2, [r3, #32]
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
  }
#endif /* USART_CR1_FIFOEN */

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	8b1b      	ldrh	r3, [r3, #24]
 800c0fe:	b29a      	uxth	r2, r3
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f042 0208 	orr.w	r2, r2, #8
 800c108:	b292      	uxth	r2, r2
 800c10a:	831a      	strh	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2220      	movs	r2, #32
 800c110:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	2220      	movs	r2, #32
 800c116:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	2200      	movs	r2, #0
 800c11e:	661a      	str	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	2200      	movs	r2, #0
 800c124:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800c128:	2300      	movs	r3, #0
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3780      	adds	r7, #128	; 0x80
 800c12e:	46bd      	mov	sp, r7
 800c130:	bd80      	pop	{r7, pc}
	...

0800c134 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c134:	b580      	push	{r7, lr}
 800c136:	b0ba      	sub	sp, #232	; 0xe8
 800c138:	af00      	add	r7, sp, #0
 800c13a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	69db      	ldr	r3, [r3, #28]
 800c142:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	681b      	ldr	r3, [r3, #0]
 800c154:	689b      	ldr	r3, [r3, #8]
 800c156:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c15a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800c15e:	f640 030f 	movw	r3, #2063	; 0x80f
 800c162:	4013      	ands	r3, r2
 800c164:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800c168:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d115      	bne.n	800c19c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c170:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c174:	f003 0320 	and.w	r3, r3, #32
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d00f      	beq.n	800c19c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c17c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c180:	f003 0320 	and.w	r3, r3, #32
 800c184:	2b00      	cmp	r3, #0
 800c186:	d009      	beq.n	800c19c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	f000 82ae 	beq.w	800c6ee <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c196:	6878      	ldr	r0, [r7, #4]
 800c198:	4798      	blx	r3
      }
      return;
 800c19a:	e2a8      	b.n	800c6ee <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c19c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	f000 8117 	beq.w	800c3d4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c1a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d106      	bne.n	800c1c0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c1b2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800c1b6:	4b85      	ldr	r3, [pc, #532]	; (800c3cc <HAL_UART_IRQHandler+0x298>)
 800c1b8:	4013      	ands	r3, r2
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	f000 810a 	beq.w	800c3d4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c1c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1c4:	f003 0301 	and.w	r3, r3, #1
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d011      	beq.n	800c1f0 <HAL_UART_IRQHandler+0xbc>
 800c1cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d00b      	beq.n	800c1f0 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2201      	movs	r2, #1
 800c1de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1e6:	f043 0201 	orr.w	r2, r3, #1
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c1f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1f4:	f003 0302 	and.w	r3, r3, #2
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d011      	beq.n	800c220 <HAL_UART_IRQHandler+0xec>
 800c1fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	2b00      	cmp	r3, #0
 800c206:	d00b      	beq.n	800c220 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	2202      	movs	r2, #2
 800c20e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c216:	f043 0204 	orr.w	r2, r3, #4
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c224:	f003 0304 	and.w	r3, r3, #4
 800c228:	2b00      	cmp	r3, #0
 800c22a:	d011      	beq.n	800c250 <HAL_UART_IRQHandler+0x11c>
 800c22c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c230:	f003 0301 	and.w	r3, r3, #1
 800c234:	2b00      	cmp	r3, #0
 800c236:	d00b      	beq.n	800c250 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c238:	687b      	ldr	r3, [r7, #4]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	2204      	movs	r2, #4
 800c23e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c246:	f043 0202 	orr.w	r2, r3, #2
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c254:	f003 0308 	and.w	r3, r3, #8
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d017      	beq.n	800c28c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c25c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c260:	f003 0320 	and.w	r3, r3, #32
 800c264:	2b00      	cmp	r3, #0
 800c266:	d105      	bne.n	800c274 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c268:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c26c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c270:	2b00      	cmp	r3, #0
 800c272:	d00b      	beq.n	800c28c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	2208      	movs	r2, #8
 800c27a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c282:	f043 0208 	orr.w	r2, r3, #8
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c28c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c290:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c294:	2b00      	cmp	r3, #0
 800c296:	d012      	beq.n	800c2be <HAL_UART_IRQHandler+0x18a>
 800c298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c29c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d00c      	beq.n	800c2be <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c2ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2b4:	f043 0220 	orr.w	r2, r3, #32
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	f000 8214 	beq.w	800c6f2 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c2ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c2ce:	f003 0320 	and.w	r3, r3, #32
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d00d      	beq.n	800c2f2 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c2d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c2da:	f003 0320 	and.w	r3, r3, #32
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d007      	beq.n	800c2f2 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d003      	beq.n	800c2f2 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c2f8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c306:	2b40      	cmp	r3, #64	; 0x40
 800c308:	d005      	beq.n	800c316 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c30a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c30e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c312:	2b00      	cmp	r3, #0
 800c314:	d04f      	beq.n	800c3b6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fec4 	bl	800d0a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	689b      	ldr	r3, [r3, #8]
 800c322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c326:	2b40      	cmp	r3, #64	; 0x40
 800c328:	d141      	bne.n	800c3ae <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	3308      	adds	r3, #8
 800c330:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c334:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c338:	e853 3f00 	ldrex	r3, [r3]
 800c33c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c340:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c344:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c348:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	3308      	adds	r3, #8
 800c352:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c356:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c35a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c35e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c362:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c366:	e841 2300 	strex	r3, r2, [r1]
 800c36a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c36e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c372:	2b00      	cmp	r3, #0
 800c374:	d1d9      	bne.n	800c32a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d013      	beq.n	800c3a6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c382:	4a13      	ldr	r2, [pc, #76]	; (800c3d0 <HAL_UART_IRQHandler+0x29c>)
 800c384:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c38a:	4618      	mov	r0, r3
 800c38c:	f7fa fc98 	bl	8006cc0 <HAL_DMA_Abort_IT>
 800c390:	4603      	mov	r3, r0
 800c392:	2b00      	cmp	r3, #0
 800c394:	d017      	beq.n	800c3c6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c396:	687b      	ldr	r3, [r7, #4]
 800c398:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c39a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c39c:	687a      	ldr	r2, [r7, #4]
 800c39e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3a4:	e00f      	b.n	800c3c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c3a6:	6878      	ldr	r0, [r7, #4]
 800c3a8:	f000 f9c2 	bl	800c730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3ac:	e00b      	b.n	800c3c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f000 f9be 	bl	800c730 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3b4:	e007      	b.n	800c3c6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	f000 f9ba 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800c3c4:	e195      	b.n	800c6f2 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c3c6:	bf00      	nop
    return;
 800c3c8:	e193      	b.n	800c6f2 <HAL_UART_IRQHandler+0x5be>
 800c3ca:	bf00      	nop
 800c3cc:	04000120 	.word	0x04000120
 800c3d0:	0800d355 	.word	0x0800d355

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c3d8:	2b01      	cmp	r3, #1
 800c3da:	f040 814e 	bne.w	800c67a <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c3de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3e2:	f003 0310 	and.w	r3, r3, #16
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	f000 8147 	beq.w	800c67a <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c3ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3f0:	f003 0310 	and.w	r3, r3, #16
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	f000 8140 	beq.w	800c67a <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	2210      	movs	r2, #16
 800c400:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	689b      	ldr	r3, [r3, #8]
 800c408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c40c:	2b40      	cmp	r3, #64	; 0x40
 800c40e:	f040 80b8 	bne.w	800c582 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	685b      	ldr	r3, [r3, #4]
 800c41a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c41e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c422:	2b00      	cmp	r3, #0
 800c424:	f000 8167 	beq.w	800c6f6 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c42e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c432:	429a      	cmp	r2, r3
 800c434:	f080 815f 	bcs.w	800c6f6 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c43e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	681b      	ldr	r3, [r3, #0]
 800c44a:	f003 0320 	and.w	r3, r3, #32
 800c44e:	2b00      	cmp	r3, #0
 800c450:	f040 8086 	bne.w	800c560 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	681b      	ldr	r3, [r3, #0]
 800c458:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c45c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c460:	e853 3f00 	ldrex	r3, [r3]
 800c464:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c468:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c46c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c470:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	461a      	mov	r2, r3
 800c47a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c47e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c482:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c486:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c48a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c48e:	e841 2300 	strex	r3, r2, [r1]
 800c492:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c496:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d1da      	bne.n	800c454 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	681b      	ldr	r3, [r3, #0]
 800c4a2:	3308      	adds	r3, #8
 800c4a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c4a8:	e853 3f00 	ldrex	r3, [r3]
 800c4ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c4ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c4b0:	f023 0301 	bic.w	r3, r3, #1
 800c4b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	681b      	ldr	r3, [r3, #0]
 800c4bc:	3308      	adds	r3, #8
 800c4be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c4c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c4c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c4ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c4ce:	e841 2300 	strex	r3, r2, [r1]
 800c4d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c4d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d1e1      	bne.n	800c49e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	3308      	adds	r3, #8
 800c4e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c4e4:	e853 3f00 	ldrex	r3, [r3]
 800c4e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c4ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c4ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	3308      	adds	r3, #8
 800c4fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c4fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c500:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c502:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c504:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c506:	e841 2300 	strex	r3, r2, [r1]
 800c50a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c50c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d1e3      	bne.n	800c4da <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	2220      	movs	r2, #32
 800c516:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2200      	movs	r2, #0
 800c51e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c526:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c528:	e853 3f00 	ldrex	r3, [r3]
 800c52c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c52e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c530:	f023 0310 	bic.w	r3, r3, #16
 800c534:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	461a      	mov	r2, r3
 800c53e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c542:	65bb      	str	r3, [r7, #88]	; 0x58
 800c544:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c546:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c548:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c54a:	e841 2300 	strex	r3, r2, [r1]
 800c54e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c552:	2b00      	cmp	r3, #0
 800c554:	d1e4      	bne.n	800c520 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c556:	687b      	ldr	r3, [r7, #4]
 800c558:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c55a:	4618      	mov	r0, r3
 800c55c:	f7fa fb72 	bl	8006c44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2202      	movs	r2, #2
 800c564:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c572:	b29b      	uxth	r3, r3
 800c574:	1ad3      	subs	r3, r2, r3
 800c576:	b29b      	uxth	r3, r3
 800c578:	4619      	mov	r1, r3
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 f8e2 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c580:	e0b9      	b.n	800c6f6 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c58e:	b29b      	uxth	r3, r3
 800c590:	1ad3      	subs	r3, r2, r3
 800c592:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c59c:	b29b      	uxth	r3, r3
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	f000 80ab 	beq.w	800c6fa <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 800c5a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	f000 80a6 	beq.w	800c6fa <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c5b6:	e853 3f00 	ldrex	r3, [r3]
 800c5ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c5bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c5c2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c5d0:	647b      	str	r3, [r7, #68]	; 0x44
 800c5d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c5d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c5d8:	e841 2300 	strex	r3, r2, [r1]
 800c5dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c5de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d1e4      	bne.n	800c5ae <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	681b      	ldr	r3, [r3, #0]
 800c5e8:	3308      	adds	r3, #8
 800c5ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5ee:	e853 3f00 	ldrex	r3, [r3]
 800c5f2:	623b      	str	r3, [r7, #32]
   return(result);
 800c5f4:	6a3b      	ldr	r3, [r7, #32]
 800c5f6:	f023 0301 	bic.w	r3, r3, #1
 800c5fa:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	3308      	adds	r3, #8
 800c604:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c608:	633a      	str	r2, [r7, #48]	; 0x30
 800c60a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c60c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c60e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c610:	e841 2300 	strex	r3, r2, [r1]
 800c614:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d1e3      	bne.n	800c5e4 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2220      	movs	r2, #32
 800c620:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2200      	movs	r2, #0
 800c628:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2200      	movs	r2, #0
 800c62e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c636:	693b      	ldr	r3, [r7, #16]
 800c638:	e853 3f00 	ldrex	r3, [r3]
 800c63c:	60fb      	str	r3, [r7, #12]
   return(result);
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	f023 0310 	bic.w	r3, r3, #16
 800c644:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	461a      	mov	r2, r3
 800c64e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c652:	61fb      	str	r3, [r7, #28]
 800c654:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c656:	69b9      	ldr	r1, [r7, #24]
 800c658:	69fa      	ldr	r2, [r7, #28]
 800c65a:	e841 2300 	strex	r3, r2, [r1]
 800c65e:	617b      	str	r3, [r7, #20]
   return(result);
 800c660:	697b      	ldr	r3, [r7, #20]
 800c662:	2b00      	cmp	r3, #0
 800c664:	d1e4      	bne.n	800c630 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2202      	movs	r2, #2
 800c66a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c66c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c670:	4619      	mov	r1, r3
 800c672:	6878      	ldr	r0, [r7, #4]
 800c674:	f000 f866 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c678:	e03f      	b.n	800c6fa <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c67a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c67e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c682:	2b00      	cmp	r3, #0
 800c684:	d00e      	beq.n	800c6a4 <HAL_UART_IRQHandler+0x570>
 800c686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c68a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d008      	beq.n	800c6a4 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c69a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f000 fe99 	bl	800d3d4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c6a2:	e02d      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c6a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c6a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d00e      	beq.n	800c6ce <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c6b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c6b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d008      	beq.n	800c6ce <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d01c      	beq.n	800c6fe <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c6c8:	6878      	ldr	r0, [r7, #4]
 800c6ca:	4798      	blx	r3
    }
    return;
 800c6cc:	e017      	b.n	800c6fe <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c6ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c6d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d012      	beq.n	800c700 <HAL_UART_IRQHandler+0x5cc>
 800c6da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c6de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d00c      	beq.n	800c700 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	f000 fe4a 	bl	800d380 <UART_EndTransmit_IT>
    return;
 800c6ec:	e008      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c6ee:	bf00      	nop
 800c6f0:	e006      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
    return;
 800c6f2:	bf00      	nop
 800c6f4:	e004      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c6f6:	bf00      	nop
 800c6f8:	e002      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
      return;
 800c6fa:	bf00      	nop
 800c6fc:	e000      	b.n	800c700 <HAL_UART_IRQHandler+0x5cc>
    return;
 800c6fe:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c700:	37e8      	adds	r7, #232	; 0xe8
 800c702:	46bd      	mov	sp, r7
 800c704:	bd80      	pop	{r7, pc}
 800c706:	bf00      	nop

0800c708 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c708:	b480      	push	{r7}
 800c70a:	b083      	sub	sp, #12
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c710:	bf00      	nop
 800c712:	370c      	adds	r7, #12
 800c714:	46bd      	mov	sp, r7
 800c716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c71a:	4770      	bx	lr

0800c71c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800c724:	bf00      	nop
 800c726:	370c      	adds	r7, #12
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c730:	b480      	push	{r7}
 800c732:	b083      	sub	sp, #12
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c738:	bf00      	nop
 800c73a:	370c      	adds	r7, #12
 800c73c:	46bd      	mov	sp, r7
 800c73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c742:	4770      	bx	lr

0800c744 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
 800c74a:	6078      	str	r0, [r7, #4]
 800c74c:	460b      	mov	r3, r1
 800c74e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c750:	bf00      	nop
 800c752:	370c      	adds	r7, #12
 800c754:	46bd      	mov	sp, r7
 800c756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75a:	4770      	bx	lr

0800c75c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c75c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c760:	b08a      	sub	sp, #40	; 0x28
 800c762:	af00      	add	r7, sp, #0
 800c764:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c766:	2300      	movs	r3, #0
 800c768:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	689a      	ldr	r2, [r3, #8]
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	691b      	ldr	r3, [r3, #16]
 800c774:	431a      	orrs	r2, r3
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	695b      	ldr	r3, [r3, #20]
 800c77a:	431a      	orrs	r2, r3
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	69db      	ldr	r3, [r3, #28]
 800c780:	4313      	orrs	r3, r2
 800c782:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	681a      	ldr	r2, [r3, #0]
 800c78a:	4bb4      	ldr	r3, [pc, #720]	; (800ca5c <UART_SetConfig+0x300>)
 800c78c:	4013      	ands	r3, r2
 800c78e:	68fa      	ldr	r2, [r7, #12]
 800c790:	6812      	ldr	r2, [r2, #0]
 800c792:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c794:	430b      	orrs	r3, r1
 800c796:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	685b      	ldr	r3, [r3, #4]
 800c79e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	68da      	ldr	r2, [r3, #12]
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	430a      	orrs	r2, r1
 800c7ac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	699b      	ldr	r3, [r3, #24]
 800c7b2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	4aa9      	ldr	r2, [pc, #676]	; (800ca60 <UART_SetConfig+0x304>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d004      	beq.n	800c7c8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	6a1b      	ldr	r3, [r3, #32]
 800c7c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7c4:	4313      	orrs	r3, r2
 800c7c6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	689b      	ldr	r3, [r3, #8]
 800c7ce:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800c7d2:	68fb      	ldr	r3, [r7, #12]
 800c7d4:	681b      	ldr	r3, [r3, #0]
 800c7d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c7d8:	430a      	orrs	r2, r1
 800c7da:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	4aa0      	ldr	r2, [pc, #640]	; (800ca64 <UART_SetConfig+0x308>)
 800c7e2:	4293      	cmp	r3, r2
 800c7e4:	d126      	bne.n	800c834 <UART_SetConfig+0xd8>
 800c7e6:	4ba0      	ldr	r3, [pc, #640]	; (800ca68 <UART_SetConfig+0x30c>)
 800c7e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7ec:	f003 0303 	and.w	r3, r3, #3
 800c7f0:	2b03      	cmp	r3, #3
 800c7f2:	d81b      	bhi.n	800c82c <UART_SetConfig+0xd0>
 800c7f4:	a201      	add	r2, pc, #4	; (adr r2, 800c7fc <UART_SetConfig+0xa0>)
 800c7f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7fa:	bf00      	nop
 800c7fc:	0800c80d 	.word	0x0800c80d
 800c800:	0800c81d 	.word	0x0800c81d
 800c804:	0800c815 	.word	0x0800c815
 800c808:	0800c825 	.word	0x0800c825
 800c80c:	2301      	movs	r3, #1
 800c80e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c812:	e080      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c814:	2302      	movs	r3, #2
 800c816:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c81a:	e07c      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c81c:	2304      	movs	r3, #4
 800c81e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c822:	e078      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c824:	2308      	movs	r3, #8
 800c826:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c82a:	e074      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c82c:	2310      	movs	r3, #16
 800c82e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c832:	e070      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	4a8c      	ldr	r2, [pc, #560]	; (800ca6c <UART_SetConfig+0x310>)
 800c83a:	4293      	cmp	r3, r2
 800c83c:	d138      	bne.n	800c8b0 <UART_SetConfig+0x154>
 800c83e:	4b8a      	ldr	r3, [pc, #552]	; (800ca68 <UART_SetConfig+0x30c>)
 800c840:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c844:	f003 030c 	and.w	r3, r3, #12
 800c848:	2b0c      	cmp	r3, #12
 800c84a:	d82d      	bhi.n	800c8a8 <UART_SetConfig+0x14c>
 800c84c:	a201      	add	r2, pc, #4	; (adr r2, 800c854 <UART_SetConfig+0xf8>)
 800c84e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c852:	bf00      	nop
 800c854:	0800c889 	.word	0x0800c889
 800c858:	0800c8a9 	.word	0x0800c8a9
 800c85c:	0800c8a9 	.word	0x0800c8a9
 800c860:	0800c8a9 	.word	0x0800c8a9
 800c864:	0800c899 	.word	0x0800c899
 800c868:	0800c8a9 	.word	0x0800c8a9
 800c86c:	0800c8a9 	.word	0x0800c8a9
 800c870:	0800c8a9 	.word	0x0800c8a9
 800c874:	0800c891 	.word	0x0800c891
 800c878:	0800c8a9 	.word	0x0800c8a9
 800c87c:	0800c8a9 	.word	0x0800c8a9
 800c880:	0800c8a9 	.word	0x0800c8a9
 800c884:	0800c8a1 	.word	0x0800c8a1
 800c888:	2300      	movs	r3, #0
 800c88a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c88e:	e042      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c890:	2302      	movs	r3, #2
 800c892:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c896:	e03e      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c898:	2304      	movs	r3, #4
 800c89a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c89e:	e03a      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c8a0:	2308      	movs	r3, #8
 800c8a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c8a6:	e036      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c8a8:	2310      	movs	r3, #16
 800c8aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c8ae:	e032      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	4a6a      	ldr	r2, [pc, #424]	; (800ca60 <UART_SetConfig+0x304>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d12a      	bne.n	800c910 <UART_SetConfig+0x1b4>
 800c8ba:	4b6b      	ldr	r3, [pc, #428]	; (800ca68 <UART_SetConfig+0x30c>)
 800c8bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c8c0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800c8c4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c8c8:	d01a      	beq.n	800c900 <UART_SetConfig+0x1a4>
 800c8ca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c8ce:	d81b      	bhi.n	800c908 <UART_SetConfig+0x1ac>
 800c8d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c8d4:	d00c      	beq.n	800c8f0 <UART_SetConfig+0x194>
 800c8d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c8da:	d815      	bhi.n	800c908 <UART_SetConfig+0x1ac>
 800c8dc:	2b00      	cmp	r3, #0
 800c8de:	d003      	beq.n	800c8e8 <UART_SetConfig+0x18c>
 800c8e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c8e4:	d008      	beq.n	800c8f8 <UART_SetConfig+0x19c>
 800c8e6:	e00f      	b.n	800c908 <UART_SetConfig+0x1ac>
 800c8e8:	2300      	movs	r3, #0
 800c8ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c8ee:	e012      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c8f0:	2302      	movs	r3, #2
 800c8f2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c8f6:	e00e      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c8f8:	2304      	movs	r3, #4
 800c8fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c8fe:	e00a      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c900:	2308      	movs	r3, #8
 800c902:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c906:	e006      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c908:	2310      	movs	r3, #16
 800c90a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800c90e:	e002      	b.n	800c916 <UART_SetConfig+0x1ba>
 800c910:	2310      	movs	r3, #16
 800c912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	4a51      	ldr	r2, [pc, #324]	; (800ca60 <UART_SetConfig+0x304>)
 800c91c:	4293      	cmp	r3, r2
 800c91e:	d17a      	bne.n	800ca16 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c920:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c924:	2b08      	cmp	r3, #8
 800c926:	d824      	bhi.n	800c972 <UART_SetConfig+0x216>
 800c928:	a201      	add	r2, pc, #4	; (adr r2, 800c930 <UART_SetConfig+0x1d4>)
 800c92a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c92e:	bf00      	nop
 800c930:	0800c955 	.word	0x0800c955
 800c934:	0800c973 	.word	0x0800c973
 800c938:	0800c95d 	.word	0x0800c95d
 800c93c:	0800c973 	.word	0x0800c973
 800c940:	0800c963 	.word	0x0800c963
 800c944:	0800c973 	.word	0x0800c973
 800c948:	0800c973 	.word	0x0800c973
 800c94c:	0800c973 	.word	0x0800c973
 800c950:	0800c96b 	.word	0x0800c96b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c954:	f7fd fce4 	bl	800a320 <HAL_RCC_GetPCLK1Freq>
 800c958:	61f8      	str	r0, [r7, #28]
        break;
 800c95a:	e010      	b.n	800c97e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c95c:	4b44      	ldr	r3, [pc, #272]	; (800ca70 <UART_SetConfig+0x314>)
 800c95e:	61fb      	str	r3, [r7, #28]
        break;
 800c960:	e00d      	b.n	800c97e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c962:	f7fd fc45 	bl	800a1f0 <HAL_RCC_GetSysClockFreq>
 800c966:	61f8      	str	r0, [r7, #28]
        break;
 800c968:	e009      	b.n	800c97e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c96a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c96e:	61fb      	str	r3, [r7, #28]
        break;
 800c970:	e005      	b.n	800c97e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800c972:	2300      	movs	r3, #0
 800c974:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800c976:	2301      	movs	r3, #1
 800c978:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800c97c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c97e:	69fb      	ldr	r3, [r7, #28]
 800c980:	2b00      	cmp	r3, #0
 800c982:	f000 8107 	beq.w	800cb94 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	685a      	ldr	r2, [r3, #4]
 800c98a:	4613      	mov	r3, r2
 800c98c:	005b      	lsls	r3, r3, #1
 800c98e:	4413      	add	r3, r2
 800c990:	69fa      	ldr	r2, [r7, #28]
 800c992:	429a      	cmp	r2, r3
 800c994:	d305      	bcc.n	800c9a2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800c99c:	69fa      	ldr	r2, [r7, #28]
 800c99e:	429a      	cmp	r2, r3
 800c9a0:	d903      	bls.n	800c9aa <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800c9a8:	e0f4      	b.n	800cb94 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800c9aa:	69fb      	ldr	r3, [r7, #28]
 800c9ac:	2200      	movs	r2, #0
 800c9ae:	461c      	mov	r4, r3
 800c9b0:	4615      	mov	r5, r2
 800c9b2:	f04f 0200 	mov.w	r2, #0
 800c9b6:	f04f 0300 	mov.w	r3, #0
 800c9ba:	022b      	lsls	r3, r5, #8
 800c9bc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800c9c0:	0222      	lsls	r2, r4, #8
 800c9c2:	68f9      	ldr	r1, [r7, #12]
 800c9c4:	6849      	ldr	r1, [r1, #4]
 800c9c6:	0849      	lsrs	r1, r1, #1
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	4688      	mov	r8, r1
 800c9cc:	4681      	mov	r9, r0
 800c9ce:	eb12 0a08 	adds.w	sl, r2, r8
 800c9d2:	eb43 0b09 	adc.w	fp, r3, r9
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	685b      	ldr	r3, [r3, #4]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	603b      	str	r3, [r7, #0]
 800c9de:	607a      	str	r2, [r7, #4]
 800c9e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c9e4:	4650      	mov	r0, sl
 800c9e6:	4659      	mov	r1, fp
 800c9e8:	f7f4 f94e 	bl	8000c88 <__aeabi_uldivmod>
 800c9ec:	4602      	mov	r2, r0
 800c9ee:	460b      	mov	r3, r1
 800c9f0:	4613      	mov	r3, r2
 800c9f2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c9f4:	69bb      	ldr	r3, [r7, #24]
 800c9f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c9fa:	d308      	bcc.n	800ca0e <UART_SetConfig+0x2b2>
 800c9fc:	69bb      	ldr	r3, [r7, #24]
 800c9fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca02:	d204      	bcs.n	800ca0e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	69ba      	ldr	r2, [r7, #24]
 800ca0a:	60da      	str	r2, [r3, #12]
 800ca0c:	e0c2      	b.n	800cb94 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800ca0e:	2301      	movs	r3, #1
 800ca10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ca14:	e0be      	b.n	800cb94 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	69db      	ldr	r3, [r3, #28]
 800ca1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ca1e:	d16a      	bne.n	800caf6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800ca20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ca24:	2b08      	cmp	r3, #8
 800ca26:	d834      	bhi.n	800ca92 <UART_SetConfig+0x336>
 800ca28:	a201      	add	r2, pc, #4	; (adr r2, 800ca30 <UART_SetConfig+0x2d4>)
 800ca2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca2e:	bf00      	nop
 800ca30:	0800ca55 	.word	0x0800ca55
 800ca34:	0800ca75 	.word	0x0800ca75
 800ca38:	0800ca7d 	.word	0x0800ca7d
 800ca3c:	0800ca93 	.word	0x0800ca93
 800ca40:	0800ca83 	.word	0x0800ca83
 800ca44:	0800ca93 	.word	0x0800ca93
 800ca48:	0800ca93 	.word	0x0800ca93
 800ca4c:	0800ca93 	.word	0x0800ca93
 800ca50:	0800ca8b 	.word	0x0800ca8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ca54:	f7fd fc64 	bl	800a320 <HAL_RCC_GetPCLK1Freq>
 800ca58:	61f8      	str	r0, [r7, #28]
        break;
 800ca5a:	e020      	b.n	800ca9e <UART_SetConfig+0x342>
 800ca5c:	efff69f3 	.word	0xefff69f3
 800ca60:	40008000 	.word	0x40008000
 800ca64:	40013800 	.word	0x40013800
 800ca68:	40021000 	.word	0x40021000
 800ca6c:	40004400 	.word	0x40004400
 800ca70:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ca74:	f7fd fc6a 	bl	800a34c <HAL_RCC_GetPCLK2Freq>
 800ca78:	61f8      	str	r0, [r7, #28]
        break;
 800ca7a:	e010      	b.n	800ca9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ca7c:	4b4c      	ldr	r3, [pc, #304]	; (800cbb0 <UART_SetConfig+0x454>)
 800ca7e:	61fb      	str	r3, [r7, #28]
        break;
 800ca80:	e00d      	b.n	800ca9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ca82:	f7fd fbb5 	bl	800a1f0 <HAL_RCC_GetSysClockFreq>
 800ca86:	61f8      	str	r0, [r7, #28]
        break;
 800ca88:	e009      	b.n	800ca9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ca8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ca8e:	61fb      	str	r3, [r7, #28]
        break;
 800ca90:	e005      	b.n	800ca9e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800ca92:	2300      	movs	r3, #0
 800ca94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ca96:	2301      	movs	r3, #1
 800ca98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ca9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ca9e:	69fb      	ldr	r3, [r7, #28]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d077      	beq.n	800cb94 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800caa4:	69fb      	ldr	r3, [r7, #28]
 800caa6:	005a      	lsls	r2, r3, #1
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	685b      	ldr	r3, [r3, #4]
 800caac:	085b      	lsrs	r3, r3, #1
 800caae:	441a      	add	r2, r3
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	685b      	ldr	r3, [r3, #4]
 800cab4:	fbb2 f3f3 	udiv	r3, r2, r3
 800cab8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800caba:	69bb      	ldr	r3, [r7, #24]
 800cabc:	2b0f      	cmp	r3, #15
 800cabe:	d916      	bls.n	800caee <UART_SetConfig+0x392>
 800cac0:	69bb      	ldr	r3, [r7, #24]
 800cac2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cac6:	d212      	bcs.n	800caee <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800cac8:	69bb      	ldr	r3, [r7, #24]
 800caca:	b29b      	uxth	r3, r3
 800cacc:	f023 030f 	bic.w	r3, r3, #15
 800cad0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800cad2:	69bb      	ldr	r3, [r7, #24]
 800cad4:	085b      	lsrs	r3, r3, #1
 800cad6:	b29b      	uxth	r3, r3
 800cad8:	f003 0307 	and.w	r3, r3, #7
 800cadc:	b29a      	uxth	r2, r3
 800cade:	8afb      	ldrh	r3, [r7, #22]
 800cae0:	4313      	orrs	r3, r2
 800cae2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	681b      	ldr	r3, [r3, #0]
 800cae8:	8afa      	ldrh	r2, [r7, #22]
 800caea:	60da      	str	r2, [r3, #12]
 800caec:	e052      	b.n	800cb94 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800caee:	2301      	movs	r3, #1
 800caf0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800caf4:	e04e      	b.n	800cb94 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800caf6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cafa:	2b08      	cmp	r3, #8
 800cafc:	d827      	bhi.n	800cb4e <UART_SetConfig+0x3f2>
 800cafe:	a201      	add	r2, pc, #4	; (adr r2, 800cb04 <UART_SetConfig+0x3a8>)
 800cb00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb04:	0800cb29 	.word	0x0800cb29
 800cb08:	0800cb31 	.word	0x0800cb31
 800cb0c:	0800cb39 	.word	0x0800cb39
 800cb10:	0800cb4f 	.word	0x0800cb4f
 800cb14:	0800cb3f 	.word	0x0800cb3f
 800cb18:	0800cb4f 	.word	0x0800cb4f
 800cb1c:	0800cb4f 	.word	0x0800cb4f
 800cb20:	0800cb4f 	.word	0x0800cb4f
 800cb24:	0800cb47 	.word	0x0800cb47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cb28:	f7fd fbfa 	bl	800a320 <HAL_RCC_GetPCLK1Freq>
 800cb2c:	61f8      	str	r0, [r7, #28]
        break;
 800cb2e:	e014      	b.n	800cb5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cb30:	f7fd fc0c 	bl	800a34c <HAL_RCC_GetPCLK2Freq>
 800cb34:	61f8      	str	r0, [r7, #28]
        break;
 800cb36:	e010      	b.n	800cb5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cb38:	4b1d      	ldr	r3, [pc, #116]	; (800cbb0 <UART_SetConfig+0x454>)
 800cb3a:	61fb      	str	r3, [r7, #28]
        break;
 800cb3c:	e00d      	b.n	800cb5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cb3e:	f7fd fb57 	bl	800a1f0 <HAL_RCC_GetSysClockFreq>
 800cb42:	61f8      	str	r0, [r7, #28]
        break;
 800cb44:	e009      	b.n	800cb5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cb46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cb4a:	61fb      	str	r3, [r7, #28]
        break;
 800cb4c:	e005      	b.n	800cb5a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800cb4e:	2300      	movs	r3, #0
 800cb50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cb52:	2301      	movs	r3, #1
 800cb54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800cb58:	bf00      	nop
    }

    if (pclk != 0U)
 800cb5a:	69fb      	ldr	r3, [r7, #28]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d019      	beq.n	800cb94 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	685b      	ldr	r3, [r3, #4]
 800cb64:	085a      	lsrs	r2, r3, #1
 800cb66:	69fb      	ldr	r3, [r7, #28]
 800cb68:	441a      	add	r2, r3
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	685b      	ldr	r3, [r3, #4]
 800cb6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb72:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cb74:	69bb      	ldr	r3, [r7, #24]
 800cb76:	2b0f      	cmp	r3, #15
 800cb78:	d909      	bls.n	800cb8e <UART_SetConfig+0x432>
 800cb7a:	69bb      	ldr	r3, [r7, #24]
 800cb7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cb80:	d205      	bcs.n	800cb8e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cb82:	69bb      	ldr	r3, [r7, #24]
 800cb84:	b29a      	uxth	r2, r3
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	60da      	str	r2, [r3, #12]
 800cb8c:	e002      	b.n	800cb94 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800cb8e:	2301      	movs	r3, #1
 800cb90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	2200      	movs	r2, #0
 800cb98:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	2200      	movs	r2, #0
 800cb9e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800cba0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800cba4:	4618      	mov	r0, r3
 800cba6:	3728      	adds	r7, #40	; 0x28
 800cba8:	46bd      	mov	sp, r7
 800cbaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cbae:	bf00      	nop
 800cbb0:	00f42400 	.word	0x00f42400

0800cbb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b083      	sub	sp, #12
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbc0:	f003 0308 	and.w	r3, r3, #8
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d00a      	beq.n	800cbde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	681b      	ldr	r3, [r3, #0]
 800cbda:	430a      	orrs	r2, r1
 800cbdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbe2:	f003 0301 	and.w	r3, r3, #1
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d00a      	beq.n	800cc00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	430a      	orrs	r2, r1
 800cbfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc04:	f003 0302 	and.w	r3, r3, #2
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d00a      	beq.n	800cc22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	685b      	ldr	r3, [r3, #4]
 800cc12:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	430a      	orrs	r2, r1
 800cc20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc26:	f003 0304 	and.w	r3, r3, #4
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d00a      	beq.n	800cc44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	685b      	ldr	r3, [r3, #4]
 800cc34:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	430a      	orrs	r2, r1
 800cc42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc48:	f003 0310 	and.w	r3, r3, #16
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	d00a      	beq.n	800cc66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	689b      	ldr	r3, [r3, #8]
 800cc56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	430a      	orrs	r2, r1
 800cc64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc6a:	f003 0320 	and.w	r3, r3, #32
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d00a      	beq.n	800cc88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	689b      	ldr	r3, [r3, #8]
 800cc78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	430a      	orrs	r2, r1
 800cc86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d01a      	beq.n	800ccca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	685b      	ldr	r3, [r3, #4]
 800cc9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	430a      	orrs	r2, r1
 800cca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ccae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ccb2:	d10a      	bne.n	800ccca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	685b      	ldr	r3, [r3, #4]
 800ccba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	430a      	orrs	r2, r1
 800ccc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d00a      	beq.n	800ccec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	430a      	orrs	r2, r1
 800ccea:	605a      	str	r2, [r3, #4]
  }
}
 800ccec:	bf00      	nop
 800ccee:	370c      	adds	r7, #12
 800ccf0:	46bd      	mov	sp, r7
 800ccf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b098      	sub	sp, #96	; 0x60
 800ccfc:	af02      	add	r7, sp, #8
 800ccfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	2200      	movs	r2, #0
 800cd04:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cd08:	f7f8 faa2 	bl	8005250 <HAL_GetTick>
 800cd0c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	f003 0308 	and.w	r3, r3, #8
 800cd18:	2b08      	cmp	r3, #8
 800cd1a:	d12e      	bne.n	800cd7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd20:	9300      	str	r3, [sp, #0]
 800cd22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd24:	2200      	movs	r2, #0
 800cd26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 f88c 	bl	800ce48 <UART_WaitOnFlagUntilTimeout>
 800cd30:	4603      	mov	r3, r0
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d021      	beq.n	800cd7a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	681b      	ldr	r3, [r3, #0]
 800cd3a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cd3e:	e853 3f00 	ldrex	r3, [r3]
 800cd42:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800cd44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd4a:	653b      	str	r3, [r7, #80]	; 0x50
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	461a      	mov	r2, r3
 800cd52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd54:	647b      	str	r3, [r7, #68]	; 0x44
 800cd56:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd58:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800cd5a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cd5c:	e841 2300 	strex	r3, r2, [r1]
 800cd60:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800cd62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cd64:	2b00      	cmp	r3, #0
 800cd66:	d1e6      	bne.n	800cd36 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2220      	movs	r2, #32
 800cd6c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2200      	movs	r2, #0
 800cd72:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cd76:	2303      	movs	r3, #3
 800cd78:	e062      	b.n	800ce40 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	681b      	ldr	r3, [r3, #0]
 800cd80:	f003 0304 	and.w	r3, r3, #4
 800cd84:	2b04      	cmp	r3, #4
 800cd86:	d149      	bne.n	800ce1c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cd88:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cd8c:	9300      	str	r3, [sp, #0]
 800cd8e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd90:	2200      	movs	r2, #0
 800cd92:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	f000 f856 	bl	800ce48 <UART_WaitOnFlagUntilTimeout>
 800cd9c:	4603      	mov	r3, r0
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d03c      	beq.n	800ce1c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cda8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdaa:	e853 3f00 	ldrex	r3, [r3]
 800cdae:	623b      	str	r3, [r7, #32]
   return(result);
 800cdb0:	6a3b      	ldr	r3, [r7, #32]
 800cdb2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cdb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	681b      	ldr	r3, [r3, #0]
 800cdbc:	461a      	mov	r2, r3
 800cdbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cdc0:	633b      	str	r3, [r7, #48]	; 0x30
 800cdc2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdc4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cdc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cdc8:	e841 2300 	strex	r3, r2, [r1]
 800cdcc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800cdce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d1e6      	bne.n	800cda2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	3308      	adds	r3, #8
 800cdda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cddc:	693b      	ldr	r3, [r7, #16]
 800cdde:	e853 3f00 	ldrex	r3, [r3]
 800cde2:	60fb      	str	r3, [r7, #12]
   return(result);
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	f023 0301 	bic.w	r3, r3, #1
 800cdea:	64bb      	str	r3, [r7, #72]	; 0x48
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	3308      	adds	r3, #8
 800cdf2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cdf4:	61fa      	str	r2, [r7, #28]
 800cdf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdf8:	69b9      	ldr	r1, [r7, #24]
 800cdfa:	69fa      	ldr	r2, [r7, #28]
 800cdfc:	e841 2300 	strex	r3, r2, [r1]
 800ce00:	617b      	str	r3, [r7, #20]
   return(result);
 800ce02:	697b      	ldr	r3, [r7, #20]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d1e5      	bne.n	800cdd4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	2220      	movs	r2, #32
 800ce0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2200      	movs	r2, #0
 800ce14:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ce18:	2303      	movs	r3, #3
 800ce1a:	e011      	b.n	800ce40 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2220      	movs	r2, #32
 800ce20:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2220      	movs	r2, #32
 800ce26:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	2200      	movs	r2, #0
 800ce34:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	2200      	movs	r2, #0
 800ce3a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800ce3e:	2300      	movs	r3, #0
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	3758      	adds	r7, #88	; 0x58
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bd80      	pop	{r7, pc}

0800ce48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b084      	sub	sp, #16
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	60f8      	str	r0, [r7, #12]
 800ce50:	60b9      	str	r1, [r7, #8]
 800ce52:	603b      	str	r3, [r7, #0]
 800ce54:	4613      	mov	r3, r2
 800ce56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ce58:	e049      	b.n	800ceee <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ce5a:	69bb      	ldr	r3, [r7, #24]
 800ce5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ce60:	d045      	beq.n	800ceee <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800ce62:	f7f8 f9f5 	bl	8005250 <HAL_GetTick>
 800ce66:	4602      	mov	r2, r0
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	1ad3      	subs	r3, r2, r3
 800ce6c:	69ba      	ldr	r2, [r7, #24]
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d302      	bcc.n	800ce78 <UART_WaitOnFlagUntilTimeout+0x30>
 800ce72:	69bb      	ldr	r3, [r7, #24]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d101      	bne.n	800ce7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ce78:	2303      	movs	r3, #3
 800ce7a:	e048      	b.n	800cf0e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	f003 0304 	and.w	r3, r3, #4
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d031      	beq.n	800ceee <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	681b      	ldr	r3, [r3, #0]
 800ce8e:	69db      	ldr	r3, [r3, #28]
 800ce90:	f003 0308 	and.w	r3, r3, #8
 800ce94:	2b08      	cmp	r3, #8
 800ce96:	d110      	bne.n	800ceba <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	2208      	movs	r2, #8
 800ce9e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800cea0:	68f8      	ldr	r0, [r7, #12]
 800cea2:	f000 f8ff 	bl	800d0a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	2208      	movs	r2, #8
 800ceaa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800ceb6:	2301      	movs	r3, #1
 800ceb8:	e029      	b.n	800cf0e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	69db      	ldr	r3, [r3, #28]
 800cec0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cec4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cec8:	d111      	bne.n	800ceee <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800ced2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ced4:	68f8      	ldr	r0, [r7, #12]
 800ced6:	f000 f8e5 	bl	800d0a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	2220      	movs	r2, #32
 800cede:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2200      	movs	r2, #0
 800cee6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800ceea:	2303      	movs	r3, #3
 800ceec:	e00f      	b.n	800cf0e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	69da      	ldr	r2, [r3, #28]
 800cef4:	68bb      	ldr	r3, [r7, #8]
 800cef6:	4013      	ands	r3, r2
 800cef8:	68ba      	ldr	r2, [r7, #8]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	bf0c      	ite	eq
 800cefe:	2301      	moveq	r3, #1
 800cf00:	2300      	movne	r3, #0
 800cf02:	b2db      	uxtb	r3, r3
 800cf04:	461a      	mov	r2, r3
 800cf06:	79fb      	ldrb	r3, [r7, #7]
 800cf08:	429a      	cmp	r2, r3
 800cf0a:	d0a6      	beq.n	800ce5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cf0c:	2300      	movs	r3, #0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3710      	adds	r7, #16
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}
	...

0800cf18 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	b096      	sub	sp, #88	; 0x58
 800cf1c:	af00      	add	r7, sp, #0
 800cf1e:	60f8      	str	r0, [r7, #12]
 800cf20:	60b9      	str	r1, [r7, #8]
 800cf22:	4613      	mov	r3, r2
 800cf24:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800cf26:	68fb      	ldr	r3, [r7, #12]
 800cf28:	68ba      	ldr	r2, [r7, #8]
 800cf2a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 800cf2c:	68fb      	ldr	r3, [r7, #12]
 800cf2e:	88fa      	ldrh	r2, [r7, #6]
 800cf30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	2200      	movs	r2, #0
 800cf38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cf3c:	68fb      	ldr	r3, [r7, #12]
 800cf3e:	2222      	movs	r2, #34	; 0x22
 800cf40:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d028      	beq.n	800cf9e <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf50:	4a3e      	ldr	r2, [pc, #248]	; (800d04c <UART_Start_Receive_DMA+0x134>)
 800cf52:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800cf54:	68fb      	ldr	r3, [r7, #12]
 800cf56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf58:	4a3d      	ldr	r2, [pc, #244]	; (800d050 <UART_Start_Receive_DMA+0x138>)
 800cf5a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf60:	4a3c      	ldr	r2, [pc, #240]	; (800d054 <UART_Start_Receive_DMA+0x13c>)
 800cf62:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cf68:	2200      	movs	r2, #0
 800cf6a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	6f58      	ldr	r0, [r3, #116]	; 0x74
 800cf70:	68fb      	ldr	r3, [r7, #12]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	3324      	adds	r3, #36	; 0x24
 800cf76:	4619      	mov	r1, r3
 800cf78:	68fb      	ldr	r3, [r7, #12]
 800cf7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	88fb      	ldrh	r3, [r7, #6]
 800cf80:	f7f9 fe00 	bl	8006b84 <HAL_DMA_Start_IT>
 800cf84:	4603      	mov	r3, r0
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d009      	beq.n	800cf9e <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	2210      	movs	r2, #16
 800cf8e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cf92:	68fb      	ldr	r3, [r7, #12]
 800cf94:	2220      	movs	r2, #32
 800cf96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 800cf9a:	2301      	movs	r3, #1
 800cf9c:	e051      	b.n	800d042 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800cf9e:	68fb      	ldr	r3, [r7, #12]
 800cfa0:	691b      	ldr	r3, [r3, #16]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d018      	beq.n	800cfd8 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	681b      	ldr	r3, [r3, #0]
 800cfaa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cfae:	e853 3f00 	ldrex	r3, [r3]
 800cfb2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cfb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cfba:	657b      	str	r3, [r7, #84]	; 0x54
 800cfbc:	68fb      	ldr	r3, [r7, #12]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	461a      	mov	r2, r3
 800cfc2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cfc4:	64bb      	str	r3, [r7, #72]	; 0x48
 800cfc6:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cfca:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cfcc:	e841 2300 	strex	r3, r2, [r1]
 800cfd0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cfd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cfd4:	2b00      	cmp	r3, #0
 800cfd6:	d1e6      	bne.n	800cfa6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	3308      	adds	r3, #8
 800cfde:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfe0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfe2:	e853 3f00 	ldrex	r3, [r3]
 800cfe6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cfe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfea:	f043 0301 	orr.w	r3, r3, #1
 800cfee:	653b      	str	r3, [r7, #80]	; 0x50
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	3308      	adds	r3, #8
 800cff6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cff8:	637a      	str	r2, [r7, #52]	; 0x34
 800cffa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cffc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cffe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d000:	e841 2300 	strex	r3, r2, [r1]
 800d004:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d1e5      	bne.n	800cfd8 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	3308      	adds	r3, #8
 800d012:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d014:	697b      	ldr	r3, [r7, #20]
 800d016:	e853 3f00 	ldrex	r3, [r3]
 800d01a:	613b      	str	r3, [r7, #16]
   return(result);
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d022:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	3308      	adds	r3, #8
 800d02a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d02c:	623a      	str	r2, [r7, #32]
 800d02e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d030:	69f9      	ldr	r1, [r7, #28]
 800d032:	6a3a      	ldr	r2, [r7, #32]
 800d034:	e841 2300 	strex	r3, r2, [r1]
 800d038:	61bb      	str	r3, [r7, #24]
   return(result);
 800d03a:	69bb      	ldr	r3, [r7, #24]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d1e5      	bne.n	800d00c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800d040:	2300      	movs	r3, #0
}
 800d042:	4618      	mov	r0, r3
 800d044:	3758      	adds	r7, #88	; 0x58
 800d046:	46bd      	mov	sp, r7
 800d048:	bd80      	pop	{r7, pc}
 800d04a:	bf00      	nop
 800d04c:	0800d16d 	.word	0x0800d16d
 800d050:	0800d299 	.word	0x0800d299
 800d054:	0800d2d7 	.word	0x0800d2d7

0800d058 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d058:	b480      	push	{r7}
 800d05a:	b089      	sub	sp, #36	; 0x24
 800d05c:	af00      	add	r7, sp, #0
 800d05e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	e853 3f00 	ldrex	r3, [r3]
 800d06c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d06e:	68bb      	ldr	r3, [r7, #8]
 800d070:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d074:	61fb      	str	r3, [r7, #28]
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	461a      	mov	r2, r3
 800d07c:	69fb      	ldr	r3, [r7, #28]
 800d07e:	61bb      	str	r3, [r7, #24]
 800d080:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d082:	6979      	ldr	r1, [r7, #20]
 800d084:	69ba      	ldr	r2, [r7, #24]
 800d086:	e841 2300 	strex	r3, r2, [r1]
 800d08a:	613b      	str	r3, [r7, #16]
   return(result);
 800d08c:	693b      	ldr	r3, [r7, #16]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d1e6      	bne.n	800d060 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2220      	movs	r2, #32
 800d096:	67da      	str	r2, [r3, #124]	; 0x7c
}
 800d098:	bf00      	nop
 800d09a:	3724      	adds	r7, #36	; 0x24
 800d09c:	46bd      	mov	sp, r7
 800d09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a2:	4770      	bx	lr

0800d0a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d0a4:	b480      	push	{r7}
 800d0a6:	b095      	sub	sp, #84	; 0x54
 800d0a8:	af00      	add	r7, sp, #0
 800d0aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0b4:	e853 3f00 	ldrex	r3, [r3]
 800d0b8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d0ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d0bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d0c0:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	681b      	ldr	r3, [r3, #0]
 800d0c6:	461a      	mov	r2, r3
 800d0c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d0ca:	643b      	str	r3, [r7, #64]	; 0x40
 800d0cc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0ce:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d0d0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d0d2:	e841 2300 	strex	r3, r2, [r1]
 800d0d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d0d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d1e6      	bne.n	800d0ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	3308      	adds	r3, #8
 800d0e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0e6:	6a3b      	ldr	r3, [r7, #32]
 800d0e8:	e853 3f00 	ldrex	r3, [r3]
 800d0ec:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0ee:	69fb      	ldr	r3, [r7, #28]
 800d0f0:	f023 0301 	bic.w	r3, r3, #1
 800d0f4:	64bb      	str	r3, [r7, #72]	; 0x48
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	3308      	adds	r3, #8
 800d0fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d100:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d102:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d104:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d106:	e841 2300 	strex	r3, r2, [r1]
 800d10a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d1e5      	bne.n	800d0de <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d116:	2b01      	cmp	r3, #1
 800d118:	d118      	bne.n	800d14c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	e853 3f00 	ldrex	r3, [r3]
 800d126:	60bb      	str	r3, [r7, #8]
   return(result);
 800d128:	68bb      	ldr	r3, [r7, #8]
 800d12a:	f023 0310 	bic.w	r3, r3, #16
 800d12e:	647b      	str	r3, [r7, #68]	; 0x44
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	461a      	mov	r2, r3
 800d136:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d138:	61bb      	str	r3, [r7, #24]
 800d13a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d13c:	6979      	ldr	r1, [r7, #20]
 800d13e:	69ba      	ldr	r2, [r7, #24]
 800d140:	e841 2300 	strex	r3, r2, [r1]
 800d144:	613b      	str	r3, [r7, #16]
   return(result);
 800d146:	693b      	ldr	r3, [r7, #16]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d1e6      	bne.n	800d11a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2220      	movs	r2, #32
 800d150:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2200      	movs	r2, #0
 800d158:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	2200      	movs	r2, #0
 800d15e:	669a      	str	r2, [r3, #104]	; 0x68
}
 800d160:	bf00      	nop
 800d162:	3754      	adds	r7, #84	; 0x54
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr

0800d16c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800d16c:	b580      	push	{r7, lr}
 800d16e:	b09c      	sub	sp, #112	; 0x70
 800d170:	af00      	add	r7, sp, #0
 800d172:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d178:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f003 0320 	and.w	r3, r3, #32
 800d184:	2b00      	cmp	r3, #0
 800d186:	d171      	bne.n	800d26c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800d188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d18a:	2200      	movs	r2, #0
 800d18c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d190:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d192:	681b      	ldr	r3, [r3, #0]
 800d194:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d196:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d198:	e853 3f00 	ldrex	r3, [r3]
 800d19c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d19e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d1a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1a4:	66bb      	str	r3, [r7, #104]	; 0x68
 800d1a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d1ae:	65bb      	str	r3, [r7, #88]	; 0x58
 800d1b0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1b2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d1b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d1b6:	e841 2300 	strex	r3, r2, [r1]
 800d1ba:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d1bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d1e6      	bne.n	800d190 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1c4:	681b      	ldr	r3, [r3, #0]
 800d1c6:	3308      	adds	r3, #8
 800d1c8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d1cc:	e853 3f00 	ldrex	r3, [r3]
 800d1d0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d1d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d1d4:	f023 0301 	bic.w	r3, r3, #1
 800d1d8:	667b      	str	r3, [r7, #100]	; 0x64
 800d1da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1dc:	681b      	ldr	r3, [r3, #0]
 800d1de:	3308      	adds	r3, #8
 800d1e0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d1e2:	647a      	str	r2, [r7, #68]	; 0x44
 800d1e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d1e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d1ea:	e841 2300 	strex	r3, r2, [r1]
 800d1ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d1f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d1e5      	bne.n	800d1c2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d1f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	3308      	adds	r3, #8
 800d1fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d200:	e853 3f00 	ldrex	r3, [r3]
 800d204:	623b      	str	r3, [r7, #32]
   return(result);
 800d206:	6a3b      	ldr	r3, [r7, #32]
 800d208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d20c:	663b      	str	r3, [r7, #96]	; 0x60
 800d20e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	3308      	adds	r3, #8
 800d214:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d216:	633a      	str	r2, [r7, #48]	; 0x30
 800d218:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d21a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d21c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d21e:	e841 2300 	strex	r3, r2, [r1]
 800d222:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d226:	2b00      	cmp	r3, #0
 800d228:	d1e5      	bne.n	800d1f6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d22a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d22c:	2220      	movs	r2, #32
 800d22e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d232:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d234:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d236:	2b01      	cmp	r3, #1
 800d238:	d118      	bne.n	800d26c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d23a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d23c:	681b      	ldr	r3, [r3, #0]
 800d23e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d240:	693b      	ldr	r3, [r7, #16]
 800d242:	e853 3f00 	ldrex	r3, [r3]
 800d246:	60fb      	str	r3, [r7, #12]
   return(result);
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f023 0310 	bic.w	r3, r3, #16
 800d24e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	461a      	mov	r2, r3
 800d256:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d258:	61fb      	str	r3, [r7, #28]
 800d25a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d25c:	69b9      	ldr	r1, [r7, #24]
 800d25e:	69fa      	ldr	r2, [r7, #28]
 800d260:	e841 2300 	strex	r3, r2, [r1]
 800d264:	617b      	str	r3, [r7, #20]
   return(result);
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d1e6      	bne.n	800d23a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d26c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d26e:	2200      	movs	r2, #0
 800d270:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d272:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d274:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d276:	2b01      	cmp	r3, #1
 800d278:	d107      	bne.n	800d28a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d27a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d27c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d280:	4619      	mov	r1, r3
 800d282:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d284:	f7ff fa5e 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d288:	e002      	b.n	800d290 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800d28a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d28c:	f7f7 fedc 	bl	8005048 <HAL_UART_RxCpltCallback>
}
 800d290:	bf00      	nop
 800d292:	3770      	adds	r7, #112	; 0x70
 800d294:	46bd      	mov	sp, r7
 800d296:	bd80      	pop	{r7, pc}

0800d298 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b084      	sub	sp, #16
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2a4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	2201      	movs	r2, #1
 800d2aa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d109      	bne.n	800d2c8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d2ba:	085b      	lsrs	r3, r3, #1
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	4619      	mov	r1, r3
 800d2c0:	68f8      	ldr	r0, [r7, #12]
 800d2c2:	f7ff fa3f 	bl	800c744 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d2c6:	e002      	b.n	800d2ce <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800d2c8:	68f8      	ldr	r0, [r7, #12]
 800d2ca:	f7ff fa27 	bl	800c71c <HAL_UART_RxHalfCpltCallback>
}
 800d2ce:	bf00      	nop
 800d2d0:	3710      	adds	r7, #16
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}

0800d2d6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d2d6:	b580      	push	{r7, lr}
 800d2d8:	b086      	sub	sp, #24
 800d2da:	af00      	add	r7, sp, #0
 800d2dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2e2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d2e4:	697b      	ldr	r3, [r7, #20]
 800d2e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d2e8:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d2ea:	697b      	ldr	r3, [r7, #20]
 800d2ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d2f0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d2f2:	697b      	ldr	r3, [r7, #20]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	689b      	ldr	r3, [r3, #8]
 800d2f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d2fc:	2b80      	cmp	r3, #128	; 0x80
 800d2fe:	d109      	bne.n	800d314 <UART_DMAError+0x3e>
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	2b21      	cmp	r3, #33	; 0x21
 800d304:	d106      	bne.n	800d314 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	2200      	movs	r2, #0
 800d30a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800d30e:	6978      	ldr	r0, [r7, #20]
 800d310:	f7ff fea2 	bl	800d058 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d314:	697b      	ldr	r3, [r7, #20]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	689b      	ldr	r3, [r3, #8]
 800d31a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d31e:	2b40      	cmp	r3, #64	; 0x40
 800d320:	d109      	bne.n	800d336 <UART_DMAError+0x60>
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	2b22      	cmp	r3, #34	; 0x22
 800d326:	d106      	bne.n	800d336 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	2200      	movs	r2, #0
 800d32c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800d330:	6978      	ldr	r0, [r7, #20]
 800d332:	f7ff feb7 	bl	800d0a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d336:	697b      	ldr	r3, [r7, #20]
 800d338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d33c:	f043 0210 	orr.w	r2, r3, #16
 800d340:	697b      	ldr	r3, [r7, #20]
 800d342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d346:	6978      	ldr	r0, [r7, #20]
 800d348:	f7ff f9f2 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d34c:	bf00      	nop
 800d34e:	3718      	adds	r7, #24
 800d350:	46bd      	mov	sp, r7
 800d352:	bd80      	pop	{r7, pc}

0800d354 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b084      	sub	sp, #16
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d360:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2200      	movs	r2, #0
 800d366:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	2200      	movs	r2, #0
 800d36e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d372:	68f8      	ldr	r0, [r7, #12]
 800d374:	f7ff f9dc 	bl	800c730 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d378:	bf00      	nop
 800d37a:	3710      	adds	r7, #16
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d380:	b580      	push	{r7, lr}
 800d382:	b088      	sub	sp, #32
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	e853 3f00 	ldrex	r3, [r3]
 800d394:	60bb      	str	r3, [r7, #8]
   return(result);
 800d396:	68bb      	ldr	r3, [r7, #8]
 800d398:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d39c:	61fb      	str	r3, [r7, #28]
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	69fb      	ldr	r3, [r7, #28]
 800d3a6:	61bb      	str	r3, [r7, #24]
 800d3a8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3aa:	6979      	ldr	r1, [r7, #20]
 800d3ac:	69ba      	ldr	r2, [r7, #24]
 800d3ae:	e841 2300 	strex	r3, r2, [r1]
 800d3b2:	613b      	str	r3, [r7, #16]
   return(result);
 800d3b4:	693b      	ldr	r3, [r7, #16]
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d1e6      	bne.n	800d388 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2220      	movs	r2, #32
 800d3be:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f7ff f99e 	bl	800c708 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d3cc:	bf00      	nop
 800d3ce:	3720      	adds	r7, #32
 800d3d0:	46bd      	mov	sp, r7
 800d3d2:	bd80      	pop	{r7, pc}

0800d3d4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d3d4:	b480      	push	{r7}
 800d3d6:	b083      	sub	sp, #12
 800d3d8:	af00      	add	r7, sp, #0
 800d3da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d3dc:	bf00      	nop
 800d3de:	370c      	adds	r7, #12
 800d3e0:	46bd      	mov	sp, r7
 800d3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3e6:	4770      	bx	lr

0800d3e8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d3e8:	b084      	sub	sp, #16
 800d3ea:	b480      	push	{r7}
 800d3ec:	b083      	sub	sp, #12
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
 800d3f2:	f107 0014 	add.w	r0, r7, #20
 800d3f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d3fa:	2300      	movs	r3, #0
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	370c      	adds	r7, #12
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	b004      	add	sp, #16
 800d408:	4770      	bx	lr

0800d40a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800d40a:	b480      	push	{r7}
 800d40c:	b085      	sub	sp, #20
 800d40e:	af00      	add	r7, sp, #0
 800d410:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	2200      	movs	r2, #0
 800d416:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d41a:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800d41e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	b29a      	uxth	r2, r3
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800d42a:	2300      	movs	r3, #0
}
 800d42c:	4618      	mov	r0, r3
 800d42e:	3714      	adds	r7, #20
 800d430:	46bd      	mov	sp, r7
 800d432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d436:	4770      	bx	lr

0800d438 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800d438:	b480      	push	{r7}
 800d43a:	b085      	sub	sp, #20
 800d43c:	af00      	add	r7, sp, #0
 800d43e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800d440:	f64b 7380 	movw	r3, #49024	; 0xbf80
 800d444:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800d44c:	b29a      	uxth	r2, r3
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	b29b      	uxth	r3, r3
 800d452:	43db      	mvns	r3, r3
 800d454:	b29b      	uxth	r3, r3
 800d456:	4013      	ands	r3, r2
 800d458:	b29a      	uxth	r2, r3
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800d460:	2300      	movs	r3, #0
}
 800d462:	4618      	mov	r0, r3
 800d464:	3714      	adds	r7, #20
 800d466:	46bd      	mov	sp, r7
 800d468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46c:	4770      	bx	lr

0800d46e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800d46e:	b480      	push	{r7}
 800d470:	b083      	sub	sp, #12
 800d472:	af00      	add	r7, sp, #0
 800d474:	6078      	str	r0, [r7, #4]
 800d476:	460b      	mov	r3, r1
 800d478:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800d47a:	2300      	movs	r3, #0
}
 800d47c:	4618      	mov	r0, r3
 800d47e:	370c      	adds	r7, #12
 800d480:	46bd      	mov	sp, r7
 800d482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d486:	4770      	bx	lr

0800d488 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800d488:	b084      	sub	sp, #16
 800d48a:	b480      	push	{r7}
 800d48c:	b083      	sub	sp, #12
 800d48e:	af00      	add	r7, sp, #0
 800d490:	6078      	str	r0, [r7, #4]
 800d492:	f107 0014 	add.w	r0, r7, #20
 800d496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800d49a:	687b      	ldr	r3, [r7, #4]
 800d49c:	2201      	movs	r2, #1
 800d49e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	2200      	movs	r2, #0
 800d4a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	2200      	movs	r2, #0
 800d4ae:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800d4ba:	2300      	movs	r3, #0
}
 800d4bc:	4618      	mov	r0, r3
 800d4be:	370c      	adds	r7, #12
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c6:	b004      	add	sp, #16
 800d4c8:	4770      	bx	lr
	...

0800d4cc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d4cc:	b480      	push	{r7}
 800d4ce:	b09d      	sub	sp, #116	; 0x74
 800d4d0:	af00      	add	r7, sp, #0
 800d4d2:	6078      	str	r0, [r7, #4]
 800d4d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800d4d6:	2300      	movs	r3, #0
 800d4d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800d4dc:	687a      	ldr	r2, [r7, #4]
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	781b      	ldrb	r3, [r3, #0]
 800d4e2:	009b      	lsls	r3, r3, #2
 800d4e4:	4413      	add	r3, r2
 800d4e6:	881b      	ldrh	r3, [r3, #0]
 800d4e8:	b29b      	uxth	r3, r3
 800d4ea:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800d4ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4f2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	78db      	ldrb	r3, [r3, #3]
 800d4fa:	2b03      	cmp	r3, #3
 800d4fc:	d81f      	bhi.n	800d53e <USB_ActivateEndpoint+0x72>
 800d4fe:	a201      	add	r2, pc, #4	; (adr r2, 800d504 <USB_ActivateEndpoint+0x38>)
 800d500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d504:	0800d515 	.word	0x0800d515
 800d508:	0800d531 	.word	0x0800d531
 800d50c:	0800d547 	.word	0x0800d547
 800d510:	0800d523 	.word	0x0800d523
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800d514:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800d518:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800d51c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800d520:	e012      	b.n	800d548 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800d522:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800d526:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800d52a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800d52e:	e00b      	b.n	800d548 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800d530:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800d534:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800d538:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800d53c:	e004      	b.n	800d548 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800d53e:	2301      	movs	r3, #1
 800d540:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800d544:	e000      	b.n	800d548 <USB_ActivateEndpoint+0x7c>
      break;
 800d546:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800d548:	687a      	ldr	r2, [r7, #4]
 800d54a:	683b      	ldr	r3, [r7, #0]
 800d54c:	781b      	ldrb	r3, [r3, #0]
 800d54e:	009b      	lsls	r3, r3, #2
 800d550:	441a      	add	r2, r3
 800d552:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800d556:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d55a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d55e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d562:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d566:	b29b      	uxth	r3, r3
 800d568:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800d56a:	687a      	ldr	r2, [r7, #4]
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	781b      	ldrb	r3, [r3, #0]
 800d570:	009b      	lsls	r3, r3, #2
 800d572:	4413      	add	r3, r2
 800d574:	881b      	ldrh	r3, [r3, #0]
 800d576:	b29b      	uxth	r3, r3
 800d578:	b21b      	sxth	r3, r3
 800d57a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d57e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d582:	b21a      	sxth	r2, r3
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	b21b      	sxth	r3, r3
 800d58a:	4313      	orrs	r3, r2
 800d58c:	b21b      	sxth	r3, r3
 800d58e:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	683b      	ldr	r3, [r7, #0]
 800d596:	781b      	ldrb	r3, [r3, #0]
 800d598:	009b      	lsls	r3, r3, #2
 800d59a:	441a      	add	r2, r3
 800d59c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800d5a0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d5a4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d5a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d5ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d5b0:	b29b      	uxth	r3, r3
 800d5b2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	7b1b      	ldrb	r3, [r3, #12]
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	f040 8178 	bne.w	800d8ae <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800d5be:	683b      	ldr	r3, [r7, #0]
 800d5c0:	785b      	ldrb	r3, [r3, #1]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	f000 8084 	beq.w	800d6d0 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	61bb      	str	r3, [r7, #24]
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d5d2:	b29b      	uxth	r3, r3
 800d5d4:	461a      	mov	r2, r3
 800d5d6:	69bb      	ldr	r3, [r7, #24]
 800d5d8:	4413      	add	r3, r2
 800d5da:	61bb      	str	r3, [r7, #24]
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	781b      	ldrb	r3, [r3, #0]
 800d5e0:	00da      	lsls	r2, r3, #3
 800d5e2:	69bb      	ldr	r3, [r7, #24]
 800d5e4:	4413      	add	r3, r2
 800d5e6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d5ea:	617b      	str	r3, [r7, #20]
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	88db      	ldrh	r3, [r3, #6]
 800d5f0:	085b      	lsrs	r3, r3, #1
 800d5f2:	b29b      	uxth	r3, r3
 800d5f4:	005b      	lsls	r3, r3, #1
 800d5f6:	b29a      	uxth	r2, r3
 800d5f8:	697b      	ldr	r3, [r7, #20]
 800d5fa:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	4413      	add	r3, r2
 800d606:	881b      	ldrh	r3, [r3, #0]
 800d608:	827b      	strh	r3, [r7, #18]
 800d60a:	8a7b      	ldrh	r3, [r7, #18]
 800d60c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d610:	2b00      	cmp	r3, #0
 800d612:	d01b      	beq.n	800d64c <USB_ActivateEndpoint+0x180>
 800d614:	687a      	ldr	r2, [r7, #4]
 800d616:	683b      	ldr	r3, [r7, #0]
 800d618:	781b      	ldrb	r3, [r3, #0]
 800d61a:	009b      	lsls	r3, r3, #2
 800d61c:	4413      	add	r3, r2
 800d61e:	881b      	ldrh	r3, [r3, #0]
 800d620:	b29b      	uxth	r3, r3
 800d622:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d62a:	823b      	strh	r3, [r7, #16]
 800d62c:	687a      	ldr	r2, [r7, #4]
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	781b      	ldrb	r3, [r3, #0]
 800d632:	009b      	lsls	r3, r3, #2
 800d634:	441a      	add	r2, r3
 800d636:	8a3b      	ldrh	r3, [r7, #16]
 800d638:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d63c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d640:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d644:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d648:	b29b      	uxth	r3, r3
 800d64a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	78db      	ldrb	r3, [r3, #3]
 800d650:	2b01      	cmp	r3, #1
 800d652:	d020      	beq.n	800d696 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d654:	687a      	ldr	r2, [r7, #4]
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	781b      	ldrb	r3, [r3, #0]
 800d65a:	009b      	lsls	r3, r3, #2
 800d65c:	4413      	add	r3, r2
 800d65e:	881b      	ldrh	r3, [r3, #0]
 800d660:	b29b      	uxth	r3, r3
 800d662:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d666:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d66a:	81bb      	strh	r3, [r7, #12]
 800d66c:	89bb      	ldrh	r3, [r7, #12]
 800d66e:	f083 0320 	eor.w	r3, r3, #32
 800d672:	81bb      	strh	r3, [r7, #12]
 800d674:	687a      	ldr	r2, [r7, #4]
 800d676:	683b      	ldr	r3, [r7, #0]
 800d678:	781b      	ldrb	r3, [r3, #0]
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	441a      	add	r2, r3
 800d67e:	89bb      	ldrh	r3, [r7, #12]
 800d680:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d684:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d688:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d68c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d690:	b29b      	uxth	r3, r3
 800d692:	8013      	strh	r3, [r2, #0]
 800d694:	e2d5      	b.n	800dc42 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d696:	687a      	ldr	r2, [r7, #4]
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	009b      	lsls	r3, r3, #2
 800d69e:	4413      	add	r3, r2
 800d6a0:	881b      	ldrh	r3, [r3, #0]
 800d6a2:	b29b      	uxth	r3, r3
 800d6a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d6a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d6ac:	81fb      	strh	r3, [r7, #14]
 800d6ae:	687a      	ldr	r2, [r7, #4]
 800d6b0:	683b      	ldr	r3, [r7, #0]
 800d6b2:	781b      	ldrb	r3, [r3, #0]
 800d6b4:	009b      	lsls	r3, r3, #2
 800d6b6:	441a      	add	r2, r3
 800d6b8:	89fb      	ldrh	r3, [r7, #14]
 800d6ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d6be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d6c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d6c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d6ca:	b29b      	uxth	r3, r3
 800d6cc:	8013      	strh	r3, [r2, #0]
 800d6ce:	e2b8      	b.n	800dc42 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	633b      	str	r3, [r7, #48]	; 0x30
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d6da:	b29b      	uxth	r3, r3
 800d6dc:	461a      	mov	r2, r3
 800d6de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6e0:	4413      	add	r3, r2
 800d6e2:	633b      	str	r3, [r7, #48]	; 0x30
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	781b      	ldrb	r3, [r3, #0]
 800d6e8:	00da      	lsls	r2, r3, #3
 800d6ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ec:	4413      	add	r3, r2
 800d6ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d6f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	88db      	ldrh	r3, [r3, #6]
 800d6f8:	085b      	lsrs	r3, r3, #1
 800d6fa:	b29b      	uxth	r3, r3
 800d6fc:	005b      	lsls	r3, r3, #1
 800d6fe:	b29a      	uxth	r2, r3
 800d700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d702:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	62bb      	str	r3, [r7, #40]	; 0x28
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d70e:	b29b      	uxth	r3, r3
 800d710:	461a      	mov	r2, r3
 800d712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d714:	4413      	add	r3, r2
 800d716:	62bb      	str	r3, [r7, #40]	; 0x28
 800d718:	683b      	ldr	r3, [r7, #0]
 800d71a:	781b      	ldrb	r3, [r3, #0]
 800d71c:	00da      	lsls	r2, r3, #3
 800d71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d720:	4413      	add	r3, r2
 800d722:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800d726:	627b      	str	r3, [r7, #36]	; 0x24
 800d728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d72a:	881b      	ldrh	r3, [r3, #0]
 800d72c:	b29b      	uxth	r3, r3
 800d72e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d732:	b29a      	uxth	r2, r3
 800d734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d736:	801a      	strh	r2, [r3, #0]
 800d738:	683b      	ldr	r3, [r7, #0]
 800d73a:	691b      	ldr	r3, [r3, #16]
 800d73c:	2b3e      	cmp	r3, #62	; 0x3e
 800d73e:	d91d      	bls.n	800d77c <USB_ActivateEndpoint+0x2b0>
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	691b      	ldr	r3, [r3, #16]
 800d744:	095b      	lsrs	r3, r3, #5
 800d746:	66bb      	str	r3, [r7, #104]	; 0x68
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	691b      	ldr	r3, [r3, #16]
 800d74c:	f003 031f 	and.w	r3, r3, #31
 800d750:	2b00      	cmp	r3, #0
 800d752:	d102      	bne.n	800d75a <USB_ActivateEndpoint+0x28e>
 800d754:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d756:	3b01      	subs	r3, #1
 800d758:	66bb      	str	r3, [r7, #104]	; 0x68
 800d75a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d75c:	881b      	ldrh	r3, [r3, #0]
 800d75e:	b29a      	uxth	r2, r3
 800d760:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d762:	b29b      	uxth	r3, r3
 800d764:	029b      	lsls	r3, r3, #10
 800d766:	b29b      	uxth	r3, r3
 800d768:	4313      	orrs	r3, r2
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d770:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d774:	b29a      	uxth	r2, r3
 800d776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d778:	801a      	strh	r2, [r3, #0]
 800d77a:	e026      	b.n	800d7ca <USB_ActivateEndpoint+0x2fe>
 800d77c:	683b      	ldr	r3, [r7, #0]
 800d77e:	691b      	ldr	r3, [r3, #16]
 800d780:	2b00      	cmp	r3, #0
 800d782:	d10a      	bne.n	800d79a <USB_ActivateEndpoint+0x2ce>
 800d784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d786:	881b      	ldrh	r3, [r3, #0]
 800d788:	b29b      	uxth	r3, r3
 800d78a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d78e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d792:	b29a      	uxth	r2, r3
 800d794:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d796:	801a      	strh	r2, [r3, #0]
 800d798:	e017      	b.n	800d7ca <USB_ActivateEndpoint+0x2fe>
 800d79a:	683b      	ldr	r3, [r7, #0]
 800d79c:	691b      	ldr	r3, [r3, #16]
 800d79e:	085b      	lsrs	r3, r3, #1
 800d7a0:	66bb      	str	r3, [r7, #104]	; 0x68
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	691b      	ldr	r3, [r3, #16]
 800d7a6:	f003 0301 	and.w	r3, r3, #1
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d002      	beq.n	800d7b4 <USB_ActivateEndpoint+0x2e8>
 800d7ae:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	66bb      	str	r3, [r7, #104]	; 0x68
 800d7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7b6:	881b      	ldrh	r3, [r3, #0]
 800d7b8:	b29a      	uxth	r2, r3
 800d7ba:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d7bc:	b29b      	uxth	r3, r3
 800d7be:	029b      	lsls	r3, r3, #10
 800d7c0:	b29b      	uxth	r3, r3
 800d7c2:	4313      	orrs	r3, r2
 800d7c4:	b29a      	uxth	r2, r3
 800d7c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c8:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d7ca:	687a      	ldr	r2, [r7, #4]
 800d7cc:	683b      	ldr	r3, [r7, #0]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	009b      	lsls	r3, r3, #2
 800d7d2:	4413      	add	r3, r2
 800d7d4:	881b      	ldrh	r3, [r3, #0]
 800d7d6:	847b      	strh	r3, [r7, #34]	; 0x22
 800d7d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800d7da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d01b      	beq.n	800d81a <USB_ActivateEndpoint+0x34e>
 800d7e2:	687a      	ldr	r2, [r7, #4]
 800d7e4:	683b      	ldr	r3, [r7, #0]
 800d7e6:	781b      	ldrb	r3, [r3, #0]
 800d7e8:	009b      	lsls	r3, r3, #2
 800d7ea:	4413      	add	r3, r2
 800d7ec:	881b      	ldrh	r3, [r3, #0]
 800d7ee:	b29b      	uxth	r3, r3
 800d7f0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d7f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d7f8:	843b      	strh	r3, [r7, #32]
 800d7fa:	687a      	ldr	r2, [r7, #4]
 800d7fc:	683b      	ldr	r3, [r7, #0]
 800d7fe:	781b      	ldrb	r3, [r3, #0]
 800d800:	009b      	lsls	r3, r3, #2
 800d802:	441a      	add	r2, r3
 800d804:	8c3b      	ldrh	r3, [r7, #32]
 800d806:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d80a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d80e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d816:	b29b      	uxth	r3, r3
 800d818:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	781b      	ldrb	r3, [r3, #0]
 800d81e:	2b00      	cmp	r3, #0
 800d820:	d124      	bne.n	800d86c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d822:	687a      	ldr	r2, [r7, #4]
 800d824:	683b      	ldr	r3, [r7, #0]
 800d826:	781b      	ldrb	r3, [r3, #0]
 800d828:	009b      	lsls	r3, r3, #2
 800d82a:	4413      	add	r3, r2
 800d82c:	881b      	ldrh	r3, [r3, #0]
 800d82e:	b29b      	uxth	r3, r3
 800d830:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d834:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d838:	83bb      	strh	r3, [r7, #28]
 800d83a:	8bbb      	ldrh	r3, [r7, #28]
 800d83c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800d840:	83bb      	strh	r3, [r7, #28]
 800d842:	8bbb      	ldrh	r3, [r7, #28]
 800d844:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d848:	83bb      	strh	r3, [r7, #28]
 800d84a:	687a      	ldr	r2, [r7, #4]
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	781b      	ldrb	r3, [r3, #0]
 800d850:	009b      	lsls	r3, r3, #2
 800d852:	441a      	add	r2, r3
 800d854:	8bbb      	ldrh	r3, [r7, #28]
 800d856:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d85a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d85e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d866:	b29b      	uxth	r3, r3
 800d868:	8013      	strh	r3, [r2, #0]
 800d86a:	e1ea      	b.n	800dc42 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800d86c:	687a      	ldr	r2, [r7, #4]
 800d86e:	683b      	ldr	r3, [r7, #0]
 800d870:	781b      	ldrb	r3, [r3, #0]
 800d872:	009b      	lsls	r3, r3, #2
 800d874:	4413      	add	r3, r2
 800d876:	881b      	ldrh	r3, [r3, #0]
 800d878:	b29b      	uxth	r3, r3
 800d87a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d87e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d882:	83fb      	strh	r3, [r7, #30]
 800d884:	8bfb      	ldrh	r3, [r7, #30]
 800d886:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d88a:	83fb      	strh	r3, [r7, #30]
 800d88c:	687a      	ldr	r2, [r7, #4]
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	009b      	lsls	r3, r3, #2
 800d894:	441a      	add	r2, r3
 800d896:	8bfb      	ldrh	r3, [r7, #30]
 800d898:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d89c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d8a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d8a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8a8:	b29b      	uxth	r3, r3
 800d8aa:	8013      	strh	r3, [r2, #0]
 800d8ac:	e1c9      	b.n	800dc42 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	78db      	ldrb	r3, [r3, #3]
 800d8b2:	2b02      	cmp	r3, #2
 800d8b4:	d11e      	bne.n	800d8f4 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	683b      	ldr	r3, [r7, #0]
 800d8ba:	781b      	ldrb	r3, [r3, #0]
 800d8bc:	009b      	lsls	r3, r3, #2
 800d8be:	4413      	add	r3, r2
 800d8c0:	881b      	ldrh	r3, [r3, #0]
 800d8c2:	b29b      	uxth	r3, r3
 800d8c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d8c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d8cc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800d8d0:	687a      	ldr	r2, [r7, #4]
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	781b      	ldrb	r3, [r3, #0]
 800d8d6:	009b      	lsls	r3, r3, #2
 800d8d8:	441a      	add	r2, r3
 800d8da:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800d8de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d8e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d8e6:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800d8ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8ee:	b29b      	uxth	r3, r3
 800d8f0:	8013      	strh	r3, [r2, #0]
 800d8f2:	e01d      	b.n	800d930 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800d8f4:	687a      	ldr	r2, [r7, #4]
 800d8f6:	683b      	ldr	r3, [r7, #0]
 800d8f8:	781b      	ldrb	r3, [r3, #0]
 800d8fa:	009b      	lsls	r3, r3, #2
 800d8fc:	4413      	add	r3, r2
 800d8fe:	881b      	ldrh	r3, [r3, #0]
 800d900:	b29b      	uxth	r3, r3
 800d902:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800d906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d90a:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	781b      	ldrb	r3, [r3, #0]
 800d914:	009b      	lsls	r3, r3, #2
 800d916:	441a      	add	r2, r3
 800d918:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800d91c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d920:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d92c:	b29b      	uxth	r3, r3
 800d92e:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d93a:	b29b      	uxth	r3, r3
 800d93c:	461a      	mov	r2, r3
 800d93e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d940:	4413      	add	r3, r2
 800d942:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d944:	683b      	ldr	r3, [r7, #0]
 800d946:	781b      	ldrb	r3, [r3, #0]
 800d948:	00da      	lsls	r2, r3, #3
 800d94a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d94c:	4413      	add	r3, r2
 800d94e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d952:	65bb      	str	r3, [r7, #88]	; 0x58
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	891b      	ldrh	r3, [r3, #8]
 800d958:	085b      	lsrs	r3, r3, #1
 800d95a:	b29b      	uxth	r3, r3
 800d95c:	005b      	lsls	r3, r3, #1
 800d95e:	b29a      	uxth	r2, r3
 800d960:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d962:	801a      	strh	r2, [r3, #0]
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	657b      	str	r3, [r7, #84]	; 0x54
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800d96e:	b29b      	uxth	r3, r3
 800d970:	461a      	mov	r2, r3
 800d972:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d974:	4413      	add	r3, r2
 800d976:	657b      	str	r3, [r7, #84]	; 0x54
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	781b      	ldrb	r3, [r3, #0]
 800d97c:	00da      	lsls	r2, r3, #3
 800d97e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d980:	4413      	add	r3, r2
 800d982:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800d986:	653b      	str	r3, [r7, #80]	; 0x50
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	895b      	ldrh	r3, [r3, #10]
 800d98c:	085b      	lsrs	r3, r3, #1
 800d98e:	b29b      	uxth	r3, r3
 800d990:	005b      	lsls	r3, r3, #1
 800d992:	b29a      	uxth	r2, r3
 800d994:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d996:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800d998:	683b      	ldr	r3, [r7, #0]
 800d99a:	785b      	ldrb	r3, [r3, #1]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	f040 8093 	bne.w	800dac8 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d9a2:	687a      	ldr	r2, [r7, #4]
 800d9a4:	683b      	ldr	r3, [r7, #0]
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	009b      	lsls	r3, r3, #2
 800d9aa:	4413      	add	r3, r2
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800d9b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800d9b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d01b      	beq.n	800d9f6 <USB_ActivateEndpoint+0x52a>
 800d9be:	687a      	ldr	r2, [r7, #4]
 800d9c0:	683b      	ldr	r3, [r7, #0]
 800d9c2:	781b      	ldrb	r3, [r3, #0]
 800d9c4:	009b      	lsls	r3, r3, #2
 800d9c6:	4413      	add	r3, r2
 800d9c8:	881b      	ldrh	r3, [r3, #0]
 800d9ca:	b29b      	uxth	r3, r3
 800d9cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d9d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d9d4:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	683b      	ldr	r3, [r7, #0]
 800d9da:	781b      	ldrb	r3, [r3, #0]
 800d9dc:	009b      	lsls	r3, r3, #2
 800d9de:	441a      	add	r2, r3
 800d9e0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800d9e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d9e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d9ea:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d9ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d9f2:	b29b      	uxth	r3, r3
 800d9f4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d9f6:	687a      	ldr	r2, [r7, #4]
 800d9f8:	683b      	ldr	r3, [r7, #0]
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	009b      	lsls	r3, r3, #2
 800d9fe:	4413      	add	r3, r2
 800da00:	881b      	ldrh	r3, [r3, #0]
 800da02:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800da04:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800da06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d01b      	beq.n	800da46 <USB_ActivateEndpoint+0x57a>
 800da0e:	687a      	ldr	r2, [r7, #4]
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	781b      	ldrb	r3, [r3, #0]
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	4413      	add	r3, r2
 800da18:	881b      	ldrh	r3, [r3, #0]
 800da1a:	b29b      	uxth	r3, r3
 800da1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800da20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da24:	877b      	strh	r3, [r7, #58]	; 0x3a
 800da26:	687a      	ldr	r2, [r7, #4]
 800da28:	683b      	ldr	r3, [r7, #0]
 800da2a:	781b      	ldrb	r3, [r3, #0]
 800da2c:	009b      	lsls	r3, r3, #2
 800da2e:	441a      	add	r2, r3
 800da30:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800da32:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800da36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800da3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da3e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800da42:	b29b      	uxth	r3, r3
 800da44:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800da46:	687a      	ldr	r2, [r7, #4]
 800da48:	683b      	ldr	r3, [r7, #0]
 800da4a:	781b      	ldrb	r3, [r3, #0]
 800da4c:	009b      	lsls	r3, r3, #2
 800da4e:	4413      	add	r3, r2
 800da50:	881b      	ldrh	r3, [r3, #0]
 800da52:	b29b      	uxth	r3, r3
 800da54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800da58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800da5c:	873b      	strh	r3, [r7, #56]	; 0x38
 800da5e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800da60:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800da64:	873b      	strh	r3, [r7, #56]	; 0x38
 800da66:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800da68:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800da6c:	873b      	strh	r3, [r7, #56]	; 0x38
 800da6e:	687a      	ldr	r2, [r7, #4]
 800da70:	683b      	ldr	r3, [r7, #0]
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	009b      	lsls	r3, r3, #2
 800da76:	441a      	add	r2, r3
 800da78:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800da7a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800da7e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800da82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800da86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da8a:	b29b      	uxth	r3, r3
 800da8c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800da8e:	687a      	ldr	r2, [r7, #4]
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	781b      	ldrb	r3, [r3, #0]
 800da94:	009b      	lsls	r3, r3, #2
 800da96:	4413      	add	r3, r2
 800da98:	881b      	ldrh	r3, [r3, #0]
 800da9a:	b29b      	uxth	r3, r3
 800da9c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800daa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800daa4:	86fb      	strh	r3, [r7, #54]	; 0x36
 800daa6:	687a      	ldr	r2, [r7, #4]
 800daa8:	683b      	ldr	r3, [r7, #0]
 800daaa:	781b      	ldrb	r3, [r3, #0]
 800daac:	009b      	lsls	r3, r3, #2
 800daae:	441a      	add	r2, r3
 800dab0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800dab2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dab6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800daba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dabe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dac2:	b29b      	uxth	r3, r3
 800dac4:	8013      	strh	r3, [r2, #0]
 800dac6:	e0bc      	b.n	800dc42 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dac8:	687a      	ldr	r2, [r7, #4]
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	781b      	ldrb	r3, [r3, #0]
 800dace:	009b      	lsls	r3, r3, #2
 800dad0:	4413      	add	r3, r2
 800dad2:	881b      	ldrh	r3, [r3, #0]
 800dad4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800dad8:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800dadc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d01d      	beq.n	800db20 <USB_ActivateEndpoint+0x654>
 800dae4:	687a      	ldr	r2, [r7, #4]
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	781b      	ldrb	r3, [r3, #0]
 800daea:	009b      	lsls	r3, r3, #2
 800daec:	4413      	add	r3, r2
 800daee:	881b      	ldrh	r3, [r3, #0]
 800daf0:	b29b      	uxth	r3, r3
 800daf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800daf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dafa:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800dafe:	687a      	ldr	r2, [r7, #4]
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	781b      	ldrb	r3, [r3, #0]
 800db04:	009b      	lsls	r3, r3, #2
 800db06:	441a      	add	r2, r3
 800db08:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800db0c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800db10:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800db14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800db18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800db1c:	b29b      	uxth	r3, r3
 800db1e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800db20:	687a      	ldr	r2, [r7, #4]
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	009b      	lsls	r3, r3, #2
 800db28:	4413      	add	r3, r2
 800db2a:	881b      	ldrh	r3, [r3, #0]
 800db2c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800db30:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800db34:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db38:	2b00      	cmp	r3, #0
 800db3a:	d01d      	beq.n	800db78 <USB_ActivateEndpoint+0x6ac>
 800db3c:	687a      	ldr	r2, [r7, #4]
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	009b      	lsls	r3, r3, #2
 800db44:	4413      	add	r3, r2
 800db46:	881b      	ldrh	r3, [r3, #0]
 800db48:	b29b      	uxth	r3, r3
 800db4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800db52:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800db56:	687a      	ldr	r2, [r7, #4]
 800db58:	683b      	ldr	r3, [r7, #0]
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	009b      	lsls	r3, r3, #2
 800db5e:	441a      	add	r2, r3
 800db60:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800db64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800db68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800db6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800db70:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800db74:	b29b      	uxth	r3, r3
 800db76:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800db78:	683b      	ldr	r3, [r7, #0]
 800db7a:	78db      	ldrb	r3, [r3, #3]
 800db7c:	2b01      	cmp	r3, #1
 800db7e:	d024      	beq.n	800dbca <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800db80:	687a      	ldr	r2, [r7, #4]
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	781b      	ldrb	r3, [r3, #0]
 800db86:	009b      	lsls	r3, r3, #2
 800db88:	4413      	add	r3, r2
 800db8a:	881b      	ldrh	r3, [r3, #0]
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800db92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800db96:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800db9a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800db9e:	f083 0320 	eor.w	r3, r3, #32
 800dba2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800dba6:	687a      	ldr	r2, [r7, #4]
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	009b      	lsls	r3, r3, #2
 800dbae:	441a      	add	r2, r3
 800dbb0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800dbb4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dbb8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dbbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dbc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbc4:	b29b      	uxth	r3, r3
 800dbc6:	8013      	strh	r3, [r2, #0]
 800dbc8:	e01d      	b.n	800dc06 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dbca:	687a      	ldr	r2, [r7, #4]
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	781b      	ldrb	r3, [r3, #0]
 800dbd0:	009b      	lsls	r3, r3, #2
 800dbd2:	4413      	add	r3, r2
 800dbd4:	881b      	ldrh	r3, [r3, #0]
 800dbd6:	b29b      	uxth	r3, r3
 800dbd8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dbdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dbe0:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	683b      	ldr	r3, [r7, #0]
 800dbe8:	781b      	ldrb	r3, [r3, #0]
 800dbea:	009b      	lsls	r3, r3, #2
 800dbec:	441a      	add	r2, r3
 800dbee:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800dbf2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dbf6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dbfa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dbfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc02:	b29b      	uxth	r3, r3
 800dc04:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dc06:	687a      	ldr	r2, [r7, #4]
 800dc08:	683b      	ldr	r3, [r7, #0]
 800dc0a:	781b      	ldrb	r3, [r3, #0]
 800dc0c:	009b      	lsls	r3, r3, #2
 800dc0e:	4413      	add	r3, r2
 800dc10:	881b      	ldrh	r3, [r3, #0]
 800dc12:	b29b      	uxth	r3, r3
 800dc14:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dc18:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc1c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800dc20:	687a      	ldr	r2, [r7, #4]
 800dc22:	683b      	ldr	r3, [r7, #0]
 800dc24:	781b      	ldrb	r3, [r3, #0]
 800dc26:	009b      	lsls	r3, r3, #2
 800dc28:	441a      	add	r2, r3
 800dc2a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800dc2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dc32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dc36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dc3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc3e:	b29b      	uxth	r3, r3
 800dc40:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800dc42:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800dc46:	4618      	mov	r0, r3
 800dc48:	3774      	adds	r7, #116	; 0x74
 800dc4a:	46bd      	mov	sp, r7
 800dc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc50:	4770      	bx	lr
 800dc52:	bf00      	nop

0800dc54 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b08d      	sub	sp, #52	; 0x34
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	7b1b      	ldrb	r3, [r3, #12]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	f040 808e 	bne.w	800dd84 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800dc68:	683b      	ldr	r3, [r7, #0]
 800dc6a:	785b      	ldrb	r3, [r3, #1]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d044      	beq.n	800dcfa <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800dc70:	687a      	ldr	r2, [r7, #4]
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	009b      	lsls	r3, r3, #2
 800dc78:	4413      	add	r3, r2
 800dc7a:	881b      	ldrh	r3, [r3, #0]
 800dc7c:	81bb      	strh	r3, [r7, #12]
 800dc7e:	89bb      	ldrh	r3, [r7, #12]
 800dc80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d01b      	beq.n	800dcc0 <USB_DeactivateEndpoint+0x6c>
 800dc88:	687a      	ldr	r2, [r7, #4]
 800dc8a:	683b      	ldr	r3, [r7, #0]
 800dc8c:	781b      	ldrb	r3, [r3, #0]
 800dc8e:	009b      	lsls	r3, r3, #2
 800dc90:	4413      	add	r3, r2
 800dc92:	881b      	ldrh	r3, [r3, #0]
 800dc94:	b29b      	uxth	r3, r3
 800dc96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dc9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dc9e:	817b      	strh	r3, [r7, #10]
 800dca0:	687a      	ldr	r2, [r7, #4]
 800dca2:	683b      	ldr	r3, [r7, #0]
 800dca4:	781b      	ldrb	r3, [r3, #0]
 800dca6:	009b      	lsls	r3, r3, #2
 800dca8:	441a      	add	r2, r3
 800dcaa:	897b      	ldrh	r3, [r7, #10]
 800dcac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dcb0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dcb4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcb8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800dcbc:	b29b      	uxth	r3, r3
 800dcbe:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dcc0:	687a      	ldr	r2, [r7, #4]
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	781b      	ldrb	r3, [r3, #0]
 800dcc6:	009b      	lsls	r3, r3, #2
 800dcc8:	4413      	add	r3, r2
 800dcca:	881b      	ldrh	r3, [r3, #0]
 800dccc:	b29b      	uxth	r3, r3
 800dcce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dcd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dcd6:	813b      	strh	r3, [r7, #8]
 800dcd8:	687a      	ldr	r2, [r7, #4]
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	781b      	ldrb	r3, [r3, #0]
 800dcde:	009b      	lsls	r3, r3, #2
 800dce0:	441a      	add	r2, r3
 800dce2:	893b      	ldrh	r3, [r7, #8]
 800dce4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dce8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dcec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dcf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcf4:	b29b      	uxth	r3, r3
 800dcf6:	8013      	strh	r3, [r2, #0]
 800dcf8:	e192      	b.n	800e020 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	683b      	ldr	r3, [r7, #0]
 800dcfe:	781b      	ldrb	r3, [r3, #0]
 800dd00:	009b      	lsls	r3, r3, #2
 800dd02:	4413      	add	r3, r2
 800dd04:	881b      	ldrh	r3, [r3, #0]
 800dd06:	827b      	strh	r3, [r7, #18]
 800dd08:	8a7b      	ldrh	r3, [r7, #18]
 800dd0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d01b      	beq.n	800dd4a <USB_DeactivateEndpoint+0xf6>
 800dd12:	687a      	ldr	r2, [r7, #4]
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	781b      	ldrb	r3, [r3, #0]
 800dd18:	009b      	lsls	r3, r3, #2
 800dd1a:	4413      	add	r3, r2
 800dd1c:	881b      	ldrh	r3, [r3, #0]
 800dd1e:	b29b      	uxth	r3, r3
 800dd20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dd24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd28:	823b      	strh	r3, [r7, #16]
 800dd2a:	687a      	ldr	r2, [r7, #4]
 800dd2c:	683b      	ldr	r3, [r7, #0]
 800dd2e:	781b      	ldrb	r3, [r3, #0]
 800dd30:	009b      	lsls	r3, r3, #2
 800dd32:	441a      	add	r2, r3
 800dd34:	8a3b      	ldrh	r3, [r7, #16]
 800dd36:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dd3a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dd3e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dd42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd46:	b29b      	uxth	r3, r3
 800dd48:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dd4a:	687a      	ldr	r2, [r7, #4]
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	781b      	ldrb	r3, [r3, #0]
 800dd50:	009b      	lsls	r3, r3, #2
 800dd52:	4413      	add	r3, r2
 800dd54:	881b      	ldrh	r3, [r3, #0]
 800dd56:	b29b      	uxth	r3, r3
 800dd58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dd5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dd60:	81fb      	strh	r3, [r7, #14]
 800dd62:	687a      	ldr	r2, [r7, #4]
 800dd64:	683b      	ldr	r3, [r7, #0]
 800dd66:	781b      	ldrb	r3, [r3, #0]
 800dd68:	009b      	lsls	r3, r3, #2
 800dd6a:	441a      	add	r2, r3
 800dd6c:	89fb      	ldrh	r3, [r7, #14]
 800dd6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dd72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dd76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dd7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd7e:	b29b      	uxth	r3, r3
 800dd80:	8013      	strh	r3, [r2, #0]
 800dd82:	e14d      	b.n	800e020 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800dd84:	683b      	ldr	r3, [r7, #0]
 800dd86:	785b      	ldrb	r3, [r3, #1]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	f040 80a5 	bne.w	800ded8 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800dd8e:	687a      	ldr	r2, [r7, #4]
 800dd90:	683b      	ldr	r3, [r7, #0]
 800dd92:	781b      	ldrb	r3, [r3, #0]
 800dd94:	009b      	lsls	r3, r3, #2
 800dd96:	4413      	add	r3, r2
 800dd98:	881b      	ldrh	r3, [r3, #0]
 800dd9a:	843b      	strh	r3, [r7, #32]
 800dd9c:	8c3b      	ldrh	r3, [r7, #32]
 800dd9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d01b      	beq.n	800ddde <USB_DeactivateEndpoint+0x18a>
 800dda6:	687a      	ldr	r2, [r7, #4]
 800dda8:	683b      	ldr	r3, [r7, #0]
 800ddaa:	781b      	ldrb	r3, [r3, #0]
 800ddac:	009b      	lsls	r3, r3, #2
 800ddae:	4413      	add	r3, r2
 800ddb0:	881b      	ldrh	r3, [r3, #0]
 800ddb2:	b29b      	uxth	r3, r3
 800ddb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ddb8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ddbc:	83fb      	strh	r3, [r7, #30]
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	683b      	ldr	r3, [r7, #0]
 800ddc2:	781b      	ldrb	r3, [r3, #0]
 800ddc4:	009b      	lsls	r3, r3, #2
 800ddc6:	441a      	add	r2, r3
 800ddc8:	8bfb      	ldrh	r3, [r7, #30]
 800ddca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ddce:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ddd2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ddd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ddda:	b29b      	uxth	r3, r3
 800dddc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ddde:	687a      	ldr	r2, [r7, #4]
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	781b      	ldrb	r3, [r3, #0]
 800dde4:	009b      	lsls	r3, r3, #2
 800dde6:	4413      	add	r3, r2
 800dde8:	881b      	ldrh	r3, [r3, #0]
 800ddea:	83bb      	strh	r3, [r7, #28]
 800ddec:	8bbb      	ldrh	r3, [r7, #28]
 800ddee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d01b      	beq.n	800de2e <USB_DeactivateEndpoint+0x1da>
 800ddf6:	687a      	ldr	r2, [r7, #4]
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	781b      	ldrb	r3, [r3, #0]
 800ddfc:	009b      	lsls	r3, r3, #2
 800ddfe:	4413      	add	r3, r2
 800de00:	881b      	ldrh	r3, [r3, #0]
 800de02:	b29b      	uxth	r3, r3
 800de04:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de0c:	837b      	strh	r3, [r7, #26]
 800de0e:	687a      	ldr	r2, [r7, #4]
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	009b      	lsls	r3, r3, #2
 800de16:	441a      	add	r2, r3
 800de18:	8b7b      	ldrh	r3, [r7, #26]
 800de1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800de2a:	b29b      	uxth	r3, r3
 800de2c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	683b      	ldr	r3, [r7, #0]
 800de32:	781b      	ldrb	r3, [r3, #0]
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	4413      	add	r3, r2
 800de38:	881b      	ldrh	r3, [r3, #0]
 800de3a:	b29b      	uxth	r3, r3
 800de3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800de40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de44:	833b      	strh	r3, [r7, #24]
 800de46:	687a      	ldr	r2, [r7, #4]
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	781b      	ldrb	r3, [r3, #0]
 800de4c:	009b      	lsls	r3, r3, #2
 800de4e:	441a      	add	r2, r3
 800de50:	8b3b      	ldrh	r3, [r7, #24]
 800de52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de5e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800de62:	b29b      	uxth	r3, r3
 800de64:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800de66:	687a      	ldr	r2, [r7, #4]
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	4413      	add	r3, r2
 800de70:	881b      	ldrh	r3, [r3, #0]
 800de72:	b29b      	uxth	r3, r3
 800de74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800de78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800de7c:	82fb      	strh	r3, [r7, #22]
 800de7e:	687a      	ldr	r2, [r7, #4]
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	781b      	ldrb	r3, [r3, #0]
 800de84:	009b      	lsls	r3, r3, #2
 800de86:	441a      	add	r2, r3
 800de88:	8afb      	ldrh	r3, [r7, #22]
 800de8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800de8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800de92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800de96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800de9e:	687a      	ldr	r2, [r7, #4]
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	781b      	ldrb	r3, [r3, #0]
 800dea4:	009b      	lsls	r3, r3, #2
 800dea6:	4413      	add	r3, r2
 800dea8:	881b      	ldrh	r3, [r3, #0]
 800deaa:	b29b      	uxth	r3, r3
 800deac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800deb0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800deb4:	82bb      	strh	r3, [r7, #20]
 800deb6:	687a      	ldr	r2, [r7, #4]
 800deb8:	683b      	ldr	r3, [r7, #0]
 800deba:	781b      	ldrb	r3, [r3, #0]
 800debc:	009b      	lsls	r3, r3, #2
 800debe:	441a      	add	r2, r3
 800dec0:	8abb      	ldrh	r3, [r7, #20]
 800dec2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dec6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800deca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dece:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ded2:	b29b      	uxth	r3, r3
 800ded4:	8013      	strh	r3, [r2, #0]
 800ded6:	e0a3      	b.n	800e020 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ded8:	687a      	ldr	r2, [r7, #4]
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	009b      	lsls	r3, r3, #2
 800dee0:	4413      	add	r3, r2
 800dee2:	881b      	ldrh	r3, [r3, #0]
 800dee4:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800dee6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dee8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800deec:	2b00      	cmp	r3, #0
 800deee:	d01b      	beq.n	800df28 <USB_DeactivateEndpoint+0x2d4>
 800def0:	687a      	ldr	r2, [r7, #4]
 800def2:	683b      	ldr	r3, [r7, #0]
 800def4:	781b      	ldrb	r3, [r3, #0]
 800def6:	009b      	lsls	r3, r3, #2
 800def8:	4413      	add	r3, r2
 800defa:	881b      	ldrh	r3, [r3, #0]
 800defc:	b29b      	uxth	r3, r3
 800defe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df06:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800df08:	687a      	ldr	r2, [r7, #4]
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	009b      	lsls	r3, r3, #2
 800df10:	441a      	add	r2, r3
 800df12:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800df14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df1c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800df20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800df24:	b29b      	uxth	r3, r3
 800df26:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800df28:	687a      	ldr	r2, [r7, #4]
 800df2a:	683b      	ldr	r3, [r7, #0]
 800df2c:	781b      	ldrb	r3, [r3, #0]
 800df2e:	009b      	lsls	r3, r3, #2
 800df30:	4413      	add	r3, r2
 800df32:	881b      	ldrh	r3, [r3, #0]
 800df34:	857b      	strh	r3, [r7, #42]	; 0x2a
 800df36:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800df38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d01b      	beq.n	800df78 <USB_DeactivateEndpoint+0x324>
 800df40:	687a      	ldr	r2, [r7, #4]
 800df42:	683b      	ldr	r3, [r7, #0]
 800df44:	781b      	ldrb	r3, [r3, #0]
 800df46:	009b      	lsls	r3, r3, #2
 800df48:	4413      	add	r3, r2
 800df4a:	881b      	ldrh	r3, [r3, #0]
 800df4c:	b29b      	uxth	r3, r3
 800df4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df56:	853b      	strh	r3, [r7, #40]	; 0x28
 800df58:	687a      	ldr	r2, [r7, #4]
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	009b      	lsls	r3, r3, #2
 800df60:	441a      	add	r2, r3
 800df62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800df64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800df68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800df6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800df70:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800df74:	b29b      	uxth	r3, r3
 800df76:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800df78:	687a      	ldr	r2, [r7, #4]
 800df7a:	683b      	ldr	r3, [r7, #0]
 800df7c:	781b      	ldrb	r3, [r3, #0]
 800df7e:	009b      	lsls	r3, r3, #2
 800df80:	4413      	add	r3, r2
 800df82:	881b      	ldrh	r3, [r3, #0]
 800df84:	b29b      	uxth	r3, r3
 800df86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800df8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800df8e:	84fb      	strh	r3, [r7, #38]	; 0x26
 800df90:	687a      	ldr	r2, [r7, #4]
 800df92:	683b      	ldr	r3, [r7, #0]
 800df94:	781b      	ldrb	r3, [r3, #0]
 800df96:	009b      	lsls	r3, r3, #2
 800df98:	441a      	add	r2, r3
 800df9a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800df9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dfa0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dfa4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800dfa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfac:	b29b      	uxth	r3, r3
 800dfae:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800dfb0:	687a      	ldr	r2, [r7, #4]
 800dfb2:	683b      	ldr	r3, [r7, #0]
 800dfb4:	781b      	ldrb	r3, [r3, #0]
 800dfb6:	009b      	lsls	r3, r3, #2
 800dfb8:	4413      	add	r3, r2
 800dfba:	881b      	ldrh	r3, [r3, #0]
 800dfbc:	b29b      	uxth	r3, r3
 800dfbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800dfc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800dfc6:	84bb      	strh	r3, [r7, #36]	; 0x24
 800dfc8:	687a      	ldr	r2, [r7, #4]
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	781b      	ldrb	r3, [r3, #0]
 800dfce:	009b      	lsls	r3, r3, #2
 800dfd0:	441a      	add	r2, r3
 800dfd2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800dfd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800dfd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800dfdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800dfe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dfe4:	b29b      	uxth	r3, r3
 800dfe6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800dfe8:	687a      	ldr	r2, [r7, #4]
 800dfea:	683b      	ldr	r3, [r7, #0]
 800dfec:	781b      	ldrb	r3, [r3, #0]
 800dfee:	009b      	lsls	r3, r3, #2
 800dff0:	4413      	add	r3, r2
 800dff2:	881b      	ldrh	r3, [r3, #0]
 800dff4:	b29b      	uxth	r3, r3
 800dff6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800dffa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800dffe:	847b      	strh	r3, [r7, #34]	; 0x22
 800e000:	687a      	ldr	r2, [r7, #4]
 800e002:	683b      	ldr	r3, [r7, #0]
 800e004:	781b      	ldrb	r3, [r3, #0]
 800e006:	009b      	lsls	r3, r3, #2
 800e008:	441a      	add	r2, r3
 800e00a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800e00c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e010:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e014:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e018:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e01c:	b29b      	uxth	r3, r3
 800e01e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800e020:	2300      	movs	r3, #0
}
 800e022:	4618      	mov	r0, r3
 800e024:	3734      	adds	r7, #52	; 0x34
 800e026:	46bd      	mov	sp, r7
 800e028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e02c:	4770      	bx	lr

0800e02e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e02e:	b580      	push	{r7, lr}
 800e030:	b0c2      	sub	sp, #264	; 0x108
 800e032:	af00      	add	r7, sp, #0
 800e034:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e038:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e03c:	6018      	str	r0, [r3, #0]
 800e03e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e042:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e046:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e048:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e04c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	785b      	ldrb	r3, [r3, #1]
 800e054:	2b01      	cmp	r3, #1
 800e056:	f040 86b7 	bne.w	800edc8 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800e05a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e05e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	699a      	ldr	r2, [r3, #24]
 800e066:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e06a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e06e:	681b      	ldr	r3, [r3, #0]
 800e070:	691b      	ldr	r3, [r3, #16]
 800e072:	429a      	cmp	r2, r3
 800e074:	d908      	bls.n	800e088 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800e076:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e07a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	691b      	ldr	r3, [r3, #16]
 800e082:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800e086:	e007      	b.n	800e098 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800e088:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e08c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	699b      	ldr	r3, [r3, #24]
 800e094:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800e098:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e09c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	7b1b      	ldrb	r3, [r3, #12]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d13a      	bne.n	800e11e <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800e0a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e0ac:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	6959      	ldr	r1, [r3, #20]
 800e0b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e0b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	88da      	ldrh	r2, [r3, #6]
 800e0c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e0c4:	b29b      	uxth	r3, r3
 800e0c6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e0ca:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e0ce:	6800      	ldr	r0, [r0, #0]
 800e0d0:	f001 fcb9 	bl	800fa46 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e0d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e0d8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	613b      	str	r3, [r7, #16]
 800e0e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e0e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e0ee:	b29b      	uxth	r3, r3
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	693b      	ldr	r3, [r7, #16]
 800e0f4:	4413      	add	r3, r2
 800e0f6:	613b      	str	r3, [r7, #16]
 800e0f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e0fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	781b      	ldrb	r3, [r3, #0]
 800e104:	00da      	lsls	r2, r3, #3
 800e106:	693b      	ldr	r3, [r7, #16]
 800e108:	4413      	add	r3, r2
 800e10a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e10e:	60fb      	str	r3, [r7, #12]
 800e110:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e114:	b29a      	uxth	r2, r3
 800e116:	68fb      	ldr	r3, [r7, #12]
 800e118:	801a      	strh	r2, [r3, #0]
 800e11a:	f000 be1f 	b.w	800ed5c <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800e11e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e122:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	78db      	ldrb	r3, [r3, #3]
 800e12a:	2b02      	cmp	r3, #2
 800e12c:	f040 8462 	bne.w	800e9f4 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800e130:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e134:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	6a1a      	ldr	r2, [r3, #32]
 800e13c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e140:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e144:	681b      	ldr	r3, [r3, #0]
 800e146:	691b      	ldr	r3, [r3, #16]
 800e148:	429a      	cmp	r2, r3
 800e14a:	f240 83df 	bls.w	800e90c <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800e14e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e152:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e156:	681a      	ldr	r2, [r3, #0]
 800e158:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e15c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	781b      	ldrb	r3, [r3, #0]
 800e164:	009b      	lsls	r3, r3, #2
 800e166:	4413      	add	r3, r2
 800e168:	881b      	ldrh	r3, [r3, #0]
 800e16a:	b29b      	uxth	r3, r3
 800e16c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e170:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e174:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800e178:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e17c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e180:	681a      	ldr	r2, [r3, #0]
 800e182:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e186:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	781b      	ldrb	r3, [r3, #0]
 800e18e:	009b      	lsls	r3, r3, #2
 800e190:	441a      	add	r2, r3
 800e192:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800e196:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e19a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e19e:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800e1a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1a6:	b29b      	uxth	r3, r3
 800e1a8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800e1aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e1ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	6a1a      	ldr	r2, [r3, #32]
 800e1b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e1ba:	1ad2      	subs	r2, r2, r3
 800e1bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e1c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800e1c8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e1cc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e1d0:	681a      	ldr	r2, [r3, #0]
 800e1d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e1d6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e1da:	681b      	ldr	r3, [r3, #0]
 800e1dc:	781b      	ldrb	r3, [r3, #0]
 800e1de:	009b      	lsls	r3, r3, #2
 800e1e0:	4413      	add	r3, r2
 800e1e2:	881b      	ldrh	r3, [r3, #0]
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e1ea:	2b00      	cmp	r3, #0
 800e1ec:	f000 81c7 	beq.w	800e57e <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e1f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e1f4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	633b      	str	r3, [r7, #48]	; 0x30
 800e1fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e200:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	785b      	ldrb	r3, [r3, #1]
 800e208:	2b00      	cmp	r3, #0
 800e20a:	d177      	bne.n	800e2fc <USB_EPStartXfer+0x2ce>
 800e20c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e210:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	62bb      	str	r3, [r7, #40]	; 0x28
 800e218:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e21c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e220:	681b      	ldr	r3, [r3, #0]
 800e222:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e226:	b29b      	uxth	r3, r3
 800e228:	461a      	mov	r2, r3
 800e22a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e22c:	4413      	add	r3, r2
 800e22e:	62bb      	str	r3, [r7, #40]	; 0x28
 800e230:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e234:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	781b      	ldrb	r3, [r3, #0]
 800e23c:	00da      	lsls	r2, r3, #3
 800e23e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e240:	4413      	add	r3, r2
 800e242:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e246:	627b      	str	r3, [r7, #36]	; 0x24
 800e248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e24a:	881b      	ldrh	r3, [r3, #0]
 800e24c:	b29b      	uxth	r3, r3
 800e24e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e252:	b29a      	uxth	r2, r3
 800e254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e256:	801a      	strh	r2, [r3, #0]
 800e258:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e25c:	2b3e      	cmp	r3, #62	; 0x3e
 800e25e:	d921      	bls.n	800e2a4 <USB_EPStartXfer+0x276>
 800e260:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e264:	095b      	lsrs	r3, r3, #5
 800e266:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e26a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e26e:	f003 031f 	and.w	r3, r3, #31
 800e272:	2b00      	cmp	r3, #0
 800e274:	d104      	bne.n	800e280 <USB_EPStartXfer+0x252>
 800e276:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e27a:	3b01      	subs	r3, #1
 800e27c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e282:	881b      	ldrh	r3, [r3, #0]
 800e284:	b29a      	uxth	r2, r3
 800e286:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e28a:	b29b      	uxth	r3, r3
 800e28c:	029b      	lsls	r3, r3, #10
 800e28e:	b29b      	uxth	r3, r3
 800e290:	4313      	orrs	r3, r2
 800e292:	b29b      	uxth	r3, r3
 800e294:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e298:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e29c:	b29a      	uxth	r2, r3
 800e29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2a0:	801a      	strh	r2, [r3, #0]
 800e2a2:	e050      	b.n	800e346 <USB_EPStartXfer+0x318>
 800e2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e2a8:	2b00      	cmp	r3, #0
 800e2aa:	d10a      	bne.n	800e2c2 <USB_EPStartXfer+0x294>
 800e2ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ae:	881b      	ldrh	r3, [r3, #0]
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e2b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e2ba:	b29a      	uxth	r2, r3
 800e2bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2be:	801a      	strh	r2, [r3, #0]
 800e2c0:	e041      	b.n	800e346 <USB_EPStartXfer+0x318>
 800e2c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e2c6:	085b      	lsrs	r3, r3, #1
 800e2c8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e2cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e2d0:	f003 0301 	and.w	r3, r3, #1
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d004      	beq.n	800e2e2 <USB_EPStartXfer+0x2b4>
 800e2d8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e2dc:	3301      	adds	r3, #1
 800e2de:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800e2e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e4:	881b      	ldrh	r3, [r3, #0]
 800e2e6:	b29a      	uxth	r2, r3
 800e2e8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	029b      	lsls	r3, r3, #10
 800e2f0:	b29b      	uxth	r3, r3
 800e2f2:	4313      	orrs	r3, r2
 800e2f4:	b29a      	uxth	r2, r3
 800e2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2f8:	801a      	strh	r2, [r3, #0]
 800e2fa:	e024      	b.n	800e346 <USB_EPStartXfer+0x318>
 800e2fc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e300:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	785b      	ldrb	r3, [r3, #1]
 800e308:	2b01      	cmp	r3, #1
 800e30a:	d11c      	bne.n	800e346 <USB_EPStartXfer+0x318>
 800e30c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e310:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	461a      	mov	r2, r3
 800e31e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e320:	4413      	add	r3, r2
 800e322:	633b      	str	r3, [r7, #48]	; 0x30
 800e324:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e328:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	781b      	ldrb	r3, [r3, #0]
 800e330:	00da      	lsls	r2, r3, #3
 800e332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e334:	4413      	add	r3, r2
 800e336:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e33a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e33c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e340:	b29a      	uxth	r2, r3
 800e342:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e344:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e346:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e34a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	895b      	ldrh	r3, [r3, #10]
 800e352:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e35a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	6959      	ldr	r1, [r3, #20]
 800e362:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e366:	b29b      	uxth	r3, r3
 800e368:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800e36c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e370:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e374:	6800      	ldr	r0, [r0, #0]
 800e376:	f001 fb66 	bl	800fa46 <USB_WritePMA>
            ep->xfer_buff += len;
 800e37a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e37e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	695a      	ldr	r2, [r3, #20]
 800e386:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e38a:	441a      	add	r2, r3
 800e38c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e390:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e398:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e39c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	6a1a      	ldr	r2, [r3, #32]
 800e3a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	691b      	ldr	r3, [r3, #16]
 800e3b0:	429a      	cmp	r2, r3
 800e3b2:	d90f      	bls.n	800e3d4 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800e3b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	6a1a      	ldr	r2, [r3, #32]
 800e3c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e3c4:	1ad2      	subs	r2, r2, r3
 800e3c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	621a      	str	r2, [r3, #32]
 800e3d2:	e00e      	b.n	800e3f2 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800e3d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	6a1b      	ldr	r3, [r3, #32]
 800e3e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800e3e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	2200      	movs	r2, #0
 800e3f0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e3f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e3f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e3fa:	681b      	ldr	r3, [r3, #0]
 800e3fc:	785b      	ldrb	r3, [r3, #1]
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d177      	bne.n	800e4f2 <USB_EPStartXfer+0x4c4>
 800e402:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e406:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	61bb      	str	r3, [r7, #24]
 800e40e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e412:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e41c:	b29b      	uxth	r3, r3
 800e41e:	461a      	mov	r2, r3
 800e420:	69bb      	ldr	r3, [r7, #24]
 800e422:	4413      	add	r3, r2
 800e424:	61bb      	str	r3, [r7, #24]
 800e426:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e42a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	781b      	ldrb	r3, [r3, #0]
 800e432:	00da      	lsls	r2, r3, #3
 800e434:	69bb      	ldr	r3, [r7, #24]
 800e436:	4413      	add	r3, r2
 800e438:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e43c:	617b      	str	r3, [r7, #20]
 800e43e:	697b      	ldr	r3, [r7, #20]
 800e440:	881b      	ldrh	r3, [r3, #0]
 800e442:	b29b      	uxth	r3, r3
 800e444:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e448:	b29a      	uxth	r2, r3
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	801a      	strh	r2, [r3, #0]
 800e44e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e452:	2b3e      	cmp	r3, #62	; 0x3e
 800e454:	d921      	bls.n	800e49a <USB_EPStartXfer+0x46c>
 800e456:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e45a:	095b      	lsrs	r3, r3, #5
 800e45c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800e460:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e464:	f003 031f 	and.w	r3, r3, #31
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d104      	bne.n	800e476 <USB_EPStartXfer+0x448>
 800e46c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e470:	3b01      	subs	r3, #1
 800e472:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800e476:	697b      	ldr	r3, [r7, #20]
 800e478:	881b      	ldrh	r3, [r3, #0]
 800e47a:	b29a      	uxth	r2, r3
 800e47c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e480:	b29b      	uxth	r3, r3
 800e482:	029b      	lsls	r3, r3, #10
 800e484:	b29b      	uxth	r3, r3
 800e486:	4313      	orrs	r3, r2
 800e488:	b29b      	uxth	r3, r3
 800e48a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e48e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e492:	b29a      	uxth	r2, r3
 800e494:	697b      	ldr	r3, [r7, #20]
 800e496:	801a      	strh	r2, [r3, #0]
 800e498:	e056      	b.n	800e548 <USB_EPStartXfer+0x51a>
 800e49a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d10a      	bne.n	800e4b8 <USB_EPStartXfer+0x48a>
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	881b      	ldrh	r3, [r3, #0]
 800e4a6:	b29b      	uxth	r3, r3
 800e4a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e4ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e4b0:	b29a      	uxth	r2, r3
 800e4b2:	697b      	ldr	r3, [r7, #20]
 800e4b4:	801a      	strh	r2, [r3, #0]
 800e4b6:	e047      	b.n	800e548 <USB_EPStartXfer+0x51a>
 800e4b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e4bc:	085b      	lsrs	r3, r3, #1
 800e4be:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800e4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e4c6:	f003 0301 	and.w	r3, r3, #1
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	d004      	beq.n	800e4d8 <USB_EPStartXfer+0x4aa>
 800e4ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e4d2:	3301      	adds	r3, #1
 800e4d4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800e4d8:	697b      	ldr	r3, [r7, #20]
 800e4da:	881b      	ldrh	r3, [r3, #0]
 800e4dc:	b29a      	uxth	r2, r3
 800e4de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800e4e2:	b29b      	uxth	r3, r3
 800e4e4:	029b      	lsls	r3, r3, #10
 800e4e6:	b29b      	uxth	r3, r3
 800e4e8:	4313      	orrs	r3, r2
 800e4ea:	b29a      	uxth	r2, r3
 800e4ec:	697b      	ldr	r3, [r7, #20]
 800e4ee:	801a      	strh	r2, [r3, #0]
 800e4f0:	e02a      	b.n	800e548 <USB_EPStartXfer+0x51a>
 800e4f2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e4f6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	785b      	ldrb	r3, [r3, #1]
 800e4fe:	2b01      	cmp	r3, #1
 800e500:	d122      	bne.n	800e548 <USB_EPStartXfer+0x51a>
 800e502:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e506:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	623b      	str	r3, [r7, #32]
 800e50e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e512:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e51c:	b29b      	uxth	r3, r3
 800e51e:	461a      	mov	r2, r3
 800e520:	6a3b      	ldr	r3, [r7, #32]
 800e522:	4413      	add	r3, r2
 800e524:	623b      	str	r3, [r7, #32]
 800e526:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e52a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	781b      	ldrb	r3, [r3, #0]
 800e532:	00da      	lsls	r2, r3, #3
 800e534:	6a3b      	ldr	r3, [r7, #32]
 800e536:	4413      	add	r3, r2
 800e538:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e53c:	61fb      	str	r3, [r7, #28]
 800e53e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e542:	b29a      	uxth	r2, r3
 800e544:	69fb      	ldr	r3, [r7, #28]
 800e546:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e54c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	891b      	ldrh	r3, [r3, #8]
 800e554:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e558:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e55c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	6959      	ldr	r1, [r3, #20]
 800e564:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e568:	b29b      	uxth	r3, r3
 800e56a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800e56e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e572:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e576:	6800      	ldr	r0, [r0, #0]
 800e578:	f001 fa65 	bl	800fa46 <USB_WritePMA>
 800e57c:	e3ee      	b.n	800ed5c <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800e57e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e582:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	785b      	ldrb	r3, [r3, #1]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d177      	bne.n	800e67e <USB_EPStartXfer+0x650>
 800e58e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e592:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	64bb      	str	r3, [r7, #72]	; 0x48
 800e59a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e59e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e5a2:	681b      	ldr	r3, [r3, #0]
 800e5a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e5a8:	b29b      	uxth	r3, r3
 800e5aa:	461a      	mov	r2, r3
 800e5ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e5ae:	4413      	add	r3, r2
 800e5b0:	64bb      	str	r3, [r7, #72]	; 0x48
 800e5b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e5b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	781b      	ldrb	r3, [r3, #0]
 800e5be:	00da      	lsls	r2, r3, #3
 800e5c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e5c2:	4413      	add	r3, r2
 800e5c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e5c8:	647b      	str	r3, [r7, #68]	; 0x44
 800e5ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e5cc:	881b      	ldrh	r3, [r3, #0]
 800e5ce:	b29b      	uxth	r3, r3
 800e5d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e5d4:	b29a      	uxth	r2, r3
 800e5d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e5d8:	801a      	strh	r2, [r3, #0]
 800e5da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e5de:	2b3e      	cmp	r3, #62	; 0x3e
 800e5e0:	d921      	bls.n	800e626 <USB_EPStartXfer+0x5f8>
 800e5e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e5e6:	095b      	lsrs	r3, r3, #5
 800e5e8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800e5ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e5f0:	f003 031f 	and.w	r3, r3, #31
 800e5f4:	2b00      	cmp	r3, #0
 800e5f6:	d104      	bne.n	800e602 <USB_EPStartXfer+0x5d4>
 800e5f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e5fc:	3b01      	subs	r3, #1
 800e5fe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800e602:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e604:	881b      	ldrh	r3, [r3, #0]
 800e606:	b29a      	uxth	r2, r3
 800e608:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	029b      	lsls	r3, r3, #10
 800e610:	b29b      	uxth	r3, r3
 800e612:	4313      	orrs	r3, r2
 800e614:	b29b      	uxth	r3, r3
 800e616:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e61a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e61e:	b29a      	uxth	r2, r3
 800e620:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e622:	801a      	strh	r2, [r3, #0]
 800e624:	e056      	b.n	800e6d4 <USB_EPStartXfer+0x6a6>
 800e626:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d10a      	bne.n	800e644 <USB_EPStartXfer+0x616>
 800e62e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e630:	881b      	ldrh	r3, [r3, #0]
 800e632:	b29b      	uxth	r3, r3
 800e634:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e638:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e63c:	b29a      	uxth	r2, r3
 800e63e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e640:	801a      	strh	r2, [r3, #0]
 800e642:	e047      	b.n	800e6d4 <USB_EPStartXfer+0x6a6>
 800e644:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e648:	085b      	lsrs	r3, r3, #1
 800e64a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800e64e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e652:	f003 0301 	and.w	r3, r3, #1
 800e656:	2b00      	cmp	r3, #0
 800e658:	d004      	beq.n	800e664 <USB_EPStartXfer+0x636>
 800e65a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e65e:	3301      	adds	r3, #1
 800e660:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800e664:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e666:	881b      	ldrh	r3, [r3, #0]
 800e668:	b29a      	uxth	r2, r3
 800e66a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800e66e:	b29b      	uxth	r3, r3
 800e670:	029b      	lsls	r3, r3, #10
 800e672:	b29b      	uxth	r3, r3
 800e674:	4313      	orrs	r3, r2
 800e676:	b29a      	uxth	r2, r3
 800e678:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e67a:	801a      	strh	r2, [r3, #0]
 800e67c:	e02a      	b.n	800e6d4 <USB_EPStartXfer+0x6a6>
 800e67e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e682:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e686:	681b      	ldr	r3, [r3, #0]
 800e688:	785b      	ldrb	r3, [r3, #1]
 800e68a:	2b01      	cmp	r3, #1
 800e68c:	d122      	bne.n	800e6d4 <USB_EPStartXfer+0x6a6>
 800e68e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e692:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e696:	681b      	ldr	r3, [r3, #0]
 800e698:	653b      	str	r3, [r7, #80]	; 0x50
 800e69a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e69e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e6a8:	b29b      	uxth	r3, r3
 800e6aa:	461a      	mov	r2, r3
 800e6ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e6ae:	4413      	add	r3, r2
 800e6b0:	653b      	str	r3, [r7, #80]	; 0x50
 800e6b2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e6b6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	781b      	ldrb	r3, [r3, #0]
 800e6be:	00da      	lsls	r2, r3, #3
 800e6c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e6c2:	4413      	add	r3, r2
 800e6c4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e6c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e6ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e6ce:	b29a      	uxth	r2, r3
 800e6d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e6d2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800e6d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e6d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	891b      	ldrh	r3, [r3, #8]
 800e6e0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e6e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e6e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	6959      	ldr	r1, [r3, #20]
 800e6f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e6f4:	b29b      	uxth	r3, r3
 800e6f6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800e6fa:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e6fe:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e702:	6800      	ldr	r0, [r0, #0]
 800e704:	f001 f99f 	bl	800fa46 <USB_WritePMA>
            ep->xfer_buff += len;
 800e708:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e70c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	695a      	ldr	r2, [r3, #20]
 800e714:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e718:	441a      	add	r2, r3
 800e71a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e71e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800e726:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e72a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	6a1a      	ldr	r2, [r3, #32]
 800e732:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e736:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	691b      	ldr	r3, [r3, #16]
 800e73e:	429a      	cmp	r2, r3
 800e740:	d90f      	bls.n	800e762 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800e742:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e746:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	6a1a      	ldr	r2, [r3, #32]
 800e74e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e752:	1ad2      	subs	r2, r2, r3
 800e754:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e758:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	621a      	str	r2, [r3, #32]
 800e760:	e00e      	b.n	800e780 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800e762:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e766:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	6a1b      	ldr	r3, [r3, #32]
 800e76e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800e772:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e776:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	2200      	movs	r2, #0
 800e77e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800e780:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e784:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	643b      	str	r3, [r7, #64]	; 0x40
 800e78c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e790:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	785b      	ldrb	r3, [r3, #1]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d177      	bne.n	800e88c <USB_EPStartXfer+0x85e>
 800e79c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e7a4:	681b      	ldr	r3, [r3, #0]
 800e7a6:	63bb      	str	r3, [r7, #56]	; 0x38
 800e7a8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e7b6:	b29b      	uxth	r3, r3
 800e7b8:	461a      	mov	r2, r3
 800e7ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7bc:	4413      	add	r3, r2
 800e7be:	63bb      	str	r3, [r7, #56]	; 0x38
 800e7c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e7c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	781b      	ldrb	r3, [r3, #0]
 800e7cc:	00da      	lsls	r2, r3, #3
 800e7ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e7d0:	4413      	add	r3, r2
 800e7d2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e7d6:	637b      	str	r3, [r7, #52]	; 0x34
 800e7d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7da:	881b      	ldrh	r3, [r3, #0]
 800e7dc:	b29b      	uxth	r3, r3
 800e7de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7e2:	b29a      	uxth	r2, r3
 800e7e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e7e6:	801a      	strh	r2, [r3, #0]
 800e7e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e7ec:	2b3e      	cmp	r3, #62	; 0x3e
 800e7ee:	d921      	bls.n	800e834 <USB_EPStartXfer+0x806>
 800e7f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e7f4:	095b      	lsrs	r3, r3, #5
 800e7f6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800e7fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e7fe:	f003 031f 	and.w	r3, r3, #31
 800e802:	2b00      	cmp	r3, #0
 800e804:	d104      	bne.n	800e810 <USB_EPStartXfer+0x7e2>
 800e806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e80a:	3b01      	subs	r3, #1
 800e80c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800e810:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e812:	881b      	ldrh	r3, [r3, #0]
 800e814:	b29a      	uxth	r2, r3
 800e816:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e81a:	b29b      	uxth	r3, r3
 800e81c:	029b      	lsls	r3, r3, #10
 800e81e:	b29b      	uxth	r3, r3
 800e820:	4313      	orrs	r3, r2
 800e822:	b29b      	uxth	r3, r3
 800e824:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e828:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e82c:	b29a      	uxth	r2, r3
 800e82e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e830:	801a      	strh	r2, [r3, #0]
 800e832:	e050      	b.n	800e8d6 <USB_EPStartXfer+0x8a8>
 800e834:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e838:	2b00      	cmp	r3, #0
 800e83a:	d10a      	bne.n	800e852 <USB_EPStartXfer+0x824>
 800e83c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e83e:	881b      	ldrh	r3, [r3, #0]
 800e840:	b29b      	uxth	r3, r3
 800e842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e84a:	b29a      	uxth	r2, r3
 800e84c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e84e:	801a      	strh	r2, [r3, #0]
 800e850:	e041      	b.n	800e8d6 <USB_EPStartXfer+0x8a8>
 800e852:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e856:	085b      	lsrs	r3, r3, #1
 800e858:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800e85c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e860:	f003 0301 	and.w	r3, r3, #1
 800e864:	2b00      	cmp	r3, #0
 800e866:	d004      	beq.n	800e872 <USB_EPStartXfer+0x844>
 800e868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e86c:	3301      	adds	r3, #1
 800e86e:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800e872:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e874:	881b      	ldrh	r3, [r3, #0]
 800e876:	b29a      	uxth	r2, r3
 800e878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800e87c:	b29b      	uxth	r3, r3
 800e87e:	029b      	lsls	r3, r3, #10
 800e880:	b29b      	uxth	r3, r3
 800e882:	4313      	orrs	r3, r2
 800e884:	b29a      	uxth	r2, r3
 800e886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e888:	801a      	strh	r2, [r3, #0]
 800e88a:	e024      	b.n	800e8d6 <USB_EPStartXfer+0x8a8>
 800e88c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e890:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e894:	681b      	ldr	r3, [r3, #0]
 800e896:	785b      	ldrb	r3, [r3, #1]
 800e898:	2b01      	cmp	r3, #1
 800e89a:	d11c      	bne.n	800e8d6 <USB_EPStartXfer+0x8a8>
 800e89c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8a0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e8aa:	b29b      	uxth	r3, r3
 800e8ac:	461a      	mov	r2, r3
 800e8ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8b0:	4413      	add	r3, r2
 800e8b2:	643b      	str	r3, [r7, #64]	; 0x40
 800e8b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	781b      	ldrb	r3, [r3, #0]
 800e8c0:	00da      	lsls	r2, r3, #3
 800e8c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e8c4:	4413      	add	r3, r2
 800e8c6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800e8ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 800e8cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e8d0:	b29a      	uxth	r2, r3
 800e8d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e8d4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800e8d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	895b      	ldrh	r3, [r3, #10]
 800e8e2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e8e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e8ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	6959      	ldr	r1, [r3, #20]
 800e8f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e8f6:	b29b      	uxth	r3, r3
 800e8f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800e8fc:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e900:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e904:	6800      	ldr	r0, [r0, #0]
 800e906:	f001 f89e 	bl	800fa46 <USB_WritePMA>
 800e90a:	e227      	b.n	800ed5c <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800e90c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e910:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e914:	681b      	ldr	r3, [r3, #0]
 800e916:	6a1b      	ldr	r3, [r3, #32]
 800e918:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800e91c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e920:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e924:	681a      	ldr	r2, [r3, #0]
 800e926:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e92a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e92e:	681b      	ldr	r3, [r3, #0]
 800e930:	781b      	ldrb	r3, [r3, #0]
 800e932:	009b      	lsls	r3, r3, #2
 800e934:	4413      	add	r3, r2
 800e936:	881b      	ldrh	r3, [r3, #0]
 800e938:	b29b      	uxth	r3, r3
 800e93a:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800e93e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e942:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800e946:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e94a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e94e:	681a      	ldr	r2, [r3, #0]
 800e950:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e954:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	781b      	ldrb	r3, [r3, #0]
 800e95c:	009b      	lsls	r3, r3, #2
 800e95e:	441a      	add	r2, r3
 800e960:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800e964:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800e968:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800e96c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e974:	b29b      	uxth	r3, r3
 800e976:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800e978:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e97c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e980:	681b      	ldr	r3, [r3, #0]
 800e982:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e984:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e988:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800e992:	b29b      	uxth	r3, r3
 800e994:	461a      	mov	r2, r3
 800e996:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e998:	4413      	add	r3, r2
 800e99a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800e99c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	781b      	ldrb	r3, [r3, #0]
 800e9a8:	00da      	lsls	r2, r3, #3
 800e9aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800e9ac:	4413      	add	r3, r2
 800e9ae:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800e9b2:	65bb      	str	r3, [r7, #88]	; 0x58
 800e9b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e9b8:	b29a      	uxth	r2, r3
 800e9ba:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800e9bc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800e9be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9c2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	891b      	ldrh	r3, [r3, #8]
 800e9ca:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800e9ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9d6:	681b      	ldr	r3, [r3, #0]
 800e9d8:	6959      	ldr	r1, [r3, #20]
 800e9da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800e9de:	b29b      	uxth	r3, r3
 800e9e0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800e9e4:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800e9e8:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800e9ec:	6800      	ldr	r0, [r0, #0]
 800e9ee:	f001 f82a 	bl	800fa46 <USB_WritePMA>
 800e9f2:	e1b3      	b.n	800ed5c <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800e9f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800e9f8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800e9fc:	681b      	ldr	r3, [r3, #0]
 800e9fe:	6a1a      	ldr	r2, [r3, #32]
 800ea00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ea04:	1ad2      	subs	r2, r2, r3
 800ea06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea0e:	681b      	ldr	r3, [r3, #0]
 800ea10:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800ea12:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea16:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ea1a:	681a      	ldr	r2, [r3, #0]
 800ea1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea24:	681b      	ldr	r3, [r3, #0]
 800ea26:	781b      	ldrb	r3, [r3, #0]
 800ea28:	009b      	lsls	r3, r3, #2
 800ea2a:	4413      	add	r3, r2
 800ea2c:	881b      	ldrh	r3, [r3, #0]
 800ea2e:	b29b      	uxth	r3, r3
 800ea30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ea34:	2b00      	cmp	r3, #0
 800ea36:	f000 80c6 	beq.w	800ebc6 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800ea3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ea42:	681b      	ldr	r3, [r3, #0]
 800ea44:	673b      	str	r3, [r7, #112]	; 0x70
 800ea46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	785b      	ldrb	r3, [r3, #1]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d177      	bne.n	800eb46 <USB_EPStartXfer+0xb18>
 800ea56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	66bb      	str	r3, [r7, #104]	; 0x68
 800ea62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea66:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ea70:	b29b      	uxth	r3, r3
 800ea72:	461a      	mov	r2, r3
 800ea74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ea76:	4413      	add	r3, r2
 800ea78:	66bb      	str	r3, [r7, #104]	; 0x68
 800ea7a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ea7e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	781b      	ldrb	r3, [r3, #0]
 800ea86:	00da      	lsls	r2, r3, #3
 800ea88:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800ea8a:	4413      	add	r3, r2
 800ea8c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ea90:	667b      	str	r3, [r7, #100]	; 0x64
 800ea92:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ea94:	881b      	ldrh	r3, [r3, #0]
 800ea96:	b29b      	uxth	r3, r3
 800ea98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ea9c:	b29a      	uxth	r2, r3
 800ea9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eaa0:	801a      	strh	r2, [r3, #0]
 800eaa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eaa6:	2b3e      	cmp	r3, #62	; 0x3e
 800eaa8:	d921      	bls.n	800eaee <USB_EPStartXfer+0xac0>
 800eaaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eaae:	095b      	lsrs	r3, r3, #5
 800eab0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800eab4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eab8:	f003 031f 	and.w	r3, r3, #31
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d104      	bne.n	800eaca <USB_EPStartXfer+0xa9c>
 800eac0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800eac4:	3b01      	subs	r3, #1
 800eac6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800eaca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eacc:	881b      	ldrh	r3, [r3, #0]
 800eace:	b29a      	uxth	r2, r3
 800ead0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800ead4:	b29b      	uxth	r3, r3
 800ead6:	029b      	lsls	r3, r3, #10
 800ead8:	b29b      	uxth	r3, r3
 800eada:	4313      	orrs	r3, r2
 800eadc:	b29b      	uxth	r3, r3
 800eade:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eae2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eae6:	b29a      	uxth	r2, r3
 800eae8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eaea:	801a      	strh	r2, [r3, #0]
 800eaec:	e050      	b.n	800eb90 <USB_EPStartXfer+0xb62>
 800eaee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d10a      	bne.n	800eb0c <USB_EPStartXfer+0xade>
 800eaf6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eaf8:	881b      	ldrh	r3, [r3, #0]
 800eafa:	b29b      	uxth	r3, r3
 800eafc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb04:	b29a      	uxth	r2, r3
 800eb06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eb08:	801a      	strh	r2, [r3, #0]
 800eb0a:	e041      	b.n	800eb90 <USB_EPStartXfer+0xb62>
 800eb0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb10:	085b      	lsrs	r3, r3, #1
 800eb12:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800eb16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb1a:	f003 0301 	and.w	r3, r3, #1
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d004      	beq.n	800eb2c <USB_EPStartXfer+0xafe>
 800eb22:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800eb26:	3301      	adds	r3, #1
 800eb28:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800eb2c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eb2e:	881b      	ldrh	r3, [r3, #0]
 800eb30:	b29a      	uxth	r2, r3
 800eb32:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800eb36:	b29b      	uxth	r3, r3
 800eb38:	029b      	lsls	r3, r3, #10
 800eb3a:	b29b      	uxth	r3, r3
 800eb3c:	4313      	orrs	r3, r2
 800eb3e:	b29a      	uxth	r2, r3
 800eb40:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800eb42:	801a      	strh	r2, [r3, #0]
 800eb44:	e024      	b.n	800eb90 <USB_EPStartXfer+0xb62>
 800eb46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eb4a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	785b      	ldrb	r3, [r3, #1]
 800eb52:	2b01      	cmp	r3, #1
 800eb54:	d11c      	bne.n	800eb90 <USB_EPStartXfer+0xb62>
 800eb56:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eb5a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800eb64:	b29b      	uxth	r3, r3
 800eb66:	461a      	mov	r2, r3
 800eb68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eb6a:	4413      	add	r3, r2
 800eb6c:	673b      	str	r3, [r7, #112]	; 0x70
 800eb6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eb72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	00da      	lsls	r2, r3, #3
 800eb7c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800eb7e:	4413      	add	r3, r2
 800eb80:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800eb84:	66fb      	str	r3, [r7, #108]	; 0x6c
 800eb86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eb8a:	b29a      	uxth	r2, r3
 800eb8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800eb8e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800eb90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eb94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eb98:	681b      	ldr	r3, [r3, #0]
 800eb9a:	895b      	ldrh	r3, [r3, #10]
 800eb9c:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800eba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eba4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eba8:	681b      	ldr	r3, [r3, #0]
 800ebaa:	6959      	ldr	r1, [r3, #20]
 800ebac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ebb0:	b29b      	uxth	r3, r3
 800ebb2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ebb6:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ebba:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ebbe:	6800      	ldr	r0, [r0, #0]
 800ebc0:	f000 ff41 	bl	800fa46 <USB_WritePMA>
 800ebc4:	e0ca      	b.n	800ed5c <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ebc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	785b      	ldrb	r3, [r3, #1]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d177      	bne.n	800ecc6 <USB_EPStartXfer+0xc98>
 800ebd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ebde:	681b      	ldr	r3, [r3, #0]
 800ebe0:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ebe2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebe6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ebf0:	b29b      	uxth	r3, r3
 800ebf2:	461a      	mov	r2, r3
 800ebf4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ebf6:	4413      	add	r3, r2
 800ebf8:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ebfa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ebfe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ec02:	681b      	ldr	r3, [r3, #0]
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	00da      	lsls	r2, r3, #3
 800ec08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ec0a:	4413      	add	r3, r2
 800ec0c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ec10:	67bb      	str	r3, [r7, #120]	; 0x78
 800ec12:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec14:	881b      	ldrh	r3, [r3, #0]
 800ec16:	b29b      	uxth	r3, r3
 800ec18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ec1c:	b29a      	uxth	r2, r3
 800ec1e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec20:	801a      	strh	r2, [r3, #0]
 800ec22:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec26:	2b3e      	cmp	r3, #62	; 0x3e
 800ec28:	d921      	bls.n	800ec6e <USB_EPStartXfer+0xc40>
 800ec2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec2e:	095b      	lsrs	r3, r3, #5
 800ec30:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ec34:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec38:	f003 031f 	and.w	r3, r3, #31
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d104      	bne.n	800ec4a <USB_EPStartXfer+0xc1c>
 800ec40:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ec44:	3b01      	subs	r3, #1
 800ec46:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ec4a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec4c:	881b      	ldrh	r3, [r3, #0]
 800ec4e:	b29a      	uxth	r2, r3
 800ec50:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ec54:	b29b      	uxth	r3, r3
 800ec56:	029b      	lsls	r3, r3, #10
 800ec58:	b29b      	uxth	r3, r3
 800ec5a:	4313      	orrs	r3, r2
 800ec5c:	b29b      	uxth	r3, r3
 800ec5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec66:	b29a      	uxth	r2, r3
 800ec68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec6a:	801a      	strh	r2, [r3, #0]
 800ec6c:	e05c      	b.n	800ed28 <USB_EPStartXfer+0xcfa>
 800ec6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d10a      	bne.n	800ec8c <USB_EPStartXfer+0xc5e>
 800ec76:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec78:	881b      	ldrh	r3, [r3, #0]
 800ec7a:	b29b      	uxth	r3, r3
 800ec7c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ec80:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ec84:	b29a      	uxth	r2, r3
 800ec86:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ec88:	801a      	strh	r2, [r3, #0]
 800ec8a:	e04d      	b.n	800ed28 <USB_EPStartXfer+0xcfa>
 800ec8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec90:	085b      	lsrs	r3, r3, #1
 800ec92:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ec96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ec9a:	f003 0301 	and.w	r3, r3, #1
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d004      	beq.n	800ecac <USB_EPStartXfer+0xc7e>
 800eca2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800eca6:	3301      	adds	r3, #1
 800eca8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ecac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ecae:	881b      	ldrh	r3, [r3, #0]
 800ecb0:	b29a      	uxth	r2, r3
 800ecb2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800ecb6:	b29b      	uxth	r3, r3
 800ecb8:	029b      	lsls	r3, r3, #10
 800ecba:	b29b      	uxth	r3, r3
 800ecbc:	4313      	orrs	r3, r2
 800ecbe:	b29a      	uxth	r2, r3
 800ecc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ecc2:	801a      	strh	r2, [r3, #0]
 800ecc4:	e030      	b.n	800ed28 <USB_EPStartXfer+0xcfa>
 800ecc6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ecca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	785b      	ldrb	r3, [r3, #1]
 800ecd2:	2b01      	cmp	r3, #1
 800ecd4:	d128      	bne.n	800ed28 <USB_EPStartXfer+0xcfa>
 800ecd6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ecda:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ece4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ece8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ecf2:	b29b      	uxth	r3, r3
 800ecf4:	461a      	mov	r2, r3
 800ecf6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ecfa:	4413      	add	r3, r2
 800ecfc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ed00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	781b      	ldrb	r3, [r3, #0]
 800ed0c:	00da      	lsls	r2, r3, #3
 800ed0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800ed12:	4413      	add	r3, r2
 800ed14:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ed18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ed1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ed20:	b29a      	uxth	r2, r3
 800ed22:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ed26:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ed28:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed30:	681b      	ldr	r3, [r3, #0]
 800ed32:	891b      	ldrh	r3, [r3, #8]
 800ed34:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ed38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	6959      	ldr	r1, [r3, #20]
 800ed44:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ed48:	b29b      	uxth	r3, r3
 800ed4a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800ed4e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800ed52:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800ed56:	6800      	ldr	r0, [r0, #0]
 800ed58:	f000 fe75 	bl	800fa46 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ed5c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed60:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ed64:	681a      	ldr	r2, [r3, #0]
 800ed66:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed6a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ed6e:	681b      	ldr	r3, [r3, #0]
 800ed70:	781b      	ldrb	r3, [r3, #0]
 800ed72:	009b      	lsls	r3, r3, #2
 800ed74:	4413      	add	r3, r2
 800ed76:	881b      	ldrh	r3, [r3, #0]
 800ed78:	b29b      	uxth	r3, r3
 800ed7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ed7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ed82:	817b      	strh	r3, [r7, #10]
 800ed84:	897b      	ldrh	r3, [r7, #10]
 800ed86:	f083 0310 	eor.w	r3, r3, #16
 800ed8a:	817b      	strh	r3, [r7, #10]
 800ed8c:	897b      	ldrh	r3, [r7, #10]
 800ed8e:	f083 0320 	eor.w	r3, r3, #32
 800ed92:	817b      	strh	r3, [r7, #10]
 800ed94:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ed98:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ed9c:	681a      	ldr	r2, [r3, #0]
 800ed9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eda2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	781b      	ldrb	r3, [r3, #0]
 800edaa:	009b      	lsls	r3, r3, #2
 800edac:	441a      	add	r2, r3
 800edae:	897b      	ldrh	r3, [r7, #10]
 800edb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800edb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800edb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800edbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edc0:	b29b      	uxth	r3, r3
 800edc2:	8013      	strh	r3, [r2, #0]
 800edc4:	f000 bcde 	b.w	800f784 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800edc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edcc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	7b1b      	ldrb	r3, [r3, #12]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	f040 80bb 	bne.w	800ef50 <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800edda:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edde:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ede2:	681b      	ldr	r3, [r3, #0]
 800ede4:	699a      	ldr	r2, [r3, #24]
 800ede6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	691b      	ldr	r3, [r3, #16]
 800edf2:	429a      	cmp	r2, r3
 800edf4:	d917      	bls.n	800ee26 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800edf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800edfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800edfe:	681b      	ldr	r3, [r3, #0]
 800ee00:	691b      	ldr	r3, [r3, #16]
 800ee02:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800ee06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	699a      	ldr	r2, [r3, #24]
 800ee12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ee16:	1ad2      	subs	r2, r2, r3
 800ee18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	619a      	str	r2, [r3, #24]
 800ee24:	e00e      	b.n	800ee44 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800ee26:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee2a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	699b      	ldr	r3, [r3, #24]
 800ee32:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800ee36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee3e:	681b      	ldr	r3, [r3, #0]
 800ee40:	2200      	movs	r2, #0
 800ee42:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800ee44:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee48:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ee52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee56:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ee60:	b29b      	uxth	r3, r3
 800ee62:	461a      	mov	r2, r3
 800ee64:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee68:	4413      	add	r3, r2
 800ee6a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ee6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ee72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	781b      	ldrb	r3, [r3, #0]
 800ee7a:	00da      	lsls	r2, r3, #3
 800ee7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800ee80:	4413      	add	r3, r2
 800ee82:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ee86:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800ee8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ee8e:	881b      	ldrh	r3, [r3, #0]
 800ee90:	b29b      	uxth	r3, r3
 800ee92:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee96:	b29a      	uxth	r2, r3
 800ee98:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ee9c:	801a      	strh	r2, [r3, #0]
 800ee9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eea2:	2b3e      	cmp	r3, #62	; 0x3e
 800eea4:	d924      	bls.n	800eef0 <USB_EPStartXfer+0xec2>
 800eea6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eeaa:	095b      	lsrs	r3, r3, #5
 800eeac:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800eeb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eeb4:	f003 031f 	and.w	r3, r3, #31
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d104      	bne.n	800eec6 <USB_EPStartXfer+0xe98>
 800eebc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800eec0:	3b01      	subs	r3, #1
 800eec2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800eec6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eeca:	881b      	ldrh	r3, [r3, #0]
 800eecc:	b29a      	uxth	r2, r3
 800eece:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800eed2:	b29b      	uxth	r3, r3
 800eed4:	029b      	lsls	r3, r3, #10
 800eed6:	b29b      	uxth	r3, r3
 800eed8:	4313      	orrs	r3, r2
 800eeda:	b29b      	uxth	r3, r3
 800eedc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eee0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eee4:	b29a      	uxth	r2, r3
 800eee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eeea:	801a      	strh	r2, [r3, #0]
 800eeec:	f000 bc10 	b.w	800f710 <USB_EPStartXfer+0x16e2>
 800eef0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	d10c      	bne.n	800ef12 <USB_EPStartXfer+0xee4>
 800eef8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800eefc:	881b      	ldrh	r3, [r3, #0]
 800eefe:	b29b      	uxth	r3, r3
 800ef00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef08:	b29a      	uxth	r2, r3
 800ef0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef0e:	801a      	strh	r2, [r3, #0]
 800ef10:	e3fe      	b.n	800f710 <USB_EPStartXfer+0x16e2>
 800ef12:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ef16:	085b      	lsrs	r3, r3, #1
 800ef18:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ef1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ef20:	f003 0301 	and.w	r3, r3, #1
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d004      	beq.n	800ef32 <USB_EPStartXfer+0xf04>
 800ef28:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ef2c:	3301      	adds	r3, #1
 800ef2e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ef32:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef36:	881b      	ldrh	r3, [r3, #0]
 800ef38:	b29a      	uxth	r2, r3
 800ef3a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800ef3e:	b29b      	uxth	r3, r3
 800ef40:	029b      	lsls	r3, r3, #10
 800ef42:	b29b      	uxth	r3, r3
 800ef44:	4313      	orrs	r3, r2
 800ef46:	b29a      	uxth	r2, r3
 800ef48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ef4c:	801a      	strh	r2, [r3, #0]
 800ef4e:	e3df      	b.n	800f710 <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800ef50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	78db      	ldrb	r3, [r3, #3]
 800ef5c:	2b02      	cmp	r3, #2
 800ef5e:	f040 8218 	bne.w	800f392 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ef62:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef66:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	785b      	ldrb	r3, [r3, #1]
 800ef6e:	2b00      	cmp	r3, #0
 800ef70:	f040 809d 	bne.w	800f0ae <USB_EPStartXfer+0x1080>
 800ef74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef78:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef7c:	681b      	ldr	r3, [r3, #0]
 800ef7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ef82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ef86:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ef8a:	681b      	ldr	r3, [r3, #0]
 800ef8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ef90:	b29b      	uxth	r3, r3
 800ef92:	461a      	mov	r2, r3
 800ef94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ef98:	4413      	add	r3, r2
 800ef9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ef9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efa2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	781b      	ldrb	r3, [r3, #0]
 800efaa:	00da      	lsls	r2, r3, #3
 800efac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800efb0:	4413      	add	r3, r2
 800efb2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800efb6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800efba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800efbe:	881b      	ldrh	r3, [r3, #0]
 800efc0:	b29b      	uxth	r3, r3
 800efc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800efc6:	b29a      	uxth	r2, r3
 800efc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800efcc:	801a      	strh	r2, [r3, #0]
 800efce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efd2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	691b      	ldr	r3, [r3, #16]
 800efda:	2b3e      	cmp	r3, #62	; 0x3e
 800efdc:	d92b      	bls.n	800f036 <USB_EPStartXfer+0x1008>
 800efde:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800efe2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800efe6:	681b      	ldr	r3, [r3, #0]
 800efe8:	691b      	ldr	r3, [r3, #16]
 800efea:	095b      	lsrs	r3, r3, #5
 800efec:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800eff0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800eff4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	691b      	ldr	r3, [r3, #16]
 800effc:	f003 031f 	and.w	r3, r3, #31
 800f000:	2b00      	cmp	r3, #0
 800f002:	d104      	bne.n	800f00e <USB_EPStartXfer+0xfe0>
 800f004:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f008:	3b01      	subs	r3, #1
 800f00a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f00e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f012:	881b      	ldrh	r3, [r3, #0]
 800f014:	b29a      	uxth	r2, r3
 800f016:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f01a:	b29b      	uxth	r3, r3
 800f01c:	029b      	lsls	r3, r3, #10
 800f01e:	b29b      	uxth	r3, r3
 800f020:	4313      	orrs	r3, r2
 800f022:	b29b      	uxth	r3, r3
 800f024:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f028:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f02c:	b29a      	uxth	r2, r3
 800f02e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f032:	801a      	strh	r2, [r3, #0]
 800f034:	e070      	b.n	800f118 <USB_EPStartXfer+0x10ea>
 800f036:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f03a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	691b      	ldr	r3, [r3, #16]
 800f042:	2b00      	cmp	r3, #0
 800f044:	d10c      	bne.n	800f060 <USB_EPStartXfer+0x1032>
 800f046:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f04a:	881b      	ldrh	r3, [r3, #0]
 800f04c:	b29b      	uxth	r3, r3
 800f04e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f052:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f056:	b29a      	uxth	r2, r3
 800f058:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f05c:	801a      	strh	r2, [r3, #0]
 800f05e:	e05b      	b.n	800f118 <USB_EPStartXfer+0x10ea>
 800f060:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f064:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	691b      	ldr	r3, [r3, #16]
 800f06c:	085b      	lsrs	r3, r3, #1
 800f06e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f072:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f076:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	691b      	ldr	r3, [r3, #16]
 800f07e:	f003 0301 	and.w	r3, r3, #1
 800f082:	2b00      	cmp	r3, #0
 800f084:	d004      	beq.n	800f090 <USB_EPStartXfer+0x1062>
 800f086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f08a:	3301      	adds	r3, #1
 800f08c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800f090:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f094:	881b      	ldrh	r3, [r3, #0]
 800f096:	b29a      	uxth	r2, r3
 800f098:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f09c:	b29b      	uxth	r3, r3
 800f09e:	029b      	lsls	r3, r3, #10
 800f0a0:	b29b      	uxth	r3, r3
 800f0a2:	4313      	orrs	r3, r2
 800f0a4:	b29a      	uxth	r2, r3
 800f0a6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800f0aa:	801a      	strh	r2, [r3, #0]
 800f0ac:	e034      	b.n	800f118 <USB_EPStartXfer+0x10ea>
 800f0ae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0b2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	785b      	ldrb	r3, [r3, #1]
 800f0ba:	2b01      	cmp	r3, #1
 800f0bc:	d12c      	bne.n	800f118 <USB_EPStartXfer+0x10ea>
 800f0be:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0c2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f0cc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0d0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f0d4:	681b      	ldr	r3, [r3, #0]
 800f0d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f0da:	b29b      	uxth	r3, r3
 800f0dc:	461a      	mov	r2, r3
 800f0de:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f0e2:	4413      	add	r3, r2
 800f0e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f0e8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f0ec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	781b      	ldrb	r3, [r3, #0]
 800f0f4:	00da      	lsls	r2, r3, #3
 800f0f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800f0fa:	4413      	add	r3, r2
 800f0fc:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f100:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f104:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f108:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	691b      	ldr	r3, [r3, #16]
 800f110:	b29a      	uxth	r2, r3
 800f112:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800f116:	801a      	strh	r2, [r3, #0]
 800f118:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f11c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f120:	681b      	ldr	r3, [r3, #0]
 800f122:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f126:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f12a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	785b      	ldrb	r3, [r3, #1]
 800f132:	2b00      	cmp	r3, #0
 800f134:	f040 809d 	bne.w	800f272 <USB_EPStartXfer+0x1244>
 800f138:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f13c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f146:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f14a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f14e:	681b      	ldr	r3, [r3, #0]
 800f150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f154:	b29b      	uxth	r3, r3
 800f156:	461a      	mov	r2, r3
 800f158:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f15c:	4413      	add	r3, r2
 800f15e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800f162:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f166:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	781b      	ldrb	r3, [r3, #0]
 800f16e:	00da      	lsls	r2, r3, #3
 800f170:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800f174:	4413      	add	r3, r2
 800f176:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f17a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800f17e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f182:	881b      	ldrh	r3, [r3, #0]
 800f184:	b29b      	uxth	r3, r3
 800f186:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f18a:	b29a      	uxth	r2, r3
 800f18c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f190:	801a      	strh	r2, [r3, #0]
 800f192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f196:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	691b      	ldr	r3, [r3, #16]
 800f19e:	2b3e      	cmp	r3, #62	; 0x3e
 800f1a0:	d92b      	bls.n	800f1fa <USB_EPStartXfer+0x11cc>
 800f1a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1aa:	681b      	ldr	r3, [r3, #0]
 800f1ac:	691b      	ldr	r3, [r3, #16]
 800f1ae:	095b      	lsrs	r3, r3, #5
 800f1b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f1b4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1b8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	691b      	ldr	r3, [r3, #16]
 800f1c0:	f003 031f 	and.w	r3, r3, #31
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d104      	bne.n	800f1d2 <USB_EPStartXfer+0x11a4>
 800f1c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1cc:	3b01      	subs	r3, #1
 800f1ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f1d2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f1d6:	881b      	ldrh	r3, [r3, #0]
 800f1d8:	b29a      	uxth	r2, r3
 800f1da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f1de:	b29b      	uxth	r3, r3
 800f1e0:	029b      	lsls	r3, r3, #10
 800f1e2:	b29b      	uxth	r3, r3
 800f1e4:	4313      	orrs	r3, r2
 800f1e6:	b29b      	uxth	r3, r3
 800f1e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f1ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f1f0:	b29a      	uxth	r2, r3
 800f1f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f1f6:	801a      	strh	r2, [r3, #0]
 800f1f8:	e069      	b.n	800f2ce <USB_EPStartXfer+0x12a0>
 800f1fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f1fe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	691b      	ldr	r3, [r3, #16]
 800f206:	2b00      	cmp	r3, #0
 800f208:	d10c      	bne.n	800f224 <USB_EPStartXfer+0x11f6>
 800f20a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f20e:	881b      	ldrh	r3, [r3, #0]
 800f210:	b29b      	uxth	r3, r3
 800f212:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f216:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f21a:	b29a      	uxth	r2, r3
 800f21c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f220:	801a      	strh	r2, [r3, #0]
 800f222:	e054      	b.n	800f2ce <USB_EPStartXfer+0x12a0>
 800f224:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f228:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	691b      	ldr	r3, [r3, #16]
 800f230:	085b      	lsrs	r3, r3, #1
 800f232:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f236:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f23a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	691b      	ldr	r3, [r3, #16]
 800f242:	f003 0301 	and.w	r3, r3, #1
 800f246:	2b00      	cmp	r3, #0
 800f248:	d004      	beq.n	800f254 <USB_EPStartXfer+0x1226>
 800f24a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f24e:	3301      	adds	r3, #1
 800f250:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800f254:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f258:	881b      	ldrh	r3, [r3, #0]
 800f25a:	b29a      	uxth	r2, r3
 800f25c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f260:	b29b      	uxth	r3, r3
 800f262:	029b      	lsls	r3, r3, #10
 800f264:	b29b      	uxth	r3, r3
 800f266:	4313      	orrs	r3, r2
 800f268:	b29a      	uxth	r2, r3
 800f26a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800f26e:	801a      	strh	r2, [r3, #0]
 800f270:	e02d      	b.n	800f2ce <USB_EPStartXfer+0x12a0>
 800f272:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f276:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	785b      	ldrb	r3, [r3, #1]
 800f27e:	2b01      	cmp	r3, #1
 800f280:	d125      	bne.n	800f2ce <USB_EPStartXfer+0x12a0>
 800f282:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f286:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f290:	b29b      	uxth	r3, r3
 800f292:	461a      	mov	r2, r3
 800f294:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f298:	4413      	add	r3, r2
 800f29a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800f29e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f2a6:	681b      	ldr	r3, [r3, #0]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	00da      	lsls	r2, r3, #3
 800f2ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800f2b0:	4413      	add	r3, r2
 800f2b2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f2b6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800f2ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	691b      	ldr	r3, [r3, #16]
 800f2c6:	b29a      	uxth	r2, r3
 800f2c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800f2cc:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800f2ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	69db      	ldr	r3, [r3, #28]
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	f000 8218 	beq.w	800f710 <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800f2e0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2e4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f2e8:	681a      	ldr	r2, [r3, #0]
 800f2ea:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f2ee:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	781b      	ldrb	r3, [r3, #0]
 800f2f6:	009b      	lsls	r3, r3, #2
 800f2f8:	4413      	add	r3, r2
 800f2fa:	881b      	ldrh	r3, [r3, #0]
 800f2fc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f300:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f304:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d005      	beq.n	800f318 <USB_EPStartXfer+0x12ea>
 800f30c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f314:	2b00      	cmp	r3, #0
 800f316:	d10d      	bne.n	800f334 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f318:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f31c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800f320:	2b00      	cmp	r3, #0
 800f322:	f040 81f5 	bne.w	800f710 <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800f326:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800f32a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f32e:	2b00      	cmp	r3, #0
 800f330:	f040 81ee 	bne.w	800f710 <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800f334:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f338:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f33c:	681a      	ldr	r2, [r3, #0]
 800f33e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f342:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f346:	681b      	ldr	r3, [r3, #0]
 800f348:	781b      	ldrb	r3, [r3, #0]
 800f34a:	009b      	lsls	r3, r3, #2
 800f34c:	4413      	add	r3, r2
 800f34e:	881b      	ldrh	r3, [r3, #0]
 800f350:	b29b      	uxth	r3, r3
 800f352:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f35a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800f35e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f362:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f36c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f370:	681b      	ldr	r3, [r3, #0]
 800f372:	781b      	ldrb	r3, [r3, #0]
 800f374:	009b      	lsls	r3, r3, #2
 800f376:	441a      	add	r2, r3
 800f378:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800f37c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f380:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f384:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f388:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f38c:	b29b      	uxth	r3, r3
 800f38e:	8013      	strh	r3, [r2, #0]
 800f390:	e1be      	b.n	800f710 <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800f392:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f396:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f39a:	681b      	ldr	r3, [r3, #0]
 800f39c:	78db      	ldrb	r3, [r3, #3]
 800f39e:	2b01      	cmp	r3, #1
 800f3a0:	f040 81b4 	bne.w	800f70c <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800f3a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	699a      	ldr	r2, [r3, #24]
 800f3b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3b4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	691b      	ldr	r3, [r3, #16]
 800f3bc:	429a      	cmp	r2, r3
 800f3be:	d917      	bls.n	800f3f0 <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800f3c0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3c4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3c8:	681b      	ldr	r3, [r3, #0]
 800f3ca:	691b      	ldr	r3, [r3, #16]
 800f3cc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800f3d0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3d4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	699a      	ldr	r2, [r3, #24]
 800f3dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f3e0:	1ad2      	subs	r2, r2, r3
 800f3e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3ea:	681b      	ldr	r3, [r3, #0]
 800f3ec:	619a      	str	r2, [r3, #24]
 800f3ee:	e00e      	b.n	800f40e <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800f3f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f3f4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f3f8:	681b      	ldr	r3, [r3, #0]
 800f3fa:	699b      	ldr	r3, [r3, #24]
 800f3fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800f400:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f404:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	2200      	movs	r2, #0
 800f40c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800f40e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f412:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	785b      	ldrb	r3, [r3, #1]
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	f040 8085 	bne.w	800f52a <USB_EPStartXfer+0x14fc>
 800f420:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f424:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f42e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f432:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f43c:	b29b      	uxth	r3, r3
 800f43e:	461a      	mov	r2, r3
 800f440:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800f444:	4413      	add	r3, r2
 800f446:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800f44a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f44e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	781b      	ldrb	r3, [r3, #0]
 800f456:	00da      	lsls	r2, r3, #3
 800f458:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800f45c:	4413      	add	r3, r2
 800f45e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f462:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f466:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f46a:	881b      	ldrh	r3, [r3, #0]
 800f46c:	b29b      	uxth	r3, r3
 800f46e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f472:	b29a      	uxth	r2, r3
 800f474:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f478:	801a      	strh	r2, [r3, #0]
 800f47a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f47e:	2b3e      	cmp	r3, #62	; 0x3e
 800f480:	d923      	bls.n	800f4ca <USB_EPStartXfer+0x149c>
 800f482:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f486:	095b      	lsrs	r3, r3, #5
 800f488:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f48c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f490:	f003 031f 	and.w	r3, r3, #31
 800f494:	2b00      	cmp	r3, #0
 800f496:	d104      	bne.n	800f4a2 <USB_EPStartXfer+0x1474>
 800f498:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f49c:	3b01      	subs	r3, #1
 800f49e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f4a2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f4a6:	881b      	ldrh	r3, [r3, #0]
 800f4a8:	b29a      	uxth	r2, r3
 800f4aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f4ae:	b29b      	uxth	r3, r3
 800f4b0:	029b      	lsls	r3, r3, #10
 800f4b2:	b29b      	uxth	r3, r3
 800f4b4:	4313      	orrs	r3, r2
 800f4b6:	b29b      	uxth	r3, r3
 800f4b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4c0:	b29a      	uxth	r2, r3
 800f4c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f4c6:	801a      	strh	r2, [r3, #0]
 800f4c8:	e060      	b.n	800f58c <USB_EPStartXfer+0x155e>
 800f4ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d10c      	bne.n	800f4ec <USB_EPStartXfer+0x14be>
 800f4d2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f4d6:	881b      	ldrh	r3, [r3, #0]
 800f4d8:	b29b      	uxth	r3, r3
 800f4da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f4de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f4e2:	b29a      	uxth	r2, r3
 800f4e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f4e8:	801a      	strh	r2, [r3, #0]
 800f4ea:	e04f      	b.n	800f58c <USB_EPStartXfer+0x155e>
 800f4ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4f0:	085b      	lsrs	r3, r3, #1
 800f4f2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f4fa:	f003 0301 	and.w	r3, r3, #1
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d004      	beq.n	800f50c <USB_EPStartXfer+0x14de>
 800f502:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f506:	3301      	adds	r3, #1
 800f508:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800f50c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f510:	881b      	ldrh	r3, [r3, #0]
 800f512:	b29a      	uxth	r2, r3
 800f514:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f518:	b29b      	uxth	r3, r3
 800f51a:	029b      	lsls	r3, r3, #10
 800f51c:	b29b      	uxth	r3, r3
 800f51e:	4313      	orrs	r3, r2
 800f520:	b29a      	uxth	r2, r3
 800f522:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f526:	801a      	strh	r2, [r3, #0]
 800f528:	e030      	b.n	800f58c <USB_EPStartXfer+0x155e>
 800f52a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f52e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f532:	681b      	ldr	r3, [r3, #0]
 800f534:	785b      	ldrb	r3, [r3, #1]
 800f536:	2b01      	cmp	r3, #1
 800f538:	d128      	bne.n	800f58c <USB_EPStartXfer+0x155e>
 800f53a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f53e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f548:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f54c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f556:	b29b      	uxth	r3, r3
 800f558:	461a      	mov	r2, r3
 800f55a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f55e:	4413      	add	r3, r2
 800f560:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800f564:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f568:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f56c:	681b      	ldr	r3, [r3, #0]
 800f56e:	781b      	ldrb	r3, [r3, #0]
 800f570:	00da      	lsls	r2, r3, #3
 800f572:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800f576:	4413      	add	r3, r2
 800f578:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800f57c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800f580:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f584:	b29a      	uxth	r2, r3
 800f586:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800f58a:	801a      	strh	r2, [r3, #0]
 800f58c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f590:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f59a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f59e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	785b      	ldrb	r3, [r3, #1]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	f040 8085 	bne.w	800f6b6 <USB_EPStartXfer+0x1688>
 800f5ac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5b0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f5b4:	681b      	ldr	r3, [r3, #0]
 800f5b6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f5ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f5c8:	b29b      	uxth	r3, r3
 800f5ca:	461a      	mov	r2, r3
 800f5cc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f5d0:	4413      	add	r3, r2
 800f5d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800f5d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f5da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	781b      	ldrb	r3, [r3, #0]
 800f5e2:	00da      	lsls	r2, r3, #3
 800f5e4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800f5e8:	4413      	add	r3, r2
 800f5ea:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f5ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f5f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f5f6:	881b      	ldrh	r3, [r3, #0]
 800f5f8:	b29b      	uxth	r3, r3
 800f5fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f5fe:	b29a      	uxth	r2, r3
 800f600:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f604:	801a      	strh	r2, [r3, #0]
 800f606:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f60a:	2b3e      	cmp	r3, #62	; 0x3e
 800f60c:	d923      	bls.n	800f656 <USB_EPStartXfer+0x1628>
 800f60e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f612:	095b      	lsrs	r3, r3, #5
 800f614:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f618:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f61c:	f003 031f 	and.w	r3, r3, #31
 800f620:	2b00      	cmp	r3, #0
 800f622:	d104      	bne.n	800f62e <USB_EPStartXfer+0x1600>
 800f624:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f628:	3b01      	subs	r3, #1
 800f62a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f62e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f632:	881b      	ldrh	r3, [r3, #0]
 800f634:	b29a      	uxth	r2, r3
 800f636:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f63a:	b29b      	uxth	r3, r3
 800f63c:	029b      	lsls	r3, r3, #10
 800f63e:	b29b      	uxth	r3, r3
 800f640:	4313      	orrs	r3, r2
 800f642:	b29b      	uxth	r3, r3
 800f644:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f648:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f64c:	b29a      	uxth	r2, r3
 800f64e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f652:	801a      	strh	r2, [r3, #0]
 800f654:	e05c      	b.n	800f710 <USB_EPStartXfer+0x16e2>
 800f656:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d10c      	bne.n	800f678 <USB_EPStartXfer+0x164a>
 800f65e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f662:	881b      	ldrh	r3, [r3, #0]
 800f664:	b29b      	uxth	r3, r3
 800f666:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f66a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f66e:	b29a      	uxth	r2, r3
 800f670:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f674:	801a      	strh	r2, [r3, #0]
 800f676:	e04b      	b.n	800f710 <USB_EPStartXfer+0x16e2>
 800f678:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f67c:	085b      	lsrs	r3, r3, #1
 800f67e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f682:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f686:	f003 0301 	and.w	r3, r3, #1
 800f68a:	2b00      	cmp	r3, #0
 800f68c:	d004      	beq.n	800f698 <USB_EPStartXfer+0x166a>
 800f68e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f692:	3301      	adds	r3, #1
 800f694:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800f698:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f69c:	881b      	ldrh	r3, [r3, #0]
 800f69e:	b29a      	uxth	r2, r3
 800f6a0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800f6a4:	b29b      	uxth	r3, r3
 800f6a6:	029b      	lsls	r3, r3, #10
 800f6a8:	b29b      	uxth	r3, r3
 800f6aa:	4313      	orrs	r3, r2
 800f6ac:	b29a      	uxth	r2, r3
 800f6ae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f6b2:	801a      	strh	r2, [r3, #0]
 800f6b4:	e02c      	b.n	800f710 <USB_EPStartXfer+0x16e2>
 800f6b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	785b      	ldrb	r3, [r3, #1]
 800f6c2:	2b01      	cmp	r3, #1
 800f6c4:	d124      	bne.n	800f710 <USB_EPStartXfer+0x16e2>
 800f6c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6ca:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800f6d4:	b29b      	uxth	r3, r3
 800f6d6:	461a      	mov	r2, r3
 800f6d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f6dc:	4413      	add	r3, r2
 800f6de:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f6e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f6e6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f6ea:	681b      	ldr	r3, [r3, #0]
 800f6ec:	781b      	ldrb	r3, [r3, #0]
 800f6ee:	00da      	lsls	r2, r3, #3
 800f6f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800f6f4:	4413      	add	r3, r2
 800f6f6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800f6fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f6fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800f702:	b29a      	uxth	r2, r3
 800f704:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f708:	801a      	strh	r2, [r3, #0]
 800f70a:	e001      	b.n	800f710 <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800f70c:	2301      	movs	r3, #1
 800f70e:	e03a      	b.n	800f786 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f710:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f714:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f718:	681a      	ldr	r2, [r3, #0]
 800f71a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f71e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	781b      	ldrb	r3, [r3, #0]
 800f726:	009b      	lsls	r3, r3, #2
 800f728:	4413      	add	r3, r2
 800f72a:	881b      	ldrh	r3, [r3, #0]
 800f72c:	b29b      	uxth	r3, r3
 800f72e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f732:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f736:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800f73a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800f73e:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f742:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800f746:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800f74a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f74e:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800f752:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f756:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800f75a:	681a      	ldr	r2, [r3, #0]
 800f75c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800f760:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800f764:	681b      	ldr	r3, [r3, #0]
 800f766:	781b      	ldrb	r3, [r3, #0]
 800f768:	009b      	lsls	r3, r3, #2
 800f76a:	441a      	add	r2, r3
 800f76c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800f770:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f774:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f778:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f77c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f780:	b29b      	uxth	r3, r3
 800f782:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f784:	2300      	movs	r3, #0
}
 800f786:	4618      	mov	r0, r3
 800f788:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800f78c:	46bd      	mov	sp, r7
 800f78e:	bd80      	pop	{r7, pc}

0800f790 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f790:	b480      	push	{r7}
 800f792:	b085      	sub	sp, #20
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
 800f798:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800f79a:	683b      	ldr	r3, [r7, #0]
 800f79c:	785b      	ldrb	r3, [r3, #1]
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d020      	beq.n	800f7e4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800f7a2:	687a      	ldr	r2, [r7, #4]
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	781b      	ldrb	r3, [r3, #0]
 800f7a8:	009b      	lsls	r3, r3, #2
 800f7aa:	4413      	add	r3, r2
 800f7ac:	881b      	ldrh	r3, [r3, #0]
 800f7ae:	b29b      	uxth	r3, r3
 800f7b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f7b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f7b8:	81bb      	strh	r3, [r7, #12]
 800f7ba:	89bb      	ldrh	r3, [r7, #12]
 800f7bc:	f083 0310 	eor.w	r3, r3, #16
 800f7c0:	81bb      	strh	r3, [r7, #12]
 800f7c2:	687a      	ldr	r2, [r7, #4]
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	781b      	ldrb	r3, [r3, #0]
 800f7c8:	009b      	lsls	r3, r3, #2
 800f7ca:	441a      	add	r2, r3
 800f7cc:	89bb      	ldrh	r3, [r7, #12]
 800f7ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f7d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f7d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f7da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f7de:	b29b      	uxth	r3, r3
 800f7e0:	8013      	strh	r3, [r2, #0]
 800f7e2:	e01f      	b.n	800f824 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800f7e4:	687a      	ldr	r2, [r7, #4]
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	781b      	ldrb	r3, [r3, #0]
 800f7ea:	009b      	lsls	r3, r3, #2
 800f7ec:	4413      	add	r3, r2
 800f7ee:	881b      	ldrh	r3, [r3, #0]
 800f7f0:	b29b      	uxth	r3, r3
 800f7f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f7f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f7fa:	81fb      	strh	r3, [r7, #14]
 800f7fc:	89fb      	ldrh	r3, [r7, #14]
 800f7fe:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f802:	81fb      	strh	r3, [r7, #14]
 800f804:	687a      	ldr	r2, [r7, #4]
 800f806:	683b      	ldr	r3, [r7, #0]
 800f808:	781b      	ldrb	r3, [r3, #0]
 800f80a:	009b      	lsls	r3, r3, #2
 800f80c:	441a      	add	r2, r3
 800f80e:	89fb      	ldrh	r3, [r7, #14]
 800f810:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f814:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f818:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f81c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f820:	b29b      	uxth	r3, r3
 800f822:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800f824:	2300      	movs	r3, #0
}
 800f826:	4618      	mov	r0, r3
 800f828:	3714      	adds	r7, #20
 800f82a:	46bd      	mov	sp, r7
 800f82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f830:	4770      	bx	lr

0800f832 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f832:	b480      	push	{r7}
 800f834:	b087      	sub	sp, #28
 800f836:	af00      	add	r7, sp, #0
 800f838:	6078      	str	r0, [r7, #4]
 800f83a:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	7b1b      	ldrb	r3, [r3, #12]
 800f840:	2b00      	cmp	r3, #0
 800f842:	f040 809d 	bne.w	800f980 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800f846:	683b      	ldr	r3, [r7, #0]
 800f848:	785b      	ldrb	r3, [r3, #1]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d04c      	beq.n	800f8e8 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	683b      	ldr	r3, [r7, #0]
 800f852:	781b      	ldrb	r3, [r3, #0]
 800f854:	009b      	lsls	r3, r3, #2
 800f856:	4413      	add	r3, r2
 800f858:	881b      	ldrh	r3, [r3, #0]
 800f85a:	823b      	strh	r3, [r7, #16]
 800f85c:	8a3b      	ldrh	r3, [r7, #16]
 800f85e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f862:	2b00      	cmp	r3, #0
 800f864:	d01b      	beq.n	800f89e <USB_EPClearStall+0x6c>
 800f866:	687a      	ldr	r2, [r7, #4]
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	009b      	lsls	r3, r3, #2
 800f86e:	4413      	add	r3, r2
 800f870:	881b      	ldrh	r3, [r3, #0]
 800f872:	b29b      	uxth	r3, r3
 800f874:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f87c:	81fb      	strh	r3, [r7, #14]
 800f87e:	687a      	ldr	r2, [r7, #4]
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	781b      	ldrb	r3, [r3, #0]
 800f884:	009b      	lsls	r3, r3, #2
 800f886:	441a      	add	r2, r3
 800f888:	89fb      	ldrh	r3, [r7, #14]
 800f88a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f88e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f892:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f896:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800f89a:	b29b      	uxth	r3, r3
 800f89c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	78db      	ldrb	r3, [r3, #3]
 800f8a2:	2b01      	cmp	r3, #1
 800f8a4:	d06c      	beq.n	800f980 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f8a6:	687a      	ldr	r2, [r7, #4]
 800f8a8:	683b      	ldr	r3, [r7, #0]
 800f8aa:	781b      	ldrb	r3, [r3, #0]
 800f8ac:	009b      	lsls	r3, r3, #2
 800f8ae:	4413      	add	r3, r2
 800f8b0:	881b      	ldrh	r3, [r3, #0]
 800f8b2:	b29b      	uxth	r3, r3
 800f8b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f8b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f8bc:	81bb      	strh	r3, [r7, #12]
 800f8be:	89bb      	ldrh	r3, [r7, #12]
 800f8c0:	f083 0320 	eor.w	r3, r3, #32
 800f8c4:	81bb      	strh	r3, [r7, #12]
 800f8c6:	687a      	ldr	r2, [r7, #4]
 800f8c8:	683b      	ldr	r3, [r7, #0]
 800f8ca:	781b      	ldrb	r3, [r3, #0]
 800f8cc:	009b      	lsls	r3, r3, #2
 800f8ce:	441a      	add	r2, r3
 800f8d0:	89bb      	ldrh	r3, [r7, #12]
 800f8d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f8d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f8da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f8de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f8e2:	b29b      	uxth	r3, r3
 800f8e4:	8013      	strh	r3, [r2, #0]
 800f8e6:	e04b      	b.n	800f980 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f8e8:	687a      	ldr	r2, [r7, #4]
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	781b      	ldrb	r3, [r3, #0]
 800f8ee:	009b      	lsls	r3, r3, #2
 800f8f0:	4413      	add	r3, r2
 800f8f2:	881b      	ldrh	r3, [r3, #0]
 800f8f4:	82fb      	strh	r3, [r7, #22]
 800f8f6:	8afb      	ldrh	r3, [r7, #22]
 800f8f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d01b      	beq.n	800f938 <USB_EPClearStall+0x106>
 800f900:	687a      	ldr	r2, [r7, #4]
 800f902:	683b      	ldr	r3, [r7, #0]
 800f904:	781b      	ldrb	r3, [r3, #0]
 800f906:	009b      	lsls	r3, r3, #2
 800f908:	4413      	add	r3, r2
 800f90a:	881b      	ldrh	r3, [r3, #0]
 800f90c:	b29b      	uxth	r3, r3
 800f90e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f916:	82bb      	strh	r3, [r7, #20]
 800f918:	687a      	ldr	r2, [r7, #4]
 800f91a:	683b      	ldr	r3, [r7, #0]
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	009b      	lsls	r3, r3, #2
 800f920:	441a      	add	r2, r3
 800f922:	8abb      	ldrh	r3, [r7, #20]
 800f924:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f928:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f92c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f930:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f934:	b29b      	uxth	r3, r3
 800f936:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f938:	687a      	ldr	r2, [r7, #4]
 800f93a:	683b      	ldr	r3, [r7, #0]
 800f93c:	781b      	ldrb	r3, [r3, #0]
 800f93e:	009b      	lsls	r3, r3, #2
 800f940:	4413      	add	r3, r2
 800f942:	881b      	ldrh	r3, [r3, #0]
 800f944:	b29b      	uxth	r3, r3
 800f946:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800f94a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f94e:	827b      	strh	r3, [r7, #18]
 800f950:	8a7b      	ldrh	r3, [r7, #18]
 800f952:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800f956:	827b      	strh	r3, [r7, #18]
 800f958:	8a7b      	ldrh	r3, [r7, #18]
 800f95a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800f95e:	827b      	strh	r3, [r7, #18]
 800f960:	687a      	ldr	r2, [r7, #4]
 800f962:	683b      	ldr	r3, [r7, #0]
 800f964:	781b      	ldrb	r3, [r3, #0]
 800f966:	009b      	lsls	r3, r3, #2
 800f968:	441a      	add	r2, r3
 800f96a:	8a7b      	ldrh	r3, [r7, #18]
 800f96c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800f970:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800f974:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f978:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f97c:	b29b      	uxth	r3, r3
 800f97e:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800f980:	2300      	movs	r3, #0
}
 800f982:	4618      	mov	r0, r3
 800f984:	371c      	adds	r7, #28
 800f986:	46bd      	mov	sp, r7
 800f988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f98c:	4770      	bx	lr

0800f98e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800f98e:	b480      	push	{r7}
 800f990:	b083      	sub	sp, #12
 800f992:	af00      	add	r7, sp, #0
 800f994:	6078      	str	r0, [r7, #4]
 800f996:	460b      	mov	r3, r1
 800f998:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800f99a:	78fb      	ldrb	r3, [r7, #3]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d103      	bne.n	800f9a8 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2280      	movs	r2, #128	; 0x80
 800f9a4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800f9a8:	2300      	movs	r3, #0
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	370c      	adds	r7, #12
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9b4:	4770      	bx	lr

0800f9b6 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800f9b6:	b480      	push	{r7}
 800f9b8:	b083      	sub	sp, #12
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f9c4:	b29b      	uxth	r3, r3
 800f9c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f9ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f9ce:	b29a      	uxth	r2, r3
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800f9d6:	2300      	movs	r3, #0
}
 800f9d8:	4618      	mov	r0, r3
 800f9da:	370c      	adds	r7, #12
 800f9dc:	46bd      	mov	sp, r7
 800f9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9e2:	4770      	bx	lr

0800f9e4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800f9e4:	b480      	push	{r7}
 800f9e6:	b083      	sub	sp, #12
 800f9e8:	af00      	add	r7, sp, #0
 800f9ea:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800f9ec:	687b      	ldr	r3, [r7, #4]
 800f9ee:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800f9f2:	b29b      	uxth	r3, r3
 800f9f4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800f9f8:	b29a      	uxth	r2, r3
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800fa00:	2300      	movs	r3, #0
}
 800fa02:	4618      	mov	r0, r3
 800fa04:	370c      	adds	r7, #12
 800fa06:	46bd      	mov	sp, r7
 800fa08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa0c:	4770      	bx	lr

0800fa0e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800fa0e:	b480      	push	{r7}
 800fa10:	b085      	sub	sp, #20
 800fa12:	af00      	add	r7, sp, #0
 800fa14:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800fa1c:	b29b      	uxth	r3, r3
 800fa1e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800fa20:	68fb      	ldr	r3, [r7, #12]
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3714      	adds	r7, #20
 800fa26:	46bd      	mov	sp, r7
 800fa28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa2c:	4770      	bx	lr

0800fa2e <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800fa2e:	b480      	push	{r7}
 800fa30:	b083      	sub	sp, #12
 800fa32:	af00      	add	r7, sp, #0
 800fa34:	6078      	str	r0, [r7, #4]
 800fa36:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800fa38:	2300      	movs	r3, #0
}
 800fa3a:	4618      	mov	r0, r3
 800fa3c:	370c      	adds	r7, #12
 800fa3e:	46bd      	mov	sp, r7
 800fa40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa44:	4770      	bx	lr

0800fa46 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800fa46:	b480      	push	{r7}
 800fa48:	b08b      	sub	sp, #44	; 0x2c
 800fa4a:	af00      	add	r7, sp, #0
 800fa4c:	60f8      	str	r0, [r7, #12]
 800fa4e:	60b9      	str	r1, [r7, #8]
 800fa50:	4611      	mov	r1, r2
 800fa52:	461a      	mov	r2, r3
 800fa54:	460b      	mov	r3, r1
 800fa56:	80fb      	strh	r3, [r7, #6]
 800fa58:	4613      	mov	r3, r2
 800fa5a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800fa5c:	88bb      	ldrh	r3, [r7, #4]
 800fa5e:	3301      	adds	r3, #1
 800fa60:	085b      	lsrs	r3, r3, #1
 800fa62:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fa64:	68fb      	ldr	r3, [r7, #12]
 800fa66:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800fa68:	68bb      	ldr	r3, [r7, #8]
 800fa6a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800fa6c:	88fa      	ldrh	r2, [r7, #6]
 800fa6e:	697b      	ldr	r3, [r7, #20]
 800fa70:	4413      	add	r3, r2
 800fa72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fa76:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fa78:	69bb      	ldr	r3, [r7, #24]
 800fa7a:	627b      	str	r3, [r7, #36]	; 0x24
 800fa7c:	e01b      	b.n	800fab6 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800fa7e:	69fb      	ldr	r3, [r7, #28]
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800fa84:	69fb      	ldr	r3, [r7, #28]
 800fa86:	3301      	adds	r3, #1
 800fa88:	781b      	ldrb	r3, [r3, #0]
 800fa8a:	021b      	lsls	r3, r3, #8
 800fa8c:	b21a      	sxth	r2, r3
 800fa8e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800fa92:	4313      	orrs	r3, r2
 800fa94:	b21b      	sxth	r3, r3
 800fa96:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800fa98:	6a3b      	ldr	r3, [r7, #32]
 800fa9a:	8a7a      	ldrh	r2, [r7, #18]
 800fa9c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800fa9e:	6a3b      	ldr	r3, [r7, #32]
 800faa0:	3302      	adds	r3, #2
 800faa2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800faa4:	69fb      	ldr	r3, [r7, #28]
 800faa6:	3301      	adds	r3, #1
 800faa8:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800faaa:	69fb      	ldr	r3, [r7, #28]
 800faac:	3301      	adds	r3, #1
 800faae:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fab2:	3b01      	subs	r3, #1
 800fab4:	627b      	str	r3, [r7, #36]	; 0x24
 800fab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d1e0      	bne.n	800fa7e <USB_WritePMA+0x38>
  }
}
 800fabc:	bf00      	nop
 800fabe:	bf00      	nop
 800fac0:	372c      	adds	r7, #44	; 0x2c
 800fac2:	46bd      	mov	sp, r7
 800fac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac8:	4770      	bx	lr

0800faca <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800faca:	b480      	push	{r7}
 800facc:	b08b      	sub	sp, #44	; 0x2c
 800face:	af00      	add	r7, sp, #0
 800fad0:	60f8      	str	r0, [r7, #12]
 800fad2:	60b9      	str	r1, [r7, #8]
 800fad4:	4611      	mov	r1, r2
 800fad6:	461a      	mov	r2, r3
 800fad8:	460b      	mov	r3, r1
 800fada:	80fb      	strh	r3, [r7, #6]
 800fadc:	4613      	mov	r3, r2
 800fade:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800fae0:	88bb      	ldrh	r3, [r7, #4]
 800fae2:	085b      	lsrs	r3, r3, #1
 800fae4:	b29b      	uxth	r3, r3
 800fae6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800faf0:	88fa      	ldrh	r2, [r7, #6]
 800faf2:	697b      	ldr	r3, [r7, #20]
 800faf4:	4413      	add	r3, r2
 800faf6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800fafa:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800fafc:	69bb      	ldr	r3, [r7, #24]
 800fafe:	627b      	str	r3, [r7, #36]	; 0x24
 800fb00:	e018      	b.n	800fb34 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800fb02:	6a3b      	ldr	r3, [r7, #32]
 800fb04:	881b      	ldrh	r3, [r3, #0]
 800fb06:	b29b      	uxth	r3, r3
 800fb08:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800fb0a:	6a3b      	ldr	r3, [r7, #32]
 800fb0c:	3302      	adds	r3, #2
 800fb0e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fb10:	693b      	ldr	r3, [r7, #16]
 800fb12:	b2da      	uxtb	r2, r3
 800fb14:	69fb      	ldr	r3, [r7, #28]
 800fb16:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fb18:	69fb      	ldr	r3, [r7, #28]
 800fb1a:	3301      	adds	r3, #1
 800fb1c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800fb1e:	693b      	ldr	r3, [r7, #16]
 800fb20:	0a1b      	lsrs	r3, r3, #8
 800fb22:	b2da      	uxtb	r2, r3
 800fb24:	69fb      	ldr	r3, [r7, #28]
 800fb26:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800fb28:	69fb      	ldr	r3, [r7, #28]
 800fb2a:	3301      	adds	r3, #1
 800fb2c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800fb2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb30:	3b01      	subs	r3, #1
 800fb32:	627b      	str	r3, [r7, #36]	; 0x24
 800fb34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fb36:	2b00      	cmp	r3, #0
 800fb38:	d1e3      	bne.n	800fb02 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800fb3a:	88bb      	ldrh	r3, [r7, #4]
 800fb3c:	f003 0301 	and.w	r3, r3, #1
 800fb40:	b29b      	uxth	r3, r3
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d007      	beq.n	800fb56 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800fb46:	6a3b      	ldr	r3, [r7, #32]
 800fb48:	881b      	ldrh	r3, [r3, #0]
 800fb4a:	b29b      	uxth	r3, r3
 800fb4c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800fb4e:	693b      	ldr	r3, [r7, #16]
 800fb50:	b2da      	uxtb	r2, r3
 800fb52:	69fb      	ldr	r3, [r7, #28]
 800fb54:	701a      	strb	r2, [r3, #0]
  }
}
 800fb56:	bf00      	nop
 800fb58:	372c      	adds	r7, #44	; 0x2c
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb60:	4770      	bx	lr
	...

0800fb64 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b084      	sub	sp, #16
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	460b      	mov	r3, r1
 800fb6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800fb70:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800fb74:	f003 fa14 	bl	8012fa0 <USBD_static_malloc>
 800fb78:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	2b00      	cmp	r3, #0
 800fb7e:	d109      	bne.n	800fb94 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	32b0      	adds	r2, #176	; 0xb0
 800fb8a:	2100      	movs	r1, #0
 800fb8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800fb90:	2302      	movs	r3, #2
 800fb92:	e0d4      	b.n	800fd3e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800fb94:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800fb98:	2100      	movs	r1, #0
 800fb9a:	68f8      	ldr	r0, [r7, #12]
 800fb9c:	f005 f9b5 	bl	8014f0a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fba6:	687b      	ldr	r3, [r7, #4]
 800fba8:	32b0      	adds	r2, #176	; 0xb0
 800fbaa:	68f9      	ldr	r1, [r7, #12]
 800fbac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	32b0      	adds	r2, #176	; 0xb0
 800fbba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	7c1b      	ldrb	r3, [r3, #16]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d138      	bne.n	800fc3e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fbcc:	4b5e      	ldr	r3, [pc, #376]	; (800fd48 <USBD_CDC_Init+0x1e4>)
 800fbce:	7819      	ldrb	r1, [r3, #0]
 800fbd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fbd4:	2202      	movs	r2, #2
 800fbd6:	6878      	ldr	r0, [r7, #4]
 800fbd8:	f002 ffe4 	bl	8012ba4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fbdc:	4b5a      	ldr	r3, [pc, #360]	; (800fd48 <USBD_CDC_Init+0x1e4>)
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	f003 020f 	and.w	r2, r3, #15
 800fbe4:	6879      	ldr	r1, [r7, #4]
 800fbe6:	4613      	mov	r3, r2
 800fbe8:	009b      	lsls	r3, r3, #2
 800fbea:	4413      	add	r3, r2
 800fbec:	009b      	lsls	r3, r3, #2
 800fbee:	440b      	add	r3, r1
 800fbf0:	3324      	adds	r3, #36	; 0x24
 800fbf2:	2201      	movs	r2, #1
 800fbf4:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fbf6:	4b55      	ldr	r3, [pc, #340]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fbf8:	7819      	ldrb	r1, [r3, #0]
 800fbfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fbfe:	2202      	movs	r2, #2
 800fc00:	6878      	ldr	r0, [r7, #4]
 800fc02:	f002 ffcf 	bl	8012ba4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fc06:	4b51      	ldr	r3, [pc, #324]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fc08:	781b      	ldrb	r3, [r3, #0]
 800fc0a:	f003 020f 	and.w	r2, r3, #15
 800fc0e:	6879      	ldr	r1, [r7, #4]
 800fc10:	4613      	mov	r3, r2
 800fc12:	009b      	lsls	r3, r3, #2
 800fc14:	4413      	add	r3, r2
 800fc16:	009b      	lsls	r3, r3, #2
 800fc18:	440b      	add	r3, r1
 800fc1a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fc1e:	2201      	movs	r2, #1
 800fc20:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800fc22:	4b4b      	ldr	r3, [pc, #300]	; (800fd50 <USBD_CDC_Init+0x1ec>)
 800fc24:	781b      	ldrb	r3, [r3, #0]
 800fc26:	f003 020f 	and.w	r2, r3, #15
 800fc2a:	6879      	ldr	r1, [r7, #4]
 800fc2c:	4613      	mov	r3, r2
 800fc2e:	009b      	lsls	r3, r3, #2
 800fc30:	4413      	add	r3, r2
 800fc32:	009b      	lsls	r3, r3, #2
 800fc34:	440b      	add	r3, r1
 800fc36:	3326      	adds	r3, #38	; 0x26
 800fc38:	2210      	movs	r2, #16
 800fc3a:	801a      	strh	r2, [r3, #0]
 800fc3c:	e035      	b.n	800fcaa <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800fc3e:	4b42      	ldr	r3, [pc, #264]	; (800fd48 <USBD_CDC_Init+0x1e4>)
 800fc40:	7819      	ldrb	r1, [r3, #0]
 800fc42:	2340      	movs	r3, #64	; 0x40
 800fc44:	2202      	movs	r2, #2
 800fc46:	6878      	ldr	r0, [r7, #4]
 800fc48:	f002 ffac 	bl	8012ba4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800fc4c:	4b3e      	ldr	r3, [pc, #248]	; (800fd48 <USBD_CDC_Init+0x1e4>)
 800fc4e:	781b      	ldrb	r3, [r3, #0]
 800fc50:	f003 020f 	and.w	r2, r3, #15
 800fc54:	6879      	ldr	r1, [r7, #4]
 800fc56:	4613      	mov	r3, r2
 800fc58:	009b      	lsls	r3, r3, #2
 800fc5a:	4413      	add	r3, r2
 800fc5c:	009b      	lsls	r3, r3, #2
 800fc5e:	440b      	add	r3, r1
 800fc60:	3324      	adds	r3, #36	; 0x24
 800fc62:	2201      	movs	r2, #1
 800fc64:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800fc66:	4b39      	ldr	r3, [pc, #228]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fc68:	7819      	ldrb	r1, [r3, #0]
 800fc6a:	2340      	movs	r3, #64	; 0x40
 800fc6c:	2202      	movs	r2, #2
 800fc6e:	6878      	ldr	r0, [r7, #4]
 800fc70:	f002 ff98 	bl	8012ba4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800fc74:	4b35      	ldr	r3, [pc, #212]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fc76:	781b      	ldrb	r3, [r3, #0]
 800fc78:	f003 020f 	and.w	r2, r3, #15
 800fc7c:	6879      	ldr	r1, [r7, #4]
 800fc7e:	4613      	mov	r3, r2
 800fc80:	009b      	lsls	r3, r3, #2
 800fc82:	4413      	add	r3, r2
 800fc84:	009b      	lsls	r3, r3, #2
 800fc86:	440b      	add	r3, r1
 800fc88:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fc8c:	2201      	movs	r2, #1
 800fc8e:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800fc90:	4b2f      	ldr	r3, [pc, #188]	; (800fd50 <USBD_CDC_Init+0x1ec>)
 800fc92:	781b      	ldrb	r3, [r3, #0]
 800fc94:	f003 020f 	and.w	r2, r3, #15
 800fc98:	6879      	ldr	r1, [r7, #4]
 800fc9a:	4613      	mov	r3, r2
 800fc9c:	009b      	lsls	r3, r3, #2
 800fc9e:	4413      	add	r3, r2
 800fca0:	009b      	lsls	r3, r3, #2
 800fca2:	440b      	add	r3, r1
 800fca4:	3326      	adds	r3, #38	; 0x26
 800fca6:	2210      	movs	r2, #16
 800fca8:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800fcaa:	4b29      	ldr	r3, [pc, #164]	; (800fd50 <USBD_CDC_Init+0x1ec>)
 800fcac:	7819      	ldrb	r1, [r3, #0]
 800fcae:	2308      	movs	r3, #8
 800fcb0:	2203      	movs	r2, #3
 800fcb2:	6878      	ldr	r0, [r7, #4]
 800fcb4:	f002 ff76 	bl	8012ba4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800fcb8:	4b25      	ldr	r3, [pc, #148]	; (800fd50 <USBD_CDC_Init+0x1ec>)
 800fcba:	781b      	ldrb	r3, [r3, #0]
 800fcbc:	f003 020f 	and.w	r2, r3, #15
 800fcc0:	6879      	ldr	r1, [r7, #4]
 800fcc2:	4613      	mov	r3, r2
 800fcc4:	009b      	lsls	r3, r3, #2
 800fcc6:	4413      	add	r3, r2
 800fcc8:	009b      	lsls	r3, r3, #2
 800fcca:	440b      	add	r3, r1
 800fccc:	3324      	adds	r3, #36	; 0x24
 800fcce:	2201      	movs	r2, #1
 800fcd0:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800fcd2:	68fb      	ldr	r3, [r7, #12]
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800fce0:	687a      	ldr	r2, [r7, #4]
 800fce2:	33b0      	adds	r3, #176	; 0xb0
 800fce4:	009b      	lsls	r3, r3, #2
 800fce6:	4413      	add	r3, r2
 800fce8:	685b      	ldr	r3, [r3, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800fcee:	68fb      	ldr	r3, [r7, #12]
 800fcf0:	2200      	movs	r2, #0
 800fcf2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	2200      	movs	r2, #0
 800fcfa:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d101      	bne.n	800fd0c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800fd08:	2302      	movs	r3, #2
 800fd0a:	e018      	b.n	800fd3e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	7c1b      	ldrb	r3, [r3, #16]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d10a      	bne.n	800fd2a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fd14:	4b0d      	ldr	r3, [pc, #52]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fd16:	7819      	ldrb	r1, [r3, #0]
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fd1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f003 f8ba 	bl	8012e9c <USBD_LL_PrepareReceive>
 800fd28:	e008      	b.n	800fd3c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800fd2a:	4b08      	ldr	r3, [pc, #32]	; (800fd4c <USBD_CDC_Init+0x1e8>)
 800fd2c:	7819      	ldrb	r1, [r3, #0]
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800fd34:	2340      	movs	r3, #64	; 0x40
 800fd36:	6878      	ldr	r0, [r7, #4]
 800fd38:	f003 f8b0 	bl	8012e9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800fd3c:	2300      	movs	r3, #0
}
 800fd3e:	4618      	mov	r0, r3
 800fd40:	3710      	adds	r7, #16
 800fd42:	46bd      	mov	sp, r7
 800fd44:	bd80      	pop	{r7, pc}
 800fd46:	bf00      	nop
 800fd48:	200000b3 	.word	0x200000b3
 800fd4c:	200000b4 	.word	0x200000b4
 800fd50:	200000b5 	.word	0x200000b5

0800fd54 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fd54:	b580      	push	{r7, lr}
 800fd56:	b082      	sub	sp, #8
 800fd58:	af00      	add	r7, sp, #0
 800fd5a:	6078      	str	r0, [r7, #4]
 800fd5c:	460b      	mov	r3, r1
 800fd5e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800fd60:	4b3a      	ldr	r3, [pc, #232]	; (800fe4c <USBD_CDC_DeInit+0xf8>)
 800fd62:	781b      	ldrb	r3, [r3, #0]
 800fd64:	4619      	mov	r1, r3
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f002 ff5a 	bl	8012c20 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800fd6c:	4b37      	ldr	r3, [pc, #220]	; (800fe4c <USBD_CDC_DeInit+0xf8>)
 800fd6e:	781b      	ldrb	r3, [r3, #0]
 800fd70:	f003 020f 	and.w	r2, r3, #15
 800fd74:	6879      	ldr	r1, [r7, #4]
 800fd76:	4613      	mov	r3, r2
 800fd78:	009b      	lsls	r3, r3, #2
 800fd7a:	4413      	add	r3, r2
 800fd7c:	009b      	lsls	r3, r3, #2
 800fd7e:	440b      	add	r3, r1
 800fd80:	3324      	adds	r3, #36	; 0x24
 800fd82:	2200      	movs	r2, #0
 800fd84:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800fd86:	4b32      	ldr	r3, [pc, #200]	; (800fe50 <USBD_CDC_DeInit+0xfc>)
 800fd88:	781b      	ldrb	r3, [r3, #0]
 800fd8a:	4619      	mov	r1, r3
 800fd8c:	6878      	ldr	r0, [r7, #4]
 800fd8e:	f002 ff47 	bl	8012c20 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800fd92:	4b2f      	ldr	r3, [pc, #188]	; (800fe50 <USBD_CDC_DeInit+0xfc>)
 800fd94:	781b      	ldrb	r3, [r3, #0]
 800fd96:	f003 020f 	and.w	r2, r3, #15
 800fd9a:	6879      	ldr	r1, [r7, #4]
 800fd9c:	4613      	mov	r3, r2
 800fd9e:	009b      	lsls	r3, r3, #2
 800fda0:	4413      	add	r3, r2
 800fda2:	009b      	lsls	r3, r3, #2
 800fda4:	440b      	add	r3, r1
 800fda6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800fdaa:	2200      	movs	r2, #0
 800fdac:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800fdae:	4b29      	ldr	r3, [pc, #164]	; (800fe54 <USBD_CDC_DeInit+0x100>)
 800fdb0:	781b      	ldrb	r3, [r3, #0]
 800fdb2:	4619      	mov	r1, r3
 800fdb4:	6878      	ldr	r0, [r7, #4]
 800fdb6:	f002 ff33 	bl	8012c20 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800fdba:	4b26      	ldr	r3, [pc, #152]	; (800fe54 <USBD_CDC_DeInit+0x100>)
 800fdbc:	781b      	ldrb	r3, [r3, #0]
 800fdbe:	f003 020f 	and.w	r2, r3, #15
 800fdc2:	6879      	ldr	r1, [r7, #4]
 800fdc4:	4613      	mov	r3, r2
 800fdc6:	009b      	lsls	r3, r3, #2
 800fdc8:	4413      	add	r3, r2
 800fdca:	009b      	lsls	r3, r3, #2
 800fdcc:	440b      	add	r3, r1
 800fdce:	3324      	adds	r3, #36	; 0x24
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800fdd4:	4b1f      	ldr	r3, [pc, #124]	; (800fe54 <USBD_CDC_DeInit+0x100>)
 800fdd6:	781b      	ldrb	r3, [r3, #0]
 800fdd8:	f003 020f 	and.w	r2, r3, #15
 800fddc:	6879      	ldr	r1, [r7, #4]
 800fdde:	4613      	mov	r3, r2
 800fde0:	009b      	lsls	r3, r3, #2
 800fde2:	4413      	add	r3, r2
 800fde4:	009b      	lsls	r3, r3, #2
 800fde6:	440b      	add	r3, r1
 800fde8:	3326      	adds	r3, #38	; 0x26
 800fdea:	2200      	movs	r2, #0
 800fdec:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	32b0      	adds	r2, #176	; 0xb0
 800fdf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fdfc:	2b00      	cmp	r3, #0
 800fdfe:	d01f      	beq.n	800fe40 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800fe06:	687a      	ldr	r2, [r7, #4]
 800fe08:	33b0      	adds	r3, #176	; 0xb0
 800fe0a:	009b      	lsls	r3, r3, #2
 800fe0c:	4413      	add	r3, r2
 800fe0e:	685b      	ldr	r3, [r3, #4]
 800fe10:	685b      	ldr	r3, [r3, #4]
 800fe12:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	32b0      	adds	r2, #176	; 0xb0
 800fe1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe22:	4618      	mov	r0, r3
 800fe24:	f003 f8ca 	bl	8012fbc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	32b0      	adds	r2, #176	; 0xb0
 800fe32:	2100      	movs	r1, #0
 800fe34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800fe40:	2300      	movs	r3, #0
}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3708      	adds	r7, #8
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}
 800fe4a:	bf00      	nop
 800fe4c:	200000b3 	.word	0x200000b3
 800fe50:	200000b4 	.word	0x200000b4
 800fe54:	200000b5 	.word	0x200000b5

0800fe58 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800fe58:	b580      	push	{r7, lr}
 800fe5a:	b086      	sub	sp, #24
 800fe5c:	af00      	add	r7, sp, #0
 800fe5e:	6078      	str	r0, [r7, #4]
 800fe60:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	32b0      	adds	r2, #176	; 0xb0
 800fe6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe70:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800fe72:	2300      	movs	r3, #0
 800fe74:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800fe76:	2300      	movs	r3, #0
 800fe78:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800fe7e:	693b      	ldr	r3, [r7, #16]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d101      	bne.n	800fe88 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800fe84:	2303      	movs	r3, #3
 800fe86:	e0bf      	b.n	8010008 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fe88:	683b      	ldr	r3, [r7, #0]
 800fe8a:	781b      	ldrb	r3, [r3, #0]
 800fe8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d050      	beq.n	800ff36 <USBD_CDC_Setup+0xde>
 800fe94:	2b20      	cmp	r3, #32
 800fe96:	f040 80af 	bne.w	800fff8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800fe9a:	683b      	ldr	r3, [r7, #0]
 800fe9c:	88db      	ldrh	r3, [r3, #6]
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d03a      	beq.n	800ff18 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800fea2:	683b      	ldr	r3, [r7, #0]
 800fea4:	781b      	ldrb	r3, [r3, #0]
 800fea6:	b25b      	sxtb	r3, r3
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	da1b      	bge.n	800fee4 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800feb2:	687a      	ldr	r2, [r7, #4]
 800feb4:	33b0      	adds	r3, #176	; 0xb0
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	4413      	add	r3, r2
 800feba:	685b      	ldr	r3, [r3, #4]
 800febc:	689b      	ldr	r3, [r3, #8]
 800febe:	683a      	ldr	r2, [r7, #0]
 800fec0:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800fec2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800fec4:	683a      	ldr	r2, [r7, #0]
 800fec6:	88d2      	ldrh	r2, [r2, #6]
 800fec8:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800feca:	683b      	ldr	r3, [r7, #0]
 800fecc:	88db      	ldrh	r3, [r3, #6]
 800fece:	2b07      	cmp	r3, #7
 800fed0:	bf28      	it	cs
 800fed2:	2307      	movcs	r3, #7
 800fed4:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800fed6:	693b      	ldr	r3, [r7, #16]
 800fed8:	89fa      	ldrh	r2, [r7, #14]
 800feda:	4619      	mov	r1, r3
 800fedc:	6878      	ldr	r0, [r7, #4]
 800fede:	f001 fd21 	bl	8011924 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800fee2:	e090      	b.n	8010006 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800fee4:	683b      	ldr	r3, [r7, #0]
 800fee6:	785a      	ldrb	r2, [r3, #1]
 800fee8:	693b      	ldr	r3, [r7, #16]
 800feea:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800feee:	683b      	ldr	r3, [r7, #0]
 800fef0:	88db      	ldrh	r3, [r3, #6]
 800fef2:	2b3f      	cmp	r3, #63	; 0x3f
 800fef4:	d803      	bhi.n	800fefe <USBD_CDC_Setup+0xa6>
 800fef6:	683b      	ldr	r3, [r7, #0]
 800fef8:	88db      	ldrh	r3, [r3, #6]
 800fefa:	b2da      	uxtb	r2, r3
 800fefc:	e000      	b.n	800ff00 <USBD_CDC_Setup+0xa8>
 800fefe:	2240      	movs	r2, #64	; 0x40
 800ff00:	693b      	ldr	r3, [r7, #16]
 800ff02:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ff06:	6939      	ldr	r1, [r7, #16]
 800ff08:	693b      	ldr	r3, [r7, #16]
 800ff0a:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800ff0e:	461a      	mov	r2, r3
 800ff10:	6878      	ldr	r0, [r7, #4]
 800ff12:	f001 fd33 	bl	801197c <USBD_CtlPrepareRx>
      break;
 800ff16:	e076      	b.n	8010006 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800ff1e:	687a      	ldr	r2, [r7, #4]
 800ff20:	33b0      	adds	r3, #176	; 0xb0
 800ff22:	009b      	lsls	r3, r3, #2
 800ff24:	4413      	add	r3, r2
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	689b      	ldr	r3, [r3, #8]
 800ff2a:	683a      	ldr	r2, [r7, #0]
 800ff2c:	7850      	ldrb	r0, [r2, #1]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	6839      	ldr	r1, [r7, #0]
 800ff32:	4798      	blx	r3
      break;
 800ff34:	e067      	b.n	8010006 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ff36:	683b      	ldr	r3, [r7, #0]
 800ff38:	785b      	ldrb	r3, [r3, #1]
 800ff3a:	2b0b      	cmp	r3, #11
 800ff3c:	d851      	bhi.n	800ffe2 <USBD_CDC_Setup+0x18a>
 800ff3e:	a201      	add	r2, pc, #4	; (adr r2, 800ff44 <USBD_CDC_Setup+0xec>)
 800ff40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff44:	0800ff75 	.word	0x0800ff75
 800ff48:	0800fff1 	.word	0x0800fff1
 800ff4c:	0800ffe3 	.word	0x0800ffe3
 800ff50:	0800ffe3 	.word	0x0800ffe3
 800ff54:	0800ffe3 	.word	0x0800ffe3
 800ff58:	0800ffe3 	.word	0x0800ffe3
 800ff5c:	0800ffe3 	.word	0x0800ffe3
 800ff60:	0800ffe3 	.word	0x0800ffe3
 800ff64:	0800ffe3 	.word	0x0800ffe3
 800ff68:	0800ffe3 	.word	0x0800ffe3
 800ff6c:	0800ff9f 	.word	0x0800ff9f
 800ff70:	0800ffc9 	.word	0x0800ffc9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff74:	687b      	ldr	r3, [r7, #4]
 800ff76:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ff7a:	b2db      	uxtb	r3, r3
 800ff7c:	2b03      	cmp	r3, #3
 800ff7e:	d107      	bne.n	800ff90 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ff80:	f107 030a 	add.w	r3, r7, #10
 800ff84:	2202      	movs	r2, #2
 800ff86:	4619      	mov	r1, r3
 800ff88:	6878      	ldr	r0, [r7, #4]
 800ff8a:	f001 fccb 	bl	8011924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ff8e:	e032      	b.n	800fff6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ff90:	6839      	ldr	r1, [r7, #0]
 800ff92:	6878      	ldr	r0, [r7, #4]
 800ff94:	f001 fc55 	bl	8011842 <USBD_CtlError>
            ret = USBD_FAIL;
 800ff98:	2303      	movs	r3, #3
 800ff9a:	75fb      	strb	r3, [r7, #23]
          break;
 800ff9c:	e02b      	b.n	800fff6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ffa4:	b2db      	uxtb	r3, r3
 800ffa6:	2b03      	cmp	r3, #3
 800ffa8:	d107      	bne.n	800ffba <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800ffaa:	f107 030d 	add.w	r3, r7, #13
 800ffae:	2201      	movs	r2, #1
 800ffb0:	4619      	mov	r1, r3
 800ffb2:	6878      	ldr	r0, [r7, #4]
 800ffb4:	f001 fcb6 	bl	8011924 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ffb8:	e01d      	b.n	800fff6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800ffba:	6839      	ldr	r1, [r7, #0]
 800ffbc:	6878      	ldr	r0, [r7, #4]
 800ffbe:	f001 fc40 	bl	8011842 <USBD_CtlError>
            ret = USBD_FAIL;
 800ffc2:	2303      	movs	r3, #3
 800ffc4:	75fb      	strb	r3, [r7, #23]
          break;
 800ffc6:	e016      	b.n	800fff6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ffc8:	687b      	ldr	r3, [r7, #4]
 800ffca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ffce:	b2db      	uxtb	r3, r3
 800ffd0:	2b03      	cmp	r3, #3
 800ffd2:	d00f      	beq.n	800fff4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800ffd4:	6839      	ldr	r1, [r7, #0]
 800ffd6:	6878      	ldr	r0, [r7, #4]
 800ffd8:	f001 fc33 	bl	8011842 <USBD_CtlError>
            ret = USBD_FAIL;
 800ffdc:	2303      	movs	r3, #3
 800ffde:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800ffe0:	e008      	b.n	800fff4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800ffe2:	6839      	ldr	r1, [r7, #0]
 800ffe4:	6878      	ldr	r0, [r7, #4]
 800ffe6:	f001 fc2c 	bl	8011842 <USBD_CtlError>
          ret = USBD_FAIL;
 800ffea:	2303      	movs	r3, #3
 800ffec:	75fb      	strb	r3, [r7, #23]
          break;
 800ffee:	e002      	b.n	800fff6 <USBD_CDC_Setup+0x19e>
          break;
 800fff0:	bf00      	nop
 800fff2:	e008      	b.n	8010006 <USBD_CDC_Setup+0x1ae>
          break;
 800fff4:	bf00      	nop
      }
      break;
 800fff6:	e006      	b.n	8010006 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800fff8:	6839      	ldr	r1, [r7, #0]
 800fffa:	6878      	ldr	r0, [r7, #4]
 800fffc:	f001 fc21 	bl	8011842 <USBD_CtlError>
      ret = USBD_FAIL;
 8010000:	2303      	movs	r3, #3
 8010002:	75fb      	strb	r3, [r7, #23]
      break;
 8010004:	bf00      	nop
  }

  return (uint8_t)ret;
 8010006:	7dfb      	ldrb	r3, [r7, #23]
}
 8010008:	4618      	mov	r0, r3
 801000a:	3718      	adds	r7, #24
 801000c:	46bd      	mov	sp, r7
 801000e:	bd80      	pop	{r7, pc}

08010010 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010010:	b580      	push	{r7, lr}
 8010012:	b084      	sub	sp, #16
 8010014:	af00      	add	r7, sp, #0
 8010016:	6078      	str	r0, [r7, #4]
 8010018:	460b      	mov	r3, r1
 801001a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010022:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	32b0      	adds	r2, #176	; 0xb0
 801002e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010032:	2b00      	cmp	r3, #0
 8010034:	d101      	bne.n	801003a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8010036:	2303      	movs	r3, #3
 8010038:	e065      	b.n	8010106 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	32b0      	adds	r2, #176	; 0xb0
 8010044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010048:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801004a:	78fb      	ldrb	r3, [r7, #3]
 801004c:	f003 020f 	and.w	r2, r3, #15
 8010050:	6879      	ldr	r1, [r7, #4]
 8010052:	4613      	mov	r3, r2
 8010054:	009b      	lsls	r3, r3, #2
 8010056:	4413      	add	r3, r2
 8010058:	009b      	lsls	r3, r3, #2
 801005a:	440b      	add	r3, r1
 801005c:	3318      	adds	r3, #24
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d02f      	beq.n	80100c4 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8010064:	78fb      	ldrb	r3, [r7, #3]
 8010066:	f003 020f 	and.w	r2, r3, #15
 801006a:	6879      	ldr	r1, [r7, #4]
 801006c:	4613      	mov	r3, r2
 801006e:	009b      	lsls	r3, r3, #2
 8010070:	4413      	add	r3, r2
 8010072:	009b      	lsls	r3, r3, #2
 8010074:	440b      	add	r3, r1
 8010076:	3318      	adds	r3, #24
 8010078:	681a      	ldr	r2, [r3, #0]
 801007a:	78fb      	ldrb	r3, [r7, #3]
 801007c:	f003 010f 	and.w	r1, r3, #15
 8010080:	68f8      	ldr	r0, [r7, #12]
 8010082:	460b      	mov	r3, r1
 8010084:	009b      	lsls	r3, r3, #2
 8010086:	440b      	add	r3, r1
 8010088:	00db      	lsls	r3, r3, #3
 801008a:	4403      	add	r3, r0
 801008c:	3338      	adds	r3, #56	; 0x38
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	fbb2 f1f3 	udiv	r1, r2, r3
 8010094:	fb01 f303 	mul.w	r3, r1, r3
 8010098:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801009a:	2b00      	cmp	r3, #0
 801009c:	d112      	bne.n	80100c4 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801009e:	78fb      	ldrb	r3, [r7, #3]
 80100a0:	f003 020f 	and.w	r2, r3, #15
 80100a4:	6879      	ldr	r1, [r7, #4]
 80100a6:	4613      	mov	r3, r2
 80100a8:	009b      	lsls	r3, r3, #2
 80100aa:	4413      	add	r3, r2
 80100ac:	009b      	lsls	r3, r3, #2
 80100ae:	440b      	add	r3, r1
 80100b0:	3318      	adds	r3, #24
 80100b2:	2200      	movs	r2, #0
 80100b4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80100b6:	78f9      	ldrb	r1, [r7, #3]
 80100b8:	2300      	movs	r3, #0
 80100ba:	2200      	movs	r2, #0
 80100bc:	6878      	ldr	r0, [r7, #4]
 80100be:	f002 feb5 	bl	8012e2c <USBD_LL_Transmit>
 80100c2:	e01f      	b.n	8010104 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80100c4:	68bb      	ldr	r3, [r7, #8]
 80100c6:	2200      	movs	r2, #0
 80100c8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80100d2:	687a      	ldr	r2, [r7, #4]
 80100d4:	33b0      	adds	r3, #176	; 0xb0
 80100d6:	009b      	lsls	r3, r3, #2
 80100d8:	4413      	add	r3, r2
 80100da:	685b      	ldr	r3, [r3, #4]
 80100dc:	691b      	ldr	r3, [r3, #16]
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d010      	beq.n	8010104 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80100e8:	687a      	ldr	r2, [r7, #4]
 80100ea:	33b0      	adds	r3, #176	; 0xb0
 80100ec:	009b      	lsls	r3, r3, #2
 80100ee:	4413      	add	r3, r2
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	691b      	ldr	r3, [r3, #16]
 80100f4:	68ba      	ldr	r2, [r7, #8]
 80100f6:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80100fa:	68ba      	ldr	r2, [r7, #8]
 80100fc:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8010100:	78fa      	ldrb	r2, [r7, #3]
 8010102:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8010104:	2300      	movs	r3, #0
}
 8010106:	4618      	mov	r0, r3
 8010108:	3710      	adds	r7, #16
 801010a:	46bd      	mov	sp, r7
 801010c:	bd80      	pop	{r7, pc}

0801010e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801010e:	b580      	push	{r7, lr}
 8010110:	b084      	sub	sp, #16
 8010112:	af00      	add	r7, sp, #0
 8010114:	6078      	str	r0, [r7, #4]
 8010116:	460b      	mov	r3, r1
 8010118:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	32b0      	adds	r2, #176	; 0xb0
 8010124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010128:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	32b0      	adds	r2, #176	; 0xb0
 8010134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d101      	bne.n	8010140 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801013c:	2303      	movs	r3, #3
 801013e:	e01a      	b.n	8010176 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8010140:	78fb      	ldrb	r3, [r7, #3]
 8010142:	4619      	mov	r1, r3
 8010144:	6878      	ldr	r0, [r7, #4]
 8010146:	f002 fee1 	bl	8012f0c <USBD_LL_GetRxDataSize>
 801014a:	4602      	mov	r2, r0
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	33b0      	adds	r3, #176	; 0xb0
 801015c:	009b      	lsls	r3, r3, #2
 801015e:	4413      	add	r3, r2
 8010160:	685b      	ldr	r3, [r3, #4]
 8010162:	68db      	ldr	r3, [r3, #12]
 8010164:	68fa      	ldr	r2, [r7, #12]
 8010166:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801016a:	68fa      	ldr	r2, [r7, #12]
 801016c:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8010170:	4611      	mov	r1, r2
 8010172:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8010174:	2300      	movs	r3, #0
}
 8010176:	4618      	mov	r0, r3
 8010178:	3710      	adds	r7, #16
 801017a:	46bd      	mov	sp, r7
 801017c:	bd80      	pop	{r7, pc}

0801017e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801017e:	b580      	push	{r7, lr}
 8010180:	b084      	sub	sp, #16
 8010182:	af00      	add	r7, sp, #0
 8010184:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	32b0      	adds	r2, #176	; 0xb0
 8010190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010194:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	2b00      	cmp	r3, #0
 801019a:	d101      	bne.n	80101a0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801019c:	2303      	movs	r3, #3
 801019e:	e025      	b.n	80101ec <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80101a0:	687b      	ldr	r3, [r7, #4]
 80101a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80101a6:	687a      	ldr	r2, [r7, #4]
 80101a8:	33b0      	adds	r3, #176	; 0xb0
 80101aa:	009b      	lsls	r3, r3, #2
 80101ac:	4413      	add	r3, r2
 80101ae:	685b      	ldr	r3, [r3, #4]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d01a      	beq.n	80101ea <USBD_CDC_EP0_RxReady+0x6c>
 80101b4:	68fb      	ldr	r3, [r7, #12]
 80101b6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80101ba:	2bff      	cmp	r3, #255	; 0xff
 80101bc:	d015      	beq.n	80101ea <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80101c4:	687a      	ldr	r2, [r7, #4]
 80101c6:	33b0      	adds	r3, #176	; 0xb0
 80101c8:	009b      	lsls	r3, r3, #2
 80101ca:	4413      	add	r3, r2
 80101cc:	685b      	ldr	r3, [r3, #4]
 80101ce:	689b      	ldr	r3, [r3, #8]
 80101d0:	68fa      	ldr	r2, [r7, #12]
 80101d2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80101d6:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80101d8:	68fa      	ldr	r2, [r7, #12]
 80101da:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80101de:	b292      	uxth	r2, r2
 80101e0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80101e2:	68fb      	ldr	r3, [r7, #12]
 80101e4:	22ff      	movs	r2, #255	; 0xff
 80101e6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80101ea:	2300      	movs	r3, #0
}
 80101ec:	4618      	mov	r0, r3
 80101ee:	3710      	adds	r7, #16
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}

080101f4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b086      	sub	sp, #24
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80101fc:	2182      	movs	r1, #130	; 0x82
 80101fe:	4818      	ldr	r0, [pc, #96]	; (8010260 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010200:	f000 fcbd 	bl	8010b7e <USBD_GetEpDesc>
 8010204:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010206:	2101      	movs	r1, #1
 8010208:	4815      	ldr	r0, [pc, #84]	; (8010260 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801020a:	f000 fcb8 	bl	8010b7e <USBD_GetEpDesc>
 801020e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010210:	2181      	movs	r1, #129	; 0x81
 8010212:	4813      	ldr	r0, [pc, #76]	; (8010260 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8010214:	f000 fcb3 	bl	8010b7e <USBD_GetEpDesc>
 8010218:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801021a:	697b      	ldr	r3, [r7, #20]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d002      	beq.n	8010226 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010220:	697b      	ldr	r3, [r7, #20]
 8010222:	2210      	movs	r2, #16
 8010224:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010226:	693b      	ldr	r3, [r7, #16]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d006      	beq.n	801023a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801022c:	693b      	ldr	r3, [r7, #16]
 801022e:	2200      	movs	r2, #0
 8010230:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010234:	711a      	strb	r2, [r3, #4]
 8010236:	2200      	movs	r2, #0
 8010238:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801023a:	68fb      	ldr	r3, [r7, #12]
 801023c:	2b00      	cmp	r3, #0
 801023e:	d006      	beq.n	801024e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	2200      	movs	r2, #0
 8010244:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010248:	711a      	strb	r2, [r3, #4]
 801024a:	2200      	movs	r2, #0
 801024c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	2243      	movs	r2, #67	; 0x43
 8010252:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010254:	4b02      	ldr	r3, [pc, #8]	; (8010260 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8010256:	4618      	mov	r0, r3
 8010258:	3718      	adds	r7, #24
 801025a:	46bd      	mov	sp, r7
 801025c:	bd80      	pop	{r7, pc}
 801025e:	bf00      	nop
 8010260:	20000070 	.word	0x20000070

08010264 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8010264:	b580      	push	{r7, lr}
 8010266:	b086      	sub	sp, #24
 8010268:	af00      	add	r7, sp, #0
 801026a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801026c:	2182      	movs	r1, #130	; 0x82
 801026e:	4818      	ldr	r0, [pc, #96]	; (80102d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010270:	f000 fc85 	bl	8010b7e <USBD_GetEpDesc>
 8010274:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8010276:	2101      	movs	r1, #1
 8010278:	4815      	ldr	r0, [pc, #84]	; (80102d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801027a:	f000 fc80 	bl	8010b7e <USBD_GetEpDesc>
 801027e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8010280:	2181      	movs	r1, #129	; 0x81
 8010282:	4813      	ldr	r0, [pc, #76]	; (80102d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8010284:	f000 fc7b 	bl	8010b7e <USBD_GetEpDesc>
 8010288:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801028a:	697b      	ldr	r3, [r7, #20]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d002      	beq.n	8010296 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	2210      	movs	r2, #16
 8010294:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	2b00      	cmp	r3, #0
 801029a:	d006      	beq.n	80102aa <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801029c:	693b      	ldr	r3, [r7, #16]
 801029e:	2200      	movs	r2, #0
 80102a0:	711a      	strb	r2, [r3, #4]
 80102a2:	2200      	movs	r2, #0
 80102a4:	f042 0202 	orr.w	r2, r2, #2
 80102a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d006      	beq.n	80102be <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	2200      	movs	r2, #0
 80102b4:	711a      	strb	r2, [r3, #4]
 80102b6:	2200      	movs	r2, #0
 80102b8:	f042 0202 	orr.w	r2, r2, #2
 80102bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2243      	movs	r2, #67	; 0x43
 80102c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80102c4:	4b02      	ldr	r3, [pc, #8]	; (80102d0 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80102c6:	4618      	mov	r0, r3
 80102c8:	3718      	adds	r7, #24
 80102ca:	46bd      	mov	sp, r7
 80102cc:	bd80      	pop	{r7, pc}
 80102ce:	bf00      	nop
 80102d0:	20000070 	.word	0x20000070

080102d4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80102d4:	b580      	push	{r7, lr}
 80102d6:	b086      	sub	sp, #24
 80102d8:	af00      	add	r7, sp, #0
 80102da:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80102dc:	2182      	movs	r1, #130	; 0x82
 80102de:	4818      	ldr	r0, [pc, #96]	; (8010340 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80102e0:	f000 fc4d 	bl	8010b7e <USBD_GetEpDesc>
 80102e4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80102e6:	2101      	movs	r1, #1
 80102e8:	4815      	ldr	r0, [pc, #84]	; (8010340 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80102ea:	f000 fc48 	bl	8010b7e <USBD_GetEpDesc>
 80102ee:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80102f0:	2181      	movs	r1, #129	; 0x81
 80102f2:	4813      	ldr	r0, [pc, #76]	; (8010340 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80102f4:	f000 fc43 	bl	8010b7e <USBD_GetEpDesc>
 80102f8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80102fa:	697b      	ldr	r3, [r7, #20]
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d002      	beq.n	8010306 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8010300:	697b      	ldr	r3, [r7, #20]
 8010302:	2210      	movs	r2, #16
 8010304:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8010306:	693b      	ldr	r3, [r7, #16]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d006      	beq.n	801031a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801030c:	693b      	ldr	r3, [r7, #16]
 801030e:	2200      	movs	r2, #0
 8010310:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010314:	711a      	strb	r2, [r3, #4]
 8010316:	2200      	movs	r2, #0
 8010318:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	2b00      	cmp	r3, #0
 801031e:	d006      	beq.n	801032e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8010320:	68fb      	ldr	r3, [r7, #12]
 8010322:	2200      	movs	r2, #0
 8010324:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010328:	711a      	strb	r2, [r3, #4]
 801032a:	2200      	movs	r2, #0
 801032c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	2243      	movs	r2, #67	; 0x43
 8010332:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8010334:	4b02      	ldr	r3, [pc, #8]	; (8010340 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8010336:	4618      	mov	r0, r3
 8010338:	3718      	adds	r7, #24
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
 801033e:	bf00      	nop
 8010340:	20000070 	.word	0x20000070

08010344 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010344:	b480      	push	{r7}
 8010346:	b083      	sub	sp, #12
 8010348:	af00      	add	r7, sp, #0
 801034a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	220a      	movs	r2, #10
 8010350:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8010352:	4b03      	ldr	r3, [pc, #12]	; (8010360 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010354:	4618      	mov	r0, r3
 8010356:	370c      	adds	r7, #12
 8010358:	46bd      	mov	sp, r7
 801035a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035e:	4770      	bx	lr
 8010360:	2000002c 	.word	0x2000002c

08010364 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8010364:	b480      	push	{r7}
 8010366:	b083      	sub	sp, #12
 8010368:	af00      	add	r7, sp, #0
 801036a:	6078      	str	r0, [r7, #4]
 801036c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801036e:	683b      	ldr	r3, [r7, #0]
 8010370:	2b00      	cmp	r3, #0
 8010372:	d101      	bne.n	8010378 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010374:	2303      	movs	r3, #3
 8010376:	e009      	b.n	801038c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801037e:	687a      	ldr	r2, [r7, #4]
 8010380:	33b0      	adds	r3, #176	; 0xb0
 8010382:	009b      	lsls	r3, r3, #2
 8010384:	4413      	add	r3, r2
 8010386:	683a      	ldr	r2, [r7, #0]
 8010388:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801038a:	2300      	movs	r3, #0
}
 801038c:	4618      	mov	r0, r3
 801038e:	370c      	adds	r7, #12
 8010390:	46bd      	mov	sp, r7
 8010392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010396:	4770      	bx	lr

08010398 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8010398:	b480      	push	{r7}
 801039a:	b087      	sub	sp, #28
 801039c:	af00      	add	r7, sp, #0
 801039e:	60f8      	str	r0, [r7, #12]
 80103a0:	60b9      	str	r1, [r7, #8]
 80103a2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80103a4:	68fb      	ldr	r3, [r7, #12]
 80103a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	32b0      	adds	r2, #176	; 0xb0
 80103ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103b2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80103b4:	697b      	ldr	r3, [r7, #20]
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d101      	bne.n	80103be <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80103ba:	2303      	movs	r3, #3
 80103bc:	e008      	b.n	80103d0 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80103be:	697b      	ldr	r3, [r7, #20]
 80103c0:	68ba      	ldr	r2, [r7, #8]
 80103c2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80103c6:	697b      	ldr	r3, [r7, #20]
 80103c8:	687a      	ldr	r2, [r7, #4]
 80103ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80103ce:	2300      	movs	r3, #0
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	371c      	adds	r7, #28
 80103d4:	46bd      	mov	sp, r7
 80103d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103da:	4770      	bx	lr

080103dc <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80103dc:	b480      	push	{r7}
 80103de:	b085      	sub	sp, #20
 80103e0:	af00      	add	r7, sp, #0
 80103e2:	6078      	str	r0, [r7, #4]
 80103e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	32b0      	adds	r2, #176	; 0xb0
 80103f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80103f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80103f6:	68fb      	ldr	r3, [r7, #12]
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d101      	bne.n	8010400 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80103fc:	2303      	movs	r3, #3
 80103fe:	e004      	b.n	801040a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8010400:	68fb      	ldr	r3, [r7, #12]
 8010402:	683a      	ldr	r2, [r7, #0]
 8010404:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8010408:	2300      	movs	r3, #0
}
 801040a:	4618      	mov	r0, r3
 801040c:	3714      	adds	r7, #20
 801040e:	46bd      	mov	sp, r7
 8010410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010414:	4770      	bx	lr
	...

08010418 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b084      	sub	sp, #16
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	32b0      	adds	r2, #176	; 0xb0
 801042a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801042e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8010430:	2301      	movs	r3, #1
 8010432:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d101      	bne.n	801043e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801043a:	2303      	movs	r3, #3
 801043c:	e025      	b.n	801048a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801043e:	68bb      	ldr	r3, [r7, #8]
 8010440:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010444:	2b00      	cmp	r3, #0
 8010446:	d11f      	bne.n	8010488 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8010448:	68bb      	ldr	r3, [r7, #8]
 801044a:	2201      	movs	r2, #1
 801044c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8010450:	4b10      	ldr	r3, [pc, #64]	; (8010494 <USBD_CDC_TransmitPacket+0x7c>)
 8010452:	781b      	ldrb	r3, [r3, #0]
 8010454:	f003 020f 	and.w	r2, r3, #15
 8010458:	68bb      	ldr	r3, [r7, #8]
 801045a:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 801045e:	6878      	ldr	r0, [r7, #4]
 8010460:	4613      	mov	r3, r2
 8010462:	009b      	lsls	r3, r3, #2
 8010464:	4413      	add	r3, r2
 8010466:	009b      	lsls	r3, r3, #2
 8010468:	4403      	add	r3, r0
 801046a:	3318      	adds	r3, #24
 801046c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801046e:	4b09      	ldr	r3, [pc, #36]	; (8010494 <USBD_CDC_TransmitPacket+0x7c>)
 8010470:	7819      	ldrb	r1, [r3, #0]
 8010472:	68bb      	ldr	r3, [r7, #8]
 8010474:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010478:	68bb      	ldr	r3, [r7, #8]
 801047a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f002 fcd4 	bl	8012e2c <USBD_LL_Transmit>

    ret = USBD_OK;
 8010484:	2300      	movs	r3, #0
 8010486:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8010488:	7bfb      	ldrb	r3, [r7, #15]
}
 801048a:	4618      	mov	r0, r3
 801048c:	3710      	adds	r7, #16
 801048e:	46bd      	mov	sp, r7
 8010490:	bd80      	pop	{r7, pc}
 8010492:	bf00      	nop
 8010494:	200000b3 	.word	0x200000b3

08010498 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8010498:	b580      	push	{r7, lr}
 801049a:	b084      	sub	sp, #16
 801049c:	af00      	add	r7, sp, #0
 801049e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80104a6:	687b      	ldr	r3, [r7, #4]
 80104a8:	32b0      	adds	r2, #176	; 0xb0
 80104aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104ae:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	32b0      	adds	r2, #176	; 0xb0
 80104ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d101      	bne.n	80104c6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80104c2:	2303      	movs	r3, #3
 80104c4:	e018      	b.n	80104f8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	7c1b      	ldrb	r3, [r3, #16]
 80104ca:	2b00      	cmp	r3, #0
 80104cc:	d10a      	bne.n	80104e4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80104ce:	4b0c      	ldr	r3, [pc, #48]	; (8010500 <USBD_CDC_ReceivePacket+0x68>)
 80104d0:	7819      	ldrb	r1, [r3, #0]
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80104d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80104dc:	6878      	ldr	r0, [r7, #4]
 80104de:	f002 fcdd 	bl	8012e9c <USBD_LL_PrepareReceive>
 80104e2:	e008      	b.n	80104f6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80104e4:	4b06      	ldr	r3, [pc, #24]	; (8010500 <USBD_CDC_ReceivePacket+0x68>)
 80104e6:	7819      	ldrb	r1, [r3, #0]
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80104ee:	2340      	movs	r3, #64	; 0x40
 80104f0:	6878      	ldr	r0, [r7, #4]
 80104f2:	f002 fcd3 	bl	8012e9c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80104f6:	2300      	movs	r3, #0
}
 80104f8:	4618      	mov	r0, r3
 80104fa:	3710      	adds	r7, #16
 80104fc:	46bd      	mov	sp, r7
 80104fe:	bd80      	pop	{r7, pc}
 8010500:	200000b4 	.word	0x200000b4

08010504 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8010504:	b580      	push	{r7, lr}
 8010506:	b086      	sub	sp, #24
 8010508:	af00      	add	r7, sp, #0
 801050a:	60f8      	str	r0, [r7, #12]
 801050c:	60b9      	str	r1, [r7, #8]
 801050e:	4613      	mov	r3, r2
 8010510:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8010512:	68fb      	ldr	r3, [r7, #12]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d101      	bne.n	801051c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010518:	2303      	movs	r3, #3
 801051a:	e01f      	b.n	801055c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801051c:	68fb      	ldr	r3, [r7, #12]
 801051e:	2200      	movs	r2, #0
 8010520:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	2200      	movs	r2, #0
 8010528:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	2200      	movs	r2, #0
 8010530:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8010534:	68bb      	ldr	r3, [r7, #8]
 8010536:	2b00      	cmp	r3, #0
 8010538:	d003      	beq.n	8010542 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	68ba      	ldr	r2, [r7, #8]
 801053e:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	2201      	movs	r2, #1
 8010546:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	79fa      	ldrb	r2, [r7, #7]
 801054e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8010550:	68f8      	ldr	r0, [r7, #12]
 8010552:	f002 fa93 	bl	8012a7c <USBD_LL_Init>
 8010556:	4603      	mov	r3, r0
 8010558:	75fb      	strb	r3, [r7, #23]

  return ret;
 801055a:	7dfb      	ldrb	r3, [r7, #23]
}
 801055c:	4618      	mov	r0, r3
 801055e:	3718      	adds	r7, #24
 8010560:	46bd      	mov	sp, r7
 8010562:	bd80      	pop	{r7, pc}

08010564 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b084      	sub	sp, #16
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
 801056c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801056e:	2300      	movs	r3, #0
 8010570:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d101      	bne.n	801057c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8010578:	2303      	movs	r3, #3
 801057a:	e025      	b.n	80105c8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	683a      	ldr	r2, [r7, #0]
 8010580:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	32ae      	adds	r2, #174	; 0xae
 801058e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010594:	2b00      	cmp	r3, #0
 8010596:	d00f      	beq.n	80105b8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801059e:	687b      	ldr	r3, [r7, #4]
 80105a0:	32ae      	adds	r2, #174	; 0xae
 80105a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80105a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105a8:	f107 020e 	add.w	r2, r7, #14
 80105ac:	4610      	mov	r0, r2
 80105ae:	4798      	blx	r3
 80105b0:	4602      	mov	r2, r0
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 80105be:	1c5a      	adds	r2, r3, #1
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 80105c6:	2300      	movs	r3, #0
}
 80105c8:	4618      	mov	r0, r3
 80105ca:	3710      	adds	r7, #16
 80105cc:	46bd      	mov	sp, r7
 80105ce:	bd80      	pop	{r7, pc}

080105d0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80105d0:	b580      	push	{r7, lr}
 80105d2:	b082      	sub	sp, #8
 80105d4:	af00      	add	r7, sp, #0
 80105d6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80105d8:	6878      	ldr	r0, [r7, #4]
 80105da:	f002 fab1 	bl	8012b40 <USBD_LL_Start>
 80105de:	4603      	mov	r3, r0
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3708      	adds	r7, #8
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}

080105e8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80105e8:	b480      	push	{r7}
 80105ea:	b083      	sub	sp, #12
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80105f0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80105f2:	4618      	mov	r0, r3
 80105f4:	370c      	adds	r7, #12
 80105f6:	46bd      	mov	sp, r7
 80105f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fc:	4770      	bx	lr

080105fe <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80105fe:	b580      	push	{r7, lr}
 8010600:	b084      	sub	sp, #16
 8010602:	af00      	add	r7, sp, #0
 8010604:	6078      	str	r0, [r7, #4]
 8010606:	460b      	mov	r3, r1
 8010608:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801060a:	2300      	movs	r3, #0
 801060c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010614:	2b00      	cmp	r3, #0
 8010616:	d009      	beq.n	801062c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	78fa      	ldrb	r2, [r7, #3]
 8010622:	4611      	mov	r1, r2
 8010624:	6878      	ldr	r0, [r7, #4]
 8010626:	4798      	blx	r3
 8010628:	4603      	mov	r3, r0
 801062a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801062c:	7bfb      	ldrb	r3, [r7, #15]
}
 801062e:	4618      	mov	r0, r3
 8010630:	3710      	adds	r7, #16
 8010632:	46bd      	mov	sp, r7
 8010634:	bd80      	pop	{r7, pc}

08010636 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010636:	b580      	push	{r7, lr}
 8010638:	b084      	sub	sp, #16
 801063a:	af00      	add	r7, sp, #0
 801063c:	6078      	str	r0, [r7, #4]
 801063e:	460b      	mov	r3, r1
 8010640:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8010642:	2300      	movs	r3, #0
 8010644:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801064c:	685b      	ldr	r3, [r3, #4]
 801064e:	78fa      	ldrb	r2, [r7, #3]
 8010650:	4611      	mov	r1, r2
 8010652:	6878      	ldr	r0, [r7, #4]
 8010654:	4798      	blx	r3
 8010656:	4603      	mov	r3, r0
 8010658:	2b00      	cmp	r3, #0
 801065a:	d001      	beq.n	8010660 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801065c:	2303      	movs	r3, #3
 801065e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8010660:	7bfb      	ldrb	r3, [r7, #15]
}
 8010662:	4618      	mov	r0, r3
 8010664:	3710      	adds	r7, #16
 8010666:	46bd      	mov	sp, r7
 8010668:	bd80      	pop	{r7, pc}

0801066a <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801066a:	b580      	push	{r7, lr}
 801066c:	b084      	sub	sp, #16
 801066e:	af00      	add	r7, sp, #0
 8010670:	6078      	str	r0, [r7, #4]
 8010672:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8010674:	687b      	ldr	r3, [r7, #4]
 8010676:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801067a:	6839      	ldr	r1, [r7, #0]
 801067c:	4618      	mov	r0, r3
 801067e:	f001 f8a6 	bl	80117ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8010682:	687b      	ldr	r3, [r7, #4]
 8010684:	2201      	movs	r2, #1
 8010686:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8010690:	461a      	mov	r2, r3
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801069e:	f003 031f 	and.w	r3, r3, #31
 80106a2:	2b02      	cmp	r3, #2
 80106a4:	d01a      	beq.n	80106dc <USBD_LL_SetupStage+0x72>
 80106a6:	2b02      	cmp	r3, #2
 80106a8:	d822      	bhi.n	80106f0 <USBD_LL_SetupStage+0x86>
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d002      	beq.n	80106b4 <USBD_LL_SetupStage+0x4a>
 80106ae:	2b01      	cmp	r3, #1
 80106b0:	d00a      	beq.n	80106c8 <USBD_LL_SetupStage+0x5e>
 80106b2:	e01d      	b.n	80106f0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80106ba:	4619      	mov	r1, r3
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	f000 fad3 	bl	8010c68 <USBD_StdDevReq>
 80106c2:	4603      	mov	r3, r0
 80106c4:	73fb      	strb	r3, [r7, #15]
      break;
 80106c6:	e020      	b.n	801070a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80106ce:	4619      	mov	r1, r3
 80106d0:	6878      	ldr	r0, [r7, #4]
 80106d2:	f000 fb3b 	bl	8010d4c <USBD_StdItfReq>
 80106d6:	4603      	mov	r3, r0
 80106d8:	73fb      	strb	r3, [r7, #15]
      break;
 80106da:	e016      	b.n	801070a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80106dc:	687b      	ldr	r3, [r7, #4]
 80106de:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80106e2:	4619      	mov	r1, r3
 80106e4:	6878      	ldr	r0, [r7, #4]
 80106e6:	f000 fb9d 	bl	8010e24 <USBD_StdEPReq>
 80106ea:	4603      	mov	r3, r0
 80106ec:	73fb      	strb	r3, [r7, #15]
      break;
 80106ee:	e00c      	b.n	801070a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80106f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80106fa:	b2db      	uxtb	r3, r3
 80106fc:	4619      	mov	r1, r3
 80106fe:	6878      	ldr	r0, [r7, #4]
 8010700:	f002 fac4 	bl	8012c8c <USBD_LL_StallEP>
 8010704:	4603      	mov	r3, r0
 8010706:	73fb      	strb	r3, [r7, #15]
      break;
 8010708:	bf00      	nop
  }

  return ret;
 801070a:	7bfb      	ldrb	r3, [r7, #15]
}
 801070c:	4618      	mov	r0, r3
 801070e:	3710      	adds	r7, #16
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}

08010714 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8010714:	b580      	push	{r7, lr}
 8010716:	b086      	sub	sp, #24
 8010718:	af00      	add	r7, sp, #0
 801071a:	60f8      	str	r0, [r7, #12]
 801071c:	460b      	mov	r3, r1
 801071e:	607a      	str	r2, [r7, #4]
 8010720:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8010722:	2300      	movs	r3, #0
 8010724:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8010726:	7afb      	ldrb	r3, [r7, #11]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d16e      	bne.n	801080a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8010732:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801073a:	2b03      	cmp	r3, #3
 801073c:	f040 8098 	bne.w	8010870 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8010740:	693b      	ldr	r3, [r7, #16]
 8010742:	689a      	ldr	r2, [r3, #8]
 8010744:	693b      	ldr	r3, [r7, #16]
 8010746:	68db      	ldr	r3, [r3, #12]
 8010748:	429a      	cmp	r2, r3
 801074a:	d913      	bls.n	8010774 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801074c:	693b      	ldr	r3, [r7, #16]
 801074e:	689a      	ldr	r2, [r3, #8]
 8010750:	693b      	ldr	r3, [r7, #16]
 8010752:	68db      	ldr	r3, [r3, #12]
 8010754:	1ad2      	subs	r2, r2, r3
 8010756:	693b      	ldr	r3, [r7, #16]
 8010758:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801075a:	693b      	ldr	r3, [r7, #16]
 801075c:	68da      	ldr	r2, [r3, #12]
 801075e:	693b      	ldr	r3, [r7, #16]
 8010760:	689b      	ldr	r3, [r3, #8]
 8010762:	4293      	cmp	r3, r2
 8010764:	bf28      	it	cs
 8010766:	4613      	movcs	r3, r2
 8010768:	461a      	mov	r2, r3
 801076a:	6879      	ldr	r1, [r7, #4]
 801076c:	68f8      	ldr	r0, [r7, #12]
 801076e:	f001 f922 	bl	80119b6 <USBD_CtlContinueRx>
 8010772:	e07d      	b.n	8010870 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801077a:	f003 031f 	and.w	r3, r3, #31
 801077e:	2b02      	cmp	r3, #2
 8010780:	d014      	beq.n	80107ac <USBD_LL_DataOutStage+0x98>
 8010782:	2b02      	cmp	r3, #2
 8010784:	d81d      	bhi.n	80107c2 <USBD_LL_DataOutStage+0xae>
 8010786:	2b00      	cmp	r3, #0
 8010788:	d002      	beq.n	8010790 <USBD_LL_DataOutStage+0x7c>
 801078a:	2b01      	cmp	r3, #1
 801078c:	d003      	beq.n	8010796 <USBD_LL_DataOutStage+0x82>
 801078e:	e018      	b.n	80107c2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8010790:	2300      	movs	r3, #0
 8010792:	75bb      	strb	r3, [r7, #22]
            break;
 8010794:	e018      	b.n	80107c8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801079c:	b2db      	uxtb	r3, r3
 801079e:	4619      	mov	r1, r3
 80107a0:	68f8      	ldr	r0, [r7, #12]
 80107a2:	f000 f9d2 	bl	8010b4a <USBD_CoreFindIF>
 80107a6:	4603      	mov	r3, r0
 80107a8:	75bb      	strb	r3, [r7, #22]
            break;
 80107aa:	e00d      	b.n	80107c8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80107ac:	68fb      	ldr	r3, [r7, #12]
 80107ae:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80107b2:	b2db      	uxtb	r3, r3
 80107b4:	4619      	mov	r1, r3
 80107b6:	68f8      	ldr	r0, [r7, #12]
 80107b8:	f000 f9d4 	bl	8010b64 <USBD_CoreFindEP>
 80107bc:	4603      	mov	r3, r0
 80107be:	75bb      	strb	r3, [r7, #22]
            break;
 80107c0:	e002      	b.n	80107c8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80107c2:	2300      	movs	r3, #0
 80107c4:	75bb      	strb	r3, [r7, #22]
            break;
 80107c6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80107c8:	7dbb      	ldrb	r3, [r7, #22]
 80107ca:	2b00      	cmp	r3, #0
 80107cc:	d119      	bne.n	8010802 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80107d4:	b2db      	uxtb	r3, r3
 80107d6:	2b03      	cmp	r3, #3
 80107d8:	d113      	bne.n	8010802 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80107da:	7dba      	ldrb	r2, [r7, #22]
 80107dc:	68fb      	ldr	r3, [r7, #12]
 80107de:	32ae      	adds	r2, #174	; 0xae
 80107e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107e4:	691b      	ldr	r3, [r3, #16]
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d00b      	beq.n	8010802 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80107ea:	7dba      	ldrb	r2, [r7, #22]
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80107f2:	7dba      	ldrb	r2, [r7, #22]
 80107f4:	68fb      	ldr	r3, [r7, #12]
 80107f6:	32ae      	adds	r2, #174	; 0xae
 80107f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80107fc:	691b      	ldr	r3, [r3, #16]
 80107fe:	68f8      	ldr	r0, [r7, #12]
 8010800:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8010802:	68f8      	ldr	r0, [r7, #12]
 8010804:	f001 f8e8 	bl	80119d8 <USBD_CtlSendStatus>
 8010808:	e032      	b.n	8010870 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801080a:	7afb      	ldrb	r3, [r7, #11]
 801080c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010810:	b2db      	uxtb	r3, r3
 8010812:	4619      	mov	r1, r3
 8010814:	68f8      	ldr	r0, [r7, #12]
 8010816:	f000 f9a5 	bl	8010b64 <USBD_CoreFindEP>
 801081a:	4603      	mov	r3, r0
 801081c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801081e:	7dbb      	ldrb	r3, [r7, #22]
 8010820:	2bff      	cmp	r3, #255	; 0xff
 8010822:	d025      	beq.n	8010870 <USBD_LL_DataOutStage+0x15c>
 8010824:	7dbb      	ldrb	r3, [r7, #22]
 8010826:	2b00      	cmp	r3, #0
 8010828:	d122      	bne.n	8010870 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010830:	b2db      	uxtb	r3, r3
 8010832:	2b03      	cmp	r3, #3
 8010834:	d117      	bne.n	8010866 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8010836:	7dba      	ldrb	r2, [r7, #22]
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	32ae      	adds	r2, #174	; 0xae
 801083c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010840:	699b      	ldr	r3, [r3, #24]
 8010842:	2b00      	cmp	r3, #0
 8010844:	d00f      	beq.n	8010866 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8010846:	7dba      	ldrb	r2, [r7, #22]
 8010848:	68fb      	ldr	r3, [r7, #12]
 801084a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801084e:	7dba      	ldrb	r2, [r7, #22]
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	32ae      	adds	r2, #174	; 0xae
 8010854:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010858:	699b      	ldr	r3, [r3, #24]
 801085a:	7afa      	ldrb	r2, [r7, #11]
 801085c:	4611      	mov	r1, r2
 801085e:	68f8      	ldr	r0, [r7, #12]
 8010860:	4798      	blx	r3
 8010862:	4603      	mov	r3, r0
 8010864:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8010866:	7dfb      	ldrb	r3, [r7, #23]
 8010868:	2b00      	cmp	r3, #0
 801086a:	d001      	beq.n	8010870 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801086c:	7dfb      	ldrb	r3, [r7, #23]
 801086e:	e000      	b.n	8010872 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8010870:	2300      	movs	r3, #0
}
 8010872:	4618      	mov	r0, r3
 8010874:	3718      	adds	r7, #24
 8010876:	46bd      	mov	sp, r7
 8010878:	bd80      	pop	{r7, pc}

0801087a <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801087a:	b580      	push	{r7, lr}
 801087c:	b086      	sub	sp, #24
 801087e:	af00      	add	r7, sp, #0
 8010880:	60f8      	str	r0, [r7, #12]
 8010882:	460b      	mov	r3, r1
 8010884:	607a      	str	r2, [r7, #4]
 8010886:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8010888:	7afb      	ldrb	r3, [r7, #11]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d16f      	bne.n	801096e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801088e:	68fb      	ldr	r3, [r7, #12]
 8010890:	3314      	adds	r3, #20
 8010892:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801089a:	2b02      	cmp	r3, #2
 801089c:	d15a      	bne.n	8010954 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801089e:	693b      	ldr	r3, [r7, #16]
 80108a0:	689a      	ldr	r2, [r3, #8]
 80108a2:	693b      	ldr	r3, [r7, #16]
 80108a4:	68db      	ldr	r3, [r3, #12]
 80108a6:	429a      	cmp	r2, r3
 80108a8:	d914      	bls.n	80108d4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80108aa:	693b      	ldr	r3, [r7, #16]
 80108ac:	689a      	ldr	r2, [r3, #8]
 80108ae:	693b      	ldr	r3, [r7, #16]
 80108b0:	68db      	ldr	r3, [r3, #12]
 80108b2:	1ad2      	subs	r2, r2, r3
 80108b4:	693b      	ldr	r3, [r7, #16]
 80108b6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80108b8:	693b      	ldr	r3, [r7, #16]
 80108ba:	689b      	ldr	r3, [r3, #8]
 80108bc:	461a      	mov	r2, r3
 80108be:	6879      	ldr	r1, [r7, #4]
 80108c0:	68f8      	ldr	r0, [r7, #12]
 80108c2:	f001 f84a 	bl	801195a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80108c6:	2300      	movs	r3, #0
 80108c8:	2200      	movs	r2, #0
 80108ca:	2100      	movs	r1, #0
 80108cc:	68f8      	ldr	r0, [r7, #12]
 80108ce:	f002 fae5 	bl	8012e9c <USBD_LL_PrepareReceive>
 80108d2:	e03f      	b.n	8010954 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80108d4:	693b      	ldr	r3, [r7, #16]
 80108d6:	68da      	ldr	r2, [r3, #12]
 80108d8:	693b      	ldr	r3, [r7, #16]
 80108da:	689b      	ldr	r3, [r3, #8]
 80108dc:	429a      	cmp	r2, r3
 80108de:	d11c      	bne.n	801091a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80108e0:	693b      	ldr	r3, [r7, #16]
 80108e2:	685a      	ldr	r2, [r3, #4]
 80108e4:	693b      	ldr	r3, [r7, #16]
 80108e6:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80108e8:	429a      	cmp	r2, r3
 80108ea:	d316      	bcc.n	801091a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80108ec:	693b      	ldr	r3, [r7, #16]
 80108ee:	685a      	ldr	r2, [r3, #4]
 80108f0:	68fb      	ldr	r3, [r7, #12]
 80108f2:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80108f6:	429a      	cmp	r2, r3
 80108f8:	d20f      	bcs.n	801091a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80108fa:	2200      	movs	r2, #0
 80108fc:	2100      	movs	r1, #0
 80108fe:	68f8      	ldr	r0, [r7, #12]
 8010900:	f001 f82b 	bl	801195a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8010904:	68fb      	ldr	r3, [r7, #12]
 8010906:	2200      	movs	r2, #0
 8010908:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801090c:	2300      	movs	r3, #0
 801090e:	2200      	movs	r2, #0
 8010910:	2100      	movs	r1, #0
 8010912:	68f8      	ldr	r0, [r7, #12]
 8010914:	f002 fac2 	bl	8012e9c <USBD_LL_PrepareReceive>
 8010918:	e01c      	b.n	8010954 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010920:	b2db      	uxtb	r3, r3
 8010922:	2b03      	cmp	r3, #3
 8010924:	d10f      	bne.n	8010946 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8010926:	68fb      	ldr	r3, [r7, #12]
 8010928:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801092c:	68db      	ldr	r3, [r3, #12]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d009      	beq.n	8010946 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	2200      	movs	r2, #0
 8010936:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801093a:	68fb      	ldr	r3, [r7, #12]
 801093c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010940:	68db      	ldr	r3, [r3, #12]
 8010942:	68f8      	ldr	r0, [r7, #12]
 8010944:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010946:	2180      	movs	r1, #128	; 0x80
 8010948:	68f8      	ldr	r0, [r7, #12]
 801094a:	f002 f99f 	bl	8012c8c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801094e:	68f8      	ldr	r0, [r7, #12]
 8010950:	f001 f855 	bl	80119fe <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 801095a:	2b00      	cmp	r3, #0
 801095c:	d03a      	beq.n	80109d4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801095e:	68f8      	ldr	r0, [r7, #12]
 8010960:	f7ff fe42 	bl	80105e8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	2200      	movs	r2, #0
 8010968:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 801096c:	e032      	b.n	80109d4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801096e:	7afb      	ldrb	r3, [r7, #11]
 8010970:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010974:	b2db      	uxtb	r3, r3
 8010976:	4619      	mov	r1, r3
 8010978:	68f8      	ldr	r0, [r7, #12]
 801097a:	f000 f8f3 	bl	8010b64 <USBD_CoreFindEP>
 801097e:	4603      	mov	r3, r0
 8010980:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010982:	7dfb      	ldrb	r3, [r7, #23]
 8010984:	2bff      	cmp	r3, #255	; 0xff
 8010986:	d025      	beq.n	80109d4 <USBD_LL_DataInStage+0x15a>
 8010988:	7dfb      	ldrb	r3, [r7, #23]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d122      	bne.n	80109d4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010994:	b2db      	uxtb	r3, r3
 8010996:	2b03      	cmp	r3, #3
 8010998:	d11c      	bne.n	80109d4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801099a:	7dfa      	ldrb	r2, [r7, #23]
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	32ae      	adds	r2, #174	; 0xae
 80109a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109a4:	695b      	ldr	r3, [r3, #20]
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d014      	beq.n	80109d4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 80109aa:	7dfa      	ldrb	r2, [r7, #23]
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80109b2:	7dfa      	ldrb	r2, [r7, #23]
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	32ae      	adds	r2, #174	; 0xae
 80109b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109bc:	695b      	ldr	r3, [r3, #20]
 80109be:	7afa      	ldrb	r2, [r7, #11]
 80109c0:	4611      	mov	r1, r2
 80109c2:	68f8      	ldr	r0, [r7, #12]
 80109c4:	4798      	blx	r3
 80109c6:	4603      	mov	r3, r0
 80109c8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80109ca:	7dbb      	ldrb	r3, [r7, #22]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d001      	beq.n	80109d4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 80109d0:	7dbb      	ldrb	r3, [r7, #22]
 80109d2:	e000      	b.n	80109d6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 80109d4:	2300      	movs	r3, #0
}
 80109d6:	4618      	mov	r0, r3
 80109d8:	3718      	adds	r7, #24
 80109da:	46bd      	mov	sp, r7
 80109dc:	bd80      	pop	{r7, pc}

080109de <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80109de:	b580      	push	{r7, lr}
 80109e0:	b084      	sub	sp, #16
 80109e2:	af00      	add	r7, sp, #0
 80109e4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80109e6:	2300      	movs	r3, #0
 80109e8:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80109ea:	687b      	ldr	r3, [r7, #4]
 80109ec:	2201      	movs	r2, #1
 80109ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80109f2:	687b      	ldr	r3, [r7, #4]
 80109f4:	2200      	movs	r2, #0
 80109f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80109fa:	687b      	ldr	r3, [r7, #4]
 80109fc:	2200      	movs	r2, #0
 80109fe:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	2200      	movs	r2, #0
 8010a04:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a16:	2b00      	cmp	r3, #0
 8010a18:	d014      	beq.n	8010a44 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8010a1a:	687b      	ldr	r3, [r7, #4]
 8010a1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a20:	685b      	ldr	r3, [r3, #4]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d00e      	beq.n	8010a44 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010a2c:	685b      	ldr	r3, [r3, #4]
 8010a2e:	687a      	ldr	r2, [r7, #4]
 8010a30:	6852      	ldr	r2, [r2, #4]
 8010a32:	b2d2      	uxtb	r2, r2
 8010a34:	4611      	mov	r1, r2
 8010a36:	6878      	ldr	r0, [r7, #4]
 8010a38:	4798      	blx	r3
 8010a3a:	4603      	mov	r3, r0
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	d001      	beq.n	8010a44 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8010a40:	2303      	movs	r3, #3
 8010a42:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010a44:	2340      	movs	r3, #64	; 0x40
 8010a46:	2200      	movs	r2, #0
 8010a48:	2100      	movs	r1, #0
 8010a4a:	6878      	ldr	r0, [r7, #4]
 8010a4c:	f002 f8aa 	bl	8012ba4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	2201      	movs	r2, #1
 8010a54:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	2240      	movs	r2, #64	; 0x40
 8010a5c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8010a60:	2340      	movs	r3, #64	; 0x40
 8010a62:	2200      	movs	r2, #0
 8010a64:	2180      	movs	r1, #128	; 0x80
 8010a66:	6878      	ldr	r0, [r7, #4]
 8010a68:	f002 f89c 	bl	8012ba4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	2201      	movs	r2, #1
 8010a70:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	2240      	movs	r2, #64	; 0x40
 8010a76:	621a      	str	r2, [r3, #32]

  return ret;
 8010a78:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a7a:	4618      	mov	r0, r3
 8010a7c:	3710      	adds	r7, #16
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	bd80      	pop	{r7, pc}

08010a82 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8010a82:	b480      	push	{r7}
 8010a84:	b083      	sub	sp, #12
 8010a86:	af00      	add	r7, sp, #0
 8010a88:	6078      	str	r0, [r7, #4]
 8010a8a:	460b      	mov	r3, r1
 8010a8c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	78fa      	ldrb	r2, [r7, #3]
 8010a92:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8010a94:	2300      	movs	r3, #0
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	370c      	adds	r7, #12
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr

08010aa2 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8010aa2:	b480      	push	{r7}
 8010aa4:	b083      	sub	sp, #12
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ab0:	b2db      	uxtb	r3, r3
 8010ab2:	2b04      	cmp	r3, #4
 8010ab4:	d006      	beq.n	8010ac4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010abc:	b2da      	uxtb	r2, r3
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	2204      	movs	r2, #4
 8010ac8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8010acc:	2300      	movs	r3, #0
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	370c      	adds	r7, #12
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ad8:	4770      	bx	lr

08010ada <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8010ada:	b480      	push	{r7}
 8010adc:	b083      	sub	sp, #12
 8010ade:	af00      	add	r7, sp, #0
 8010ae0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ae8:	b2db      	uxtb	r3, r3
 8010aea:	2b04      	cmp	r3, #4
 8010aec:	d106      	bne.n	8010afc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8010aee:	687b      	ldr	r3, [r7, #4]
 8010af0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8010af4:	b2da      	uxtb	r2, r3
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8010afc:	2300      	movs	r3, #0
}
 8010afe:	4618      	mov	r0, r3
 8010b00:	370c      	adds	r7, #12
 8010b02:	46bd      	mov	sp, r7
 8010b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b08:	4770      	bx	lr

08010b0a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8010b0a:	b580      	push	{r7, lr}
 8010b0c:	b082      	sub	sp, #8
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010b18:	b2db      	uxtb	r3, r3
 8010b1a:	2b03      	cmp	r3, #3
 8010b1c:	d110      	bne.n	8010b40 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d00b      	beq.n	8010b40 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010b2e:	69db      	ldr	r3, [r3, #28]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	d005      	beq.n	8010b40 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010b3a:	69db      	ldr	r3, [r3, #28]
 8010b3c:	6878      	ldr	r0, [r7, #4]
 8010b3e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8010b40:	2300      	movs	r3, #0
}
 8010b42:	4618      	mov	r0, r3
 8010b44:	3708      	adds	r7, #8
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bd80      	pop	{r7, pc}

08010b4a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010b4a:	b480      	push	{r7}
 8010b4c:	b083      	sub	sp, #12
 8010b4e:	af00      	add	r7, sp, #0
 8010b50:	6078      	str	r0, [r7, #4]
 8010b52:	460b      	mov	r3, r1
 8010b54:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010b56:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	370c      	adds	r7, #12
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b62:	4770      	bx	lr

08010b64 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8010b64:	b480      	push	{r7}
 8010b66:	b083      	sub	sp, #12
 8010b68:	af00      	add	r7, sp, #0
 8010b6a:	6078      	str	r0, [r7, #4]
 8010b6c:	460b      	mov	r3, r1
 8010b6e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8010b70:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8010b72:	4618      	mov	r0, r3
 8010b74:	370c      	adds	r7, #12
 8010b76:	46bd      	mov	sp, r7
 8010b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b7c:	4770      	bx	lr

08010b7e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8010b7e:	b580      	push	{r7, lr}
 8010b80:	b086      	sub	sp, #24
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	6078      	str	r0, [r7, #4]
 8010b86:	460b      	mov	r3, r1
 8010b88:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8010b92:	2300      	movs	r3, #0
 8010b94:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	885b      	ldrh	r3, [r3, #2]
 8010b9a:	b29a      	uxth	r2, r3
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	781b      	ldrb	r3, [r3, #0]
 8010ba0:	b29b      	uxth	r3, r3
 8010ba2:	429a      	cmp	r2, r3
 8010ba4:	d920      	bls.n	8010be8 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	781b      	ldrb	r3, [r3, #0]
 8010baa:	b29b      	uxth	r3, r3
 8010bac:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8010bae:	e013      	b.n	8010bd8 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8010bb0:	f107 030a 	add.w	r3, r7, #10
 8010bb4:	4619      	mov	r1, r3
 8010bb6:	6978      	ldr	r0, [r7, #20]
 8010bb8:	f000 f81b 	bl	8010bf2 <USBD_GetNextDesc>
 8010bbc:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8010bbe:	697b      	ldr	r3, [r7, #20]
 8010bc0:	785b      	ldrb	r3, [r3, #1]
 8010bc2:	2b05      	cmp	r3, #5
 8010bc4:	d108      	bne.n	8010bd8 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8010bc6:	697b      	ldr	r3, [r7, #20]
 8010bc8:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8010bca:	693b      	ldr	r3, [r7, #16]
 8010bcc:	789b      	ldrb	r3, [r3, #2]
 8010bce:	78fa      	ldrb	r2, [r7, #3]
 8010bd0:	429a      	cmp	r2, r3
 8010bd2:	d008      	beq.n	8010be6 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8010bd4:	2300      	movs	r3, #0
 8010bd6:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	885b      	ldrh	r3, [r3, #2]
 8010bdc:	b29a      	uxth	r2, r3
 8010bde:	897b      	ldrh	r3, [r7, #10]
 8010be0:	429a      	cmp	r2, r3
 8010be2:	d8e5      	bhi.n	8010bb0 <USBD_GetEpDesc+0x32>
 8010be4:	e000      	b.n	8010be8 <USBD_GetEpDesc+0x6a>
          break;
 8010be6:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8010be8:	693b      	ldr	r3, [r7, #16]
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3718      	adds	r7, #24
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}

08010bf2 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8010bf2:	b480      	push	{r7}
 8010bf4:	b085      	sub	sp, #20
 8010bf6:	af00      	add	r7, sp, #0
 8010bf8:	6078      	str	r0, [r7, #4]
 8010bfa:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8010bfc:	687b      	ldr	r3, [r7, #4]
 8010bfe:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	881a      	ldrh	r2, [r3, #0]
 8010c04:	68fb      	ldr	r3, [r7, #12]
 8010c06:	781b      	ldrb	r3, [r3, #0]
 8010c08:	b29b      	uxth	r3, r3
 8010c0a:	4413      	add	r3, r2
 8010c0c:	b29a      	uxth	r2, r3
 8010c0e:	683b      	ldr	r3, [r7, #0]
 8010c10:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	781b      	ldrb	r3, [r3, #0]
 8010c16:	461a      	mov	r2, r3
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	4413      	add	r3, r2
 8010c1c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8010c1e:	68fb      	ldr	r3, [r7, #12]
}
 8010c20:	4618      	mov	r0, r3
 8010c22:	3714      	adds	r7, #20
 8010c24:	46bd      	mov	sp, r7
 8010c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c2a:	4770      	bx	lr

08010c2c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8010c2c:	b480      	push	{r7}
 8010c2e:	b087      	sub	sp, #28
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8010c38:	697b      	ldr	r3, [r7, #20]
 8010c3a:	781b      	ldrb	r3, [r3, #0]
 8010c3c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8010c3e:	697b      	ldr	r3, [r7, #20]
 8010c40:	3301      	adds	r3, #1
 8010c42:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8010c44:	697b      	ldr	r3, [r7, #20]
 8010c46:	781b      	ldrb	r3, [r3, #0]
 8010c48:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8010c4a:	8a3b      	ldrh	r3, [r7, #16]
 8010c4c:	021b      	lsls	r3, r3, #8
 8010c4e:	b21a      	sxth	r2, r3
 8010c50:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010c54:	4313      	orrs	r3, r2
 8010c56:	b21b      	sxth	r3, r3
 8010c58:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8010c5a:	89fb      	ldrh	r3, [r7, #14]
}
 8010c5c:	4618      	mov	r0, r3
 8010c5e:	371c      	adds	r7, #28
 8010c60:	46bd      	mov	sp, r7
 8010c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c66:	4770      	bx	lr

08010c68 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b084      	sub	sp, #16
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
 8010c70:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010c72:	2300      	movs	r3, #0
 8010c74:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010c76:	683b      	ldr	r3, [r7, #0]
 8010c78:	781b      	ldrb	r3, [r3, #0]
 8010c7a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010c7e:	2b40      	cmp	r3, #64	; 0x40
 8010c80:	d005      	beq.n	8010c8e <USBD_StdDevReq+0x26>
 8010c82:	2b40      	cmp	r3, #64	; 0x40
 8010c84:	d857      	bhi.n	8010d36 <USBD_StdDevReq+0xce>
 8010c86:	2b00      	cmp	r3, #0
 8010c88:	d00f      	beq.n	8010caa <USBD_StdDevReq+0x42>
 8010c8a:	2b20      	cmp	r3, #32
 8010c8c:	d153      	bne.n	8010d36 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	32ae      	adds	r2, #174	; 0xae
 8010c98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c9c:	689b      	ldr	r3, [r3, #8]
 8010c9e:	6839      	ldr	r1, [r7, #0]
 8010ca0:	6878      	ldr	r0, [r7, #4]
 8010ca2:	4798      	blx	r3
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8010ca8:	e04a      	b.n	8010d40 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010caa:	683b      	ldr	r3, [r7, #0]
 8010cac:	785b      	ldrb	r3, [r3, #1]
 8010cae:	2b09      	cmp	r3, #9
 8010cb0:	d83b      	bhi.n	8010d2a <USBD_StdDevReq+0xc2>
 8010cb2:	a201      	add	r2, pc, #4	; (adr r2, 8010cb8 <USBD_StdDevReq+0x50>)
 8010cb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cb8:	08010d0d 	.word	0x08010d0d
 8010cbc:	08010d21 	.word	0x08010d21
 8010cc0:	08010d2b 	.word	0x08010d2b
 8010cc4:	08010d17 	.word	0x08010d17
 8010cc8:	08010d2b 	.word	0x08010d2b
 8010ccc:	08010ceb 	.word	0x08010ceb
 8010cd0:	08010ce1 	.word	0x08010ce1
 8010cd4:	08010d2b 	.word	0x08010d2b
 8010cd8:	08010d03 	.word	0x08010d03
 8010cdc:	08010cf5 	.word	0x08010cf5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8010ce0:	6839      	ldr	r1, [r7, #0]
 8010ce2:	6878      	ldr	r0, [r7, #4]
 8010ce4:	f000 fa3c 	bl	8011160 <USBD_GetDescriptor>
          break;
 8010ce8:	e024      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8010cea:	6839      	ldr	r1, [r7, #0]
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	f000 fbcb 	bl	8011488 <USBD_SetAddress>
          break;
 8010cf2:	e01f      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8010cf4:	6839      	ldr	r1, [r7, #0]
 8010cf6:	6878      	ldr	r0, [r7, #4]
 8010cf8:	f000 fc0a 	bl	8011510 <USBD_SetConfig>
 8010cfc:	4603      	mov	r3, r0
 8010cfe:	73fb      	strb	r3, [r7, #15]
          break;
 8010d00:	e018      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8010d02:	6839      	ldr	r1, [r7, #0]
 8010d04:	6878      	ldr	r0, [r7, #4]
 8010d06:	f000 fcad 	bl	8011664 <USBD_GetConfig>
          break;
 8010d0a:	e013      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8010d0c:	6839      	ldr	r1, [r7, #0]
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f000 fcde 	bl	80116d0 <USBD_GetStatus>
          break;
 8010d14:	e00e      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8010d16:	6839      	ldr	r1, [r7, #0]
 8010d18:	6878      	ldr	r0, [r7, #4]
 8010d1a:	f000 fd0d 	bl	8011738 <USBD_SetFeature>
          break;
 8010d1e:	e009      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8010d20:	6839      	ldr	r1, [r7, #0]
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f000 fd31 	bl	801178a <USBD_ClrFeature>
          break;
 8010d28:	e004      	b.n	8010d34 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8010d2a:	6839      	ldr	r1, [r7, #0]
 8010d2c:	6878      	ldr	r0, [r7, #4]
 8010d2e:	f000 fd88 	bl	8011842 <USBD_CtlError>
          break;
 8010d32:	bf00      	nop
      }
      break;
 8010d34:	e004      	b.n	8010d40 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8010d36:	6839      	ldr	r1, [r7, #0]
 8010d38:	6878      	ldr	r0, [r7, #4]
 8010d3a:	f000 fd82 	bl	8011842 <USBD_CtlError>
      break;
 8010d3e:	bf00      	nop
  }

  return ret;
 8010d40:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d42:	4618      	mov	r0, r3
 8010d44:	3710      	adds	r7, #16
 8010d46:	46bd      	mov	sp, r7
 8010d48:	bd80      	pop	{r7, pc}
 8010d4a:	bf00      	nop

08010d4c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b084      	sub	sp, #16
 8010d50:	af00      	add	r7, sp, #0
 8010d52:	6078      	str	r0, [r7, #4]
 8010d54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8010d56:	2300      	movs	r3, #0
 8010d58:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010d5a:	683b      	ldr	r3, [r7, #0]
 8010d5c:	781b      	ldrb	r3, [r3, #0]
 8010d5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010d62:	2b40      	cmp	r3, #64	; 0x40
 8010d64:	d005      	beq.n	8010d72 <USBD_StdItfReq+0x26>
 8010d66:	2b40      	cmp	r3, #64	; 0x40
 8010d68:	d852      	bhi.n	8010e10 <USBD_StdItfReq+0xc4>
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d001      	beq.n	8010d72 <USBD_StdItfReq+0x26>
 8010d6e:	2b20      	cmp	r3, #32
 8010d70:	d14e      	bne.n	8010e10 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8010d72:	687b      	ldr	r3, [r7, #4]
 8010d74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010d78:	b2db      	uxtb	r3, r3
 8010d7a:	3b01      	subs	r3, #1
 8010d7c:	2b02      	cmp	r3, #2
 8010d7e:	d840      	bhi.n	8010e02 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8010d80:	683b      	ldr	r3, [r7, #0]
 8010d82:	889b      	ldrh	r3, [r3, #4]
 8010d84:	b2db      	uxtb	r3, r3
 8010d86:	2b01      	cmp	r3, #1
 8010d88:	d836      	bhi.n	8010df8 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8010d8a:	683b      	ldr	r3, [r7, #0]
 8010d8c:	889b      	ldrh	r3, [r3, #4]
 8010d8e:	b2db      	uxtb	r3, r3
 8010d90:	4619      	mov	r1, r3
 8010d92:	6878      	ldr	r0, [r7, #4]
 8010d94:	f7ff fed9 	bl	8010b4a <USBD_CoreFindIF>
 8010d98:	4603      	mov	r3, r0
 8010d9a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010d9c:	7bbb      	ldrb	r3, [r7, #14]
 8010d9e:	2bff      	cmp	r3, #255	; 0xff
 8010da0:	d01d      	beq.n	8010dde <USBD_StdItfReq+0x92>
 8010da2:	7bbb      	ldrb	r3, [r7, #14]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d11a      	bne.n	8010dde <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8010da8:	7bba      	ldrb	r2, [r7, #14]
 8010daa:	687b      	ldr	r3, [r7, #4]
 8010dac:	32ae      	adds	r2, #174	; 0xae
 8010dae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010db2:	689b      	ldr	r3, [r3, #8]
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d00f      	beq.n	8010dd8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8010db8:	7bba      	ldrb	r2, [r7, #14]
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010dc0:	7bba      	ldrb	r2, [r7, #14]
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	32ae      	adds	r2, #174	; 0xae
 8010dc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dca:	689b      	ldr	r3, [r3, #8]
 8010dcc:	6839      	ldr	r1, [r7, #0]
 8010dce:	6878      	ldr	r0, [r7, #4]
 8010dd0:	4798      	blx	r3
 8010dd2:	4603      	mov	r3, r0
 8010dd4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010dd6:	e004      	b.n	8010de2 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8010dd8:	2303      	movs	r3, #3
 8010dda:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8010ddc:	e001      	b.n	8010de2 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8010dde:	2303      	movs	r3, #3
 8010de0:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8010de2:	683b      	ldr	r3, [r7, #0]
 8010de4:	88db      	ldrh	r3, [r3, #6]
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d110      	bne.n	8010e0c <USBD_StdItfReq+0xc0>
 8010dea:	7bfb      	ldrb	r3, [r7, #15]
 8010dec:	2b00      	cmp	r3, #0
 8010dee:	d10d      	bne.n	8010e0c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	f000 fdf1 	bl	80119d8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8010df6:	e009      	b.n	8010e0c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8010df8:	6839      	ldr	r1, [r7, #0]
 8010dfa:	6878      	ldr	r0, [r7, #4]
 8010dfc:	f000 fd21 	bl	8011842 <USBD_CtlError>
          break;
 8010e00:	e004      	b.n	8010e0c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8010e02:	6839      	ldr	r1, [r7, #0]
 8010e04:	6878      	ldr	r0, [r7, #4]
 8010e06:	f000 fd1c 	bl	8011842 <USBD_CtlError>
          break;
 8010e0a:	e000      	b.n	8010e0e <USBD_StdItfReq+0xc2>
          break;
 8010e0c:	bf00      	nop
      }
      break;
 8010e0e:	e004      	b.n	8010e1a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8010e10:	6839      	ldr	r1, [r7, #0]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f000 fd15 	bl	8011842 <USBD_CtlError>
      break;
 8010e18:	bf00      	nop
  }

  return ret;
 8010e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e1c:	4618      	mov	r0, r3
 8010e1e:	3710      	adds	r7, #16
 8010e20:	46bd      	mov	sp, r7
 8010e22:	bd80      	pop	{r7, pc}

08010e24 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8010e2e:	2300      	movs	r3, #0
 8010e30:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8010e32:	683b      	ldr	r3, [r7, #0]
 8010e34:	889b      	ldrh	r3, [r3, #4]
 8010e36:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010e38:	683b      	ldr	r3, [r7, #0]
 8010e3a:	781b      	ldrb	r3, [r3, #0]
 8010e3c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010e40:	2b40      	cmp	r3, #64	; 0x40
 8010e42:	d007      	beq.n	8010e54 <USBD_StdEPReq+0x30>
 8010e44:	2b40      	cmp	r3, #64	; 0x40
 8010e46:	f200 817f 	bhi.w	8011148 <USBD_StdEPReq+0x324>
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d02a      	beq.n	8010ea4 <USBD_StdEPReq+0x80>
 8010e4e:	2b20      	cmp	r3, #32
 8010e50:	f040 817a 	bne.w	8011148 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8010e54:	7bbb      	ldrb	r3, [r7, #14]
 8010e56:	4619      	mov	r1, r3
 8010e58:	6878      	ldr	r0, [r7, #4]
 8010e5a:	f7ff fe83 	bl	8010b64 <USBD_CoreFindEP>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010e62:	7b7b      	ldrb	r3, [r7, #13]
 8010e64:	2bff      	cmp	r3, #255	; 0xff
 8010e66:	f000 8174 	beq.w	8011152 <USBD_StdEPReq+0x32e>
 8010e6a:	7b7b      	ldrb	r3, [r7, #13]
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	f040 8170 	bne.w	8011152 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8010e72:	7b7a      	ldrb	r2, [r7, #13]
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8010e7a:	7b7a      	ldrb	r2, [r7, #13]
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	32ae      	adds	r2, #174	; 0xae
 8010e80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e84:	689b      	ldr	r3, [r3, #8]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	f000 8163 	beq.w	8011152 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8010e8c:	7b7a      	ldrb	r2, [r7, #13]
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	32ae      	adds	r2, #174	; 0xae
 8010e92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e96:	689b      	ldr	r3, [r3, #8]
 8010e98:	6839      	ldr	r1, [r7, #0]
 8010e9a:	6878      	ldr	r0, [r7, #4]
 8010e9c:	4798      	blx	r3
 8010e9e:	4603      	mov	r3, r0
 8010ea0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8010ea2:	e156      	b.n	8011152 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8010ea4:	683b      	ldr	r3, [r7, #0]
 8010ea6:	785b      	ldrb	r3, [r3, #1]
 8010ea8:	2b03      	cmp	r3, #3
 8010eaa:	d008      	beq.n	8010ebe <USBD_StdEPReq+0x9a>
 8010eac:	2b03      	cmp	r3, #3
 8010eae:	f300 8145 	bgt.w	801113c <USBD_StdEPReq+0x318>
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	f000 809b 	beq.w	8010fee <USBD_StdEPReq+0x1ca>
 8010eb8:	2b01      	cmp	r3, #1
 8010eba:	d03c      	beq.n	8010f36 <USBD_StdEPReq+0x112>
 8010ebc:	e13e      	b.n	801113c <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ec4:	b2db      	uxtb	r3, r3
 8010ec6:	2b02      	cmp	r3, #2
 8010ec8:	d002      	beq.n	8010ed0 <USBD_StdEPReq+0xac>
 8010eca:	2b03      	cmp	r3, #3
 8010ecc:	d016      	beq.n	8010efc <USBD_StdEPReq+0xd8>
 8010ece:	e02c      	b.n	8010f2a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010ed0:	7bbb      	ldrb	r3, [r7, #14]
 8010ed2:	2b00      	cmp	r3, #0
 8010ed4:	d00d      	beq.n	8010ef2 <USBD_StdEPReq+0xce>
 8010ed6:	7bbb      	ldrb	r3, [r7, #14]
 8010ed8:	2b80      	cmp	r3, #128	; 0x80
 8010eda:	d00a      	beq.n	8010ef2 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010edc:	7bbb      	ldrb	r3, [r7, #14]
 8010ede:	4619      	mov	r1, r3
 8010ee0:	6878      	ldr	r0, [r7, #4]
 8010ee2:	f001 fed3 	bl	8012c8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010ee6:	2180      	movs	r1, #128	; 0x80
 8010ee8:	6878      	ldr	r0, [r7, #4]
 8010eea:	f001 fecf 	bl	8012c8c <USBD_LL_StallEP>
 8010eee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010ef0:	e020      	b.n	8010f34 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8010ef2:	6839      	ldr	r1, [r7, #0]
 8010ef4:	6878      	ldr	r0, [r7, #4]
 8010ef6:	f000 fca4 	bl	8011842 <USBD_CtlError>
              break;
 8010efa:	e01b      	b.n	8010f34 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010efc:	683b      	ldr	r3, [r7, #0]
 8010efe:	885b      	ldrh	r3, [r3, #2]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d10e      	bne.n	8010f22 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8010f04:	7bbb      	ldrb	r3, [r7, #14]
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d00b      	beq.n	8010f22 <USBD_StdEPReq+0xfe>
 8010f0a:	7bbb      	ldrb	r3, [r7, #14]
 8010f0c:	2b80      	cmp	r3, #128	; 0x80
 8010f0e:	d008      	beq.n	8010f22 <USBD_StdEPReq+0xfe>
 8010f10:	683b      	ldr	r3, [r7, #0]
 8010f12:	88db      	ldrh	r3, [r3, #6]
 8010f14:	2b00      	cmp	r3, #0
 8010f16:	d104      	bne.n	8010f22 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8010f18:	7bbb      	ldrb	r3, [r7, #14]
 8010f1a:	4619      	mov	r1, r3
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f001 feb5 	bl	8012c8c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8010f22:	6878      	ldr	r0, [r7, #4]
 8010f24:	f000 fd58 	bl	80119d8 <USBD_CtlSendStatus>

              break;
 8010f28:	e004      	b.n	8010f34 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8010f2a:	6839      	ldr	r1, [r7, #0]
 8010f2c:	6878      	ldr	r0, [r7, #4]
 8010f2e:	f000 fc88 	bl	8011842 <USBD_CtlError>
              break;
 8010f32:	bf00      	nop
          }
          break;
 8010f34:	e107      	b.n	8011146 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010f3c:	b2db      	uxtb	r3, r3
 8010f3e:	2b02      	cmp	r3, #2
 8010f40:	d002      	beq.n	8010f48 <USBD_StdEPReq+0x124>
 8010f42:	2b03      	cmp	r3, #3
 8010f44:	d016      	beq.n	8010f74 <USBD_StdEPReq+0x150>
 8010f46:	e04b      	b.n	8010fe0 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010f48:	7bbb      	ldrb	r3, [r7, #14]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d00d      	beq.n	8010f6a <USBD_StdEPReq+0x146>
 8010f4e:	7bbb      	ldrb	r3, [r7, #14]
 8010f50:	2b80      	cmp	r3, #128	; 0x80
 8010f52:	d00a      	beq.n	8010f6a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8010f54:	7bbb      	ldrb	r3, [r7, #14]
 8010f56:	4619      	mov	r1, r3
 8010f58:	6878      	ldr	r0, [r7, #4]
 8010f5a:	f001 fe97 	bl	8012c8c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8010f5e:	2180      	movs	r1, #128	; 0x80
 8010f60:	6878      	ldr	r0, [r7, #4]
 8010f62:	f001 fe93 	bl	8012c8c <USBD_LL_StallEP>
 8010f66:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8010f68:	e040      	b.n	8010fec <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8010f6a:	6839      	ldr	r1, [r7, #0]
 8010f6c:	6878      	ldr	r0, [r7, #4]
 8010f6e:	f000 fc68 	bl	8011842 <USBD_CtlError>
              break;
 8010f72:	e03b      	b.n	8010fec <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8010f74:	683b      	ldr	r3, [r7, #0]
 8010f76:	885b      	ldrh	r3, [r3, #2]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d136      	bne.n	8010fea <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8010f7c:	7bbb      	ldrb	r3, [r7, #14]
 8010f7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010f82:	2b00      	cmp	r3, #0
 8010f84:	d004      	beq.n	8010f90 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8010f86:	7bbb      	ldrb	r3, [r7, #14]
 8010f88:	4619      	mov	r1, r3
 8010f8a:	6878      	ldr	r0, [r7, #4]
 8010f8c:	f001 feb4 	bl	8012cf8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8010f90:	6878      	ldr	r0, [r7, #4]
 8010f92:	f000 fd21 	bl	80119d8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8010f96:	7bbb      	ldrb	r3, [r7, #14]
 8010f98:	4619      	mov	r1, r3
 8010f9a:	6878      	ldr	r0, [r7, #4]
 8010f9c:	f7ff fde2 	bl	8010b64 <USBD_CoreFindEP>
 8010fa0:	4603      	mov	r3, r0
 8010fa2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8010fa4:	7b7b      	ldrb	r3, [r7, #13]
 8010fa6:	2bff      	cmp	r3, #255	; 0xff
 8010fa8:	d01f      	beq.n	8010fea <USBD_StdEPReq+0x1c6>
 8010faa:	7b7b      	ldrb	r3, [r7, #13]
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d11c      	bne.n	8010fea <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8010fb0:	7b7a      	ldrb	r2, [r7, #13]
 8010fb2:	687b      	ldr	r3, [r7, #4]
 8010fb4:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8010fb8:	7b7a      	ldrb	r2, [r7, #13]
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	32ae      	adds	r2, #174	; 0xae
 8010fbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fc2:	689b      	ldr	r3, [r3, #8]
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d010      	beq.n	8010fea <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8010fc8:	7b7a      	ldrb	r2, [r7, #13]
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	32ae      	adds	r2, #174	; 0xae
 8010fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fd2:	689b      	ldr	r3, [r3, #8]
 8010fd4:	6839      	ldr	r1, [r7, #0]
 8010fd6:	6878      	ldr	r0, [r7, #4]
 8010fd8:	4798      	blx	r3
 8010fda:	4603      	mov	r3, r0
 8010fdc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8010fde:	e004      	b.n	8010fea <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8010fe0:	6839      	ldr	r1, [r7, #0]
 8010fe2:	6878      	ldr	r0, [r7, #4]
 8010fe4:	f000 fc2d 	bl	8011842 <USBD_CtlError>
              break;
 8010fe8:	e000      	b.n	8010fec <USBD_StdEPReq+0x1c8>
              break;
 8010fea:	bf00      	nop
          }
          break;
 8010fec:	e0ab      	b.n	8011146 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010ff4:	b2db      	uxtb	r3, r3
 8010ff6:	2b02      	cmp	r3, #2
 8010ff8:	d002      	beq.n	8011000 <USBD_StdEPReq+0x1dc>
 8010ffa:	2b03      	cmp	r3, #3
 8010ffc:	d032      	beq.n	8011064 <USBD_StdEPReq+0x240>
 8010ffe:	e097      	b.n	8011130 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8011000:	7bbb      	ldrb	r3, [r7, #14]
 8011002:	2b00      	cmp	r3, #0
 8011004:	d007      	beq.n	8011016 <USBD_StdEPReq+0x1f2>
 8011006:	7bbb      	ldrb	r3, [r7, #14]
 8011008:	2b80      	cmp	r3, #128	; 0x80
 801100a:	d004      	beq.n	8011016 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801100c:	6839      	ldr	r1, [r7, #0]
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f000 fc17 	bl	8011842 <USBD_CtlError>
                break;
 8011014:	e091      	b.n	801113a <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8011016:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801101a:	2b00      	cmp	r3, #0
 801101c:	da0b      	bge.n	8011036 <USBD_StdEPReq+0x212>
 801101e:	7bbb      	ldrb	r3, [r7, #14]
 8011020:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011024:	4613      	mov	r3, r2
 8011026:	009b      	lsls	r3, r3, #2
 8011028:	4413      	add	r3, r2
 801102a:	009b      	lsls	r3, r3, #2
 801102c:	3310      	adds	r3, #16
 801102e:	687a      	ldr	r2, [r7, #4]
 8011030:	4413      	add	r3, r2
 8011032:	3304      	adds	r3, #4
 8011034:	e00b      	b.n	801104e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8011036:	7bbb      	ldrb	r3, [r7, #14]
 8011038:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801103c:	4613      	mov	r3, r2
 801103e:	009b      	lsls	r3, r3, #2
 8011040:	4413      	add	r3, r2
 8011042:	009b      	lsls	r3, r3, #2
 8011044:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8011048:	687a      	ldr	r2, [r7, #4]
 801104a:	4413      	add	r3, r2
 801104c:	3304      	adds	r3, #4
 801104e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	2200      	movs	r2, #0
 8011054:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011056:	68bb      	ldr	r3, [r7, #8]
 8011058:	2202      	movs	r2, #2
 801105a:	4619      	mov	r1, r3
 801105c:	6878      	ldr	r0, [r7, #4]
 801105e:	f000 fc61 	bl	8011924 <USBD_CtlSendData>
              break;
 8011062:	e06a      	b.n	801113a <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8011064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011068:	2b00      	cmp	r3, #0
 801106a:	da11      	bge.n	8011090 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801106c:	7bbb      	ldrb	r3, [r7, #14]
 801106e:	f003 020f 	and.w	r2, r3, #15
 8011072:	6879      	ldr	r1, [r7, #4]
 8011074:	4613      	mov	r3, r2
 8011076:	009b      	lsls	r3, r3, #2
 8011078:	4413      	add	r3, r2
 801107a:	009b      	lsls	r3, r3, #2
 801107c:	440b      	add	r3, r1
 801107e:	3324      	adds	r3, #36	; 0x24
 8011080:	881b      	ldrh	r3, [r3, #0]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d117      	bne.n	80110b6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8011086:	6839      	ldr	r1, [r7, #0]
 8011088:	6878      	ldr	r0, [r7, #4]
 801108a:	f000 fbda 	bl	8011842 <USBD_CtlError>
                  break;
 801108e:	e054      	b.n	801113a <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8011090:	7bbb      	ldrb	r3, [r7, #14]
 8011092:	f003 020f 	and.w	r2, r3, #15
 8011096:	6879      	ldr	r1, [r7, #4]
 8011098:	4613      	mov	r3, r2
 801109a:	009b      	lsls	r3, r3, #2
 801109c:	4413      	add	r3, r2
 801109e:	009b      	lsls	r3, r3, #2
 80110a0:	440b      	add	r3, r1
 80110a2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80110a6:	881b      	ldrh	r3, [r3, #0]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	d104      	bne.n	80110b6 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80110ac:	6839      	ldr	r1, [r7, #0]
 80110ae:	6878      	ldr	r0, [r7, #4]
 80110b0:	f000 fbc7 	bl	8011842 <USBD_CtlError>
                  break;
 80110b4:	e041      	b.n	801113a <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80110b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	da0b      	bge.n	80110d6 <USBD_StdEPReq+0x2b2>
 80110be:	7bbb      	ldrb	r3, [r7, #14]
 80110c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80110c4:	4613      	mov	r3, r2
 80110c6:	009b      	lsls	r3, r3, #2
 80110c8:	4413      	add	r3, r2
 80110ca:	009b      	lsls	r3, r3, #2
 80110cc:	3310      	adds	r3, #16
 80110ce:	687a      	ldr	r2, [r7, #4]
 80110d0:	4413      	add	r3, r2
 80110d2:	3304      	adds	r3, #4
 80110d4:	e00b      	b.n	80110ee <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80110d6:	7bbb      	ldrb	r3, [r7, #14]
 80110d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80110dc:	4613      	mov	r3, r2
 80110de:	009b      	lsls	r3, r3, #2
 80110e0:	4413      	add	r3, r2
 80110e2:	009b      	lsls	r3, r3, #2
 80110e4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80110e8:	687a      	ldr	r2, [r7, #4]
 80110ea:	4413      	add	r3, r2
 80110ec:	3304      	adds	r3, #4
 80110ee:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80110f0:	7bbb      	ldrb	r3, [r7, #14]
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	d002      	beq.n	80110fc <USBD_StdEPReq+0x2d8>
 80110f6:	7bbb      	ldrb	r3, [r7, #14]
 80110f8:	2b80      	cmp	r3, #128	; 0x80
 80110fa:	d103      	bne.n	8011104 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	2200      	movs	r2, #0
 8011100:	601a      	str	r2, [r3, #0]
 8011102:	e00e      	b.n	8011122 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8011104:	7bbb      	ldrb	r3, [r7, #14]
 8011106:	4619      	mov	r1, r3
 8011108:	6878      	ldr	r0, [r7, #4]
 801110a:	f001 fe2b 	bl	8012d64 <USBD_LL_IsStallEP>
 801110e:	4603      	mov	r3, r0
 8011110:	2b00      	cmp	r3, #0
 8011112:	d003      	beq.n	801111c <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	2201      	movs	r2, #1
 8011118:	601a      	str	r2, [r3, #0]
 801111a:	e002      	b.n	8011122 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801111c:	68bb      	ldr	r3, [r7, #8]
 801111e:	2200      	movs	r2, #0
 8011120:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	2202      	movs	r2, #2
 8011126:	4619      	mov	r1, r3
 8011128:	6878      	ldr	r0, [r7, #4]
 801112a:	f000 fbfb 	bl	8011924 <USBD_CtlSendData>
              break;
 801112e:	e004      	b.n	801113a <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8011130:	6839      	ldr	r1, [r7, #0]
 8011132:	6878      	ldr	r0, [r7, #4]
 8011134:	f000 fb85 	bl	8011842 <USBD_CtlError>
              break;
 8011138:	bf00      	nop
          }
          break;
 801113a:	e004      	b.n	8011146 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801113c:	6839      	ldr	r1, [r7, #0]
 801113e:	6878      	ldr	r0, [r7, #4]
 8011140:	f000 fb7f 	bl	8011842 <USBD_CtlError>
          break;
 8011144:	bf00      	nop
      }
      break;
 8011146:	e005      	b.n	8011154 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8011148:	6839      	ldr	r1, [r7, #0]
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f000 fb79 	bl	8011842 <USBD_CtlError>
      break;
 8011150:	e000      	b.n	8011154 <USBD_StdEPReq+0x330>
      break;
 8011152:	bf00      	nop
  }

  return ret;
 8011154:	7bfb      	ldrb	r3, [r7, #15]
}
 8011156:	4618      	mov	r0, r3
 8011158:	3710      	adds	r7, #16
 801115a:	46bd      	mov	sp, r7
 801115c:	bd80      	pop	{r7, pc}
	...

08011160 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b084      	sub	sp, #16
 8011164:	af00      	add	r7, sp, #0
 8011166:	6078      	str	r0, [r7, #4]
 8011168:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801116a:	2300      	movs	r3, #0
 801116c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801116e:	2300      	movs	r3, #0
 8011170:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8011172:	2300      	movs	r3, #0
 8011174:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8011176:	683b      	ldr	r3, [r7, #0]
 8011178:	885b      	ldrh	r3, [r3, #2]
 801117a:	0a1b      	lsrs	r3, r3, #8
 801117c:	b29b      	uxth	r3, r3
 801117e:	3b01      	subs	r3, #1
 8011180:	2b0e      	cmp	r3, #14
 8011182:	f200 8152 	bhi.w	801142a <USBD_GetDescriptor+0x2ca>
 8011186:	a201      	add	r2, pc, #4	; (adr r2, 801118c <USBD_GetDescriptor+0x2c>)
 8011188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801118c:	080111fd 	.word	0x080111fd
 8011190:	08011215 	.word	0x08011215
 8011194:	08011255 	.word	0x08011255
 8011198:	0801142b 	.word	0x0801142b
 801119c:	0801142b 	.word	0x0801142b
 80111a0:	080113cb 	.word	0x080113cb
 80111a4:	080113f7 	.word	0x080113f7
 80111a8:	0801142b 	.word	0x0801142b
 80111ac:	0801142b 	.word	0x0801142b
 80111b0:	0801142b 	.word	0x0801142b
 80111b4:	0801142b 	.word	0x0801142b
 80111b8:	0801142b 	.word	0x0801142b
 80111bc:	0801142b 	.word	0x0801142b
 80111c0:	0801142b 	.word	0x0801142b
 80111c4:	080111c9 	.word	0x080111c9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80111ce:	69db      	ldr	r3, [r3, #28]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	d00b      	beq.n	80111ec <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80111d4:	687b      	ldr	r3, [r7, #4]
 80111d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80111da:	69db      	ldr	r3, [r3, #28]
 80111dc:	687a      	ldr	r2, [r7, #4]
 80111de:	7c12      	ldrb	r2, [r2, #16]
 80111e0:	f107 0108 	add.w	r1, r7, #8
 80111e4:	4610      	mov	r0, r2
 80111e6:	4798      	blx	r3
 80111e8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80111ea:	e126      	b.n	801143a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80111ec:	6839      	ldr	r1, [r7, #0]
 80111ee:	6878      	ldr	r0, [r7, #4]
 80111f0:	f000 fb27 	bl	8011842 <USBD_CtlError>
        err++;
 80111f4:	7afb      	ldrb	r3, [r7, #11]
 80111f6:	3301      	adds	r3, #1
 80111f8:	72fb      	strb	r3, [r7, #11]
      break;
 80111fa:	e11e      	b.n	801143a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80111fc:	687b      	ldr	r3, [r7, #4]
 80111fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011202:	681b      	ldr	r3, [r3, #0]
 8011204:	687a      	ldr	r2, [r7, #4]
 8011206:	7c12      	ldrb	r2, [r2, #16]
 8011208:	f107 0108 	add.w	r1, r7, #8
 801120c:	4610      	mov	r0, r2
 801120e:	4798      	blx	r3
 8011210:	60f8      	str	r0, [r7, #12]
      break;
 8011212:	e112      	b.n	801143a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	7c1b      	ldrb	r3, [r3, #16]
 8011218:	2b00      	cmp	r3, #0
 801121a:	d10d      	bne.n	8011238 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011224:	f107 0208 	add.w	r2, r7, #8
 8011228:	4610      	mov	r0, r2
 801122a:	4798      	blx	r3
 801122c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801122e:	68fb      	ldr	r3, [r7, #12]
 8011230:	3301      	adds	r3, #1
 8011232:	2202      	movs	r2, #2
 8011234:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8011236:	e100      	b.n	801143a <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801123e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011240:	f107 0208 	add.w	r2, r7, #8
 8011244:	4610      	mov	r0, r2
 8011246:	4798      	blx	r3
 8011248:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	3301      	adds	r3, #1
 801124e:	2202      	movs	r2, #2
 8011250:	701a      	strb	r2, [r3, #0]
      break;
 8011252:	e0f2      	b.n	801143a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	885b      	ldrh	r3, [r3, #2]
 8011258:	b2db      	uxtb	r3, r3
 801125a:	2b05      	cmp	r3, #5
 801125c:	f200 80ac 	bhi.w	80113b8 <USBD_GetDescriptor+0x258>
 8011260:	a201      	add	r2, pc, #4	; (adr r2, 8011268 <USBD_GetDescriptor+0x108>)
 8011262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011266:	bf00      	nop
 8011268:	08011281 	.word	0x08011281
 801126c:	080112b5 	.word	0x080112b5
 8011270:	080112e9 	.word	0x080112e9
 8011274:	0801131d 	.word	0x0801131d
 8011278:	08011351 	.word	0x08011351
 801127c:	08011385 	.word	0x08011385
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011286:	685b      	ldr	r3, [r3, #4]
 8011288:	2b00      	cmp	r3, #0
 801128a:	d00b      	beq.n	80112a4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011292:	685b      	ldr	r3, [r3, #4]
 8011294:	687a      	ldr	r2, [r7, #4]
 8011296:	7c12      	ldrb	r2, [r2, #16]
 8011298:	f107 0108 	add.w	r1, r7, #8
 801129c:	4610      	mov	r0, r2
 801129e:	4798      	blx	r3
 80112a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80112a2:	e091      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80112a4:	6839      	ldr	r1, [r7, #0]
 80112a6:	6878      	ldr	r0, [r7, #4]
 80112a8:	f000 facb 	bl	8011842 <USBD_CtlError>
            err++;
 80112ac:	7afb      	ldrb	r3, [r7, #11]
 80112ae:	3301      	adds	r3, #1
 80112b0:	72fb      	strb	r3, [r7, #11]
          break;
 80112b2:	e089      	b.n	80113c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80112ba:	689b      	ldr	r3, [r3, #8]
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d00b      	beq.n	80112d8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80112c6:	689b      	ldr	r3, [r3, #8]
 80112c8:	687a      	ldr	r2, [r7, #4]
 80112ca:	7c12      	ldrb	r2, [r2, #16]
 80112cc:	f107 0108 	add.w	r1, r7, #8
 80112d0:	4610      	mov	r0, r2
 80112d2:	4798      	blx	r3
 80112d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80112d6:	e077      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80112d8:	6839      	ldr	r1, [r7, #0]
 80112da:	6878      	ldr	r0, [r7, #4]
 80112dc:	f000 fab1 	bl	8011842 <USBD_CtlError>
            err++;
 80112e0:	7afb      	ldrb	r3, [r7, #11]
 80112e2:	3301      	adds	r3, #1
 80112e4:	72fb      	strb	r3, [r7, #11]
          break;
 80112e6:	e06f      	b.n	80113c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d00b      	beq.n	801130c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80112f4:	687b      	ldr	r3, [r7, #4]
 80112f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80112fa:	68db      	ldr	r3, [r3, #12]
 80112fc:	687a      	ldr	r2, [r7, #4]
 80112fe:	7c12      	ldrb	r2, [r2, #16]
 8011300:	f107 0108 	add.w	r1, r7, #8
 8011304:	4610      	mov	r0, r2
 8011306:	4798      	blx	r3
 8011308:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801130a:	e05d      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801130c:	6839      	ldr	r1, [r7, #0]
 801130e:	6878      	ldr	r0, [r7, #4]
 8011310:	f000 fa97 	bl	8011842 <USBD_CtlError>
            err++;
 8011314:	7afb      	ldrb	r3, [r7, #11]
 8011316:	3301      	adds	r3, #1
 8011318:	72fb      	strb	r3, [r7, #11]
          break;
 801131a:	e055      	b.n	80113c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011322:	691b      	ldr	r3, [r3, #16]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d00b      	beq.n	8011340 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801132e:	691b      	ldr	r3, [r3, #16]
 8011330:	687a      	ldr	r2, [r7, #4]
 8011332:	7c12      	ldrb	r2, [r2, #16]
 8011334:	f107 0108 	add.w	r1, r7, #8
 8011338:	4610      	mov	r0, r2
 801133a:	4798      	blx	r3
 801133c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801133e:	e043      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011340:	6839      	ldr	r1, [r7, #0]
 8011342:	6878      	ldr	r0, [r7, #4]
 8011344:	f000 fa7d 	bl	8011842 <USBD_CtlError>
            err++;
 8011348:	7afb      	ldrb	r3, [r7, #11]
 801134a:	3301      	adds	r3, #1
 801134c:	72fb      	strb	r3, [r7, #11]
          break;
 801134e:	e03b      	b.n	80113c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8011350:	687b      	ldr	r3, [r7, #4]
 8011352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011356:	695b      	ldr	r3, [r3, #20]
 8011358:	2b00      	cmp	r3, #0
 801135a:	d00b      	beq.n	8011374 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011362:	695b      	ldr	r3, [r3, #20]
 8011364:	687a      	ldr	r2, [r7, #4]
 8011366:	7c12      	ldrb	r2, [r2, #16]
 8011368:	f107 0108 	add.w	r1, r7, #8
 801136c:	4610      	mov	r0, r2
 801136e:	4798      	blx	r3
 8011370:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8011372:	e029      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8011374:	6839      	ldr	r1, [r7, #0]
 8011376:	6878      	ldr	r0, [r7, #4]
 8011378:	f000 fa63 	bl	8011842 <USBD_CtlError>
            err++;
 801137c:	7afb      	ldrb	r3, [r7, #11]
 801137e:	3301      	adds	r3, #1
 8011380:	72fb      	strb	r3, [r7, #11]
          break;
 8011382:	e021      	b.n	80113c8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8011384:	687b      	ldr	r3, [r7, #4]
 8011386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801138a:	699b      	ldr	r3, [r3, #24]
 801138c:	2b00      	cmp	r3, #0
 801138e:	d00b      	beq.n	80113a8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8011396:	699b      	ldr	r3, [r3, #24]
 8011398:	687a      	ldr	r2, [r7, #4]
 801139a:	7c12      	ldrb	r2, [r2, #16]
 801139c:	f107 0108 	add.w	r1, r7, #8
 80113a0:	4610      	mov	r0, r2
 80113a2:	4798      	blx	r3
 80113a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80113a6:	e00f      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80113a8:	6839      	ldr	r1, [r7, #0]
 80113aa:	6878      	ldr	r0, [r7, #4]
 80113ac:	f000 fa49 	bl	8011842 <USBD_CtlError>
            err++;
 80113b0:	7afb      	ldrb	r3, [r7, #11]
 80113b2:	3301      	adds	r3, #1
 80113b4:	72fb      	strb	r3, [r7, #11]
          break;
 80113b6:	e007      	b.n	80113c8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80113b8:	6839      	ldr	r1, [r7, #0]
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f000 fa41 	bl	8011842 <USBD_CtlError>
          err++;
 80113c0:	7afb      	ldrb	r3, [r7, #11]
 80113c2:	3301      	adds	r3, #1
 80113c4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80113c6:	bf00      	nop
      }
      break;
 80113c8:	e037      	b.n	801143a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	7c1b      	ldrb	r3, [r3, #16]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d109      	bne.n	80113e6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80113d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80113da:	f107 0208 	add.w	r2, r7, #8
 80113de:	4610      	mov	r0, r2
 80113e0:	4798      	blx	r3
 80113e2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80113e4:	e029      	b.n	801143a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80113e6:	6839      	ldr	r1, [r7, #0]
 80113e8:	6878      	ldr	r0, [r7, #4]
 80113ea:	f000 fa2a 	bl	8011842 <USBD_CtlError>
        err++;
 80113ee:	7afb      	ldrb	r3, [r7, #11]
 80113f0:	3301      	adds	r3, #1
 80113f2:	72fb      	strb	r3, [r7, #11]
      break;
 80113f4:	e021      	b.n	801143a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	7c1b      	ldrb	r3, [r3, #16]
 80113fa:	2b00      	cmp	r3, #0
 80113fc:	d10d      	bne.n	801141a <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011406:	f107 0208 	add.w	r2, r7, #8
 801140a:	4610      	mov	r0, r2
 801140c:	4798      	blx	r3
 801140e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	3301      	adds	r3, #1
 8011414:	2207      	movs	r2, #7
 8011416:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8011418:	e00f      	b.n	801143a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801141a:	6839      	ldr	r1, [r7, #0]
 801141c:	6878      	ldr	r0, [r7, #4]
 801141e:	f000 fa10 	bl	8011842 <USBD_CtlError>
        err++;
 8011422:	7afb      	ldrb	r3, [r7, #11]
 8011424:	3301      	adds	r3, #1
 8011426:	72fb      	strb	r3, [r7, #11]
      break;
 8011428:	e007      	b.n	801143a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801142a:	6839      	ldr	r1, [r7, #0]
 801142c:	6878      	ldr	r0, [r7, #4]
 801142e:	f000 fa08 	bl	8011842 <USBD_CtlError>
      err++;
 8011432:	7afb      	ldrb	r3, [r7, #11]
 8011434:	3301      	adds	r3, #1
 8011436:	72fb      	strb	r3, [r7, #11]
      break;
 8011438:	bf00      	nop
  }

  if (err != 0U)
 801143a:	7afb      	ldrb	r3, [r7, #11]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d11e      	bne.n	801147e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8011440:	683b      	ldr	r3, [r7, #0]
 8011442:	88db      	ldrh	r3, [r3, #6]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d016      	beq.n	8011476 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8011448:	893b      	ldrh	r3, [r7, #8]
 801144a:	2b00      	cmp	r3, #0
 801144c:	d00e      	beq.n	801146c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801144e:	683b      	ldr	r3, [r7, #0]
 8011450:	88da      	ldrh	r2, [r3, #6]
 8011452:	893b      	ldrh	r3, [r7, #8]
 8011454:	4293      	cmp	r3, r2
 8011456:	bf28      	it	cs
 8011458:	4613      	movcs	r3, r2
 801145a:	b29b      	uxth	r3, r3
 801145c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801145e:	893b      	ldrh	r3, [r7, #8]
 8011460:	461a      	mov	r2, r3
 8011462:	68f9      	ldr	r1, [r7, #12]
 8011464:	6878      	ldr	r0, [r7, #4]
 8011466:	f000 fa5d 	bl	8011924 <USBD_CtlSendData>
 801146a:	e009      	b.n	8011480 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801146c:	6839      	ldr	r1, [r7, #0]
 801146e:	6878      	ldr	r0, [r7, #4]
 8011470:	f000 f9e7 	bl	8011842 <USBD_CtlError>
 8011474:	e004      	b.n	8011480 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8011476:	6878      	ldr	r0, [r7, #4]
 8011478:	f000 faae 	bl	80119d8 <USBD_CtlSendStatus>
 801147c:	e000      	b.n	8011480 <USBD_GetDescriptor+0x320>
    return;
 801147e:	bf00      	nop
  }
}
 8011480:	3710      	adds	r7, #16
 8011482:	46bd      	mov	sp, r7
 8011484:	bd80      	pop	{r7, pc}
 8011486:	bf00      	nop

08011488 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011488:	b580      	push	{r7, lr}
 801148a:	b084      	sub	sp, #16
 801148c:	af00      	add	r7, sp, #0
 801148e:	6078      	str	r0, [r7, #4]
 8011490:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	889b      	ldrh	r3, [r3, #4]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d131      	bne.n	80114fe <USBD_SetAddress+0x76>
 801149a:	683b      	ldr	r3, [r7, #0]
 801149c:	88db      	ldrh	r3, [r3, #6]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d12d      	bne.n	80114fe <USBD_SetAddress+0x76>
 80114a2:	683b      	ldr	r3, [r7, #0]
 80114a4:	885b      	ldrh	r3, [r3, #2]
 80114a6:	2b7f      	cmp	r3, #127	; 0x7f
 80114a8:	d829      	bhi.n	80114fe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80114aa:	683b      	ldr	r3, [r7, #0]
 80114ac:	885b      	ldrh	r3, [r3, #2]
 80114ae:	b2db      	uxtb	r3, r3
 80114b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80114b4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114b6:	687b      	ldr	r3, [r7, #4]
 80114b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80114bc:	b2db      	uxtb	r3, r3
 80114be:	2b03      	cmp	r3, #3
 80114c0:	d104      	bne.n	80114cc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80114c2:	6839      	ldr	r1, [r7, #0]
 80114c4:	6878      	ldr	r0, [r7, #4]
 80114c6:	f000 f9bc 	bl	8011842 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114ca:	e01d      	b.n	8011508 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	7bfa      	ldrb	r2, [r7, #15]
 80114d0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80114d4:	7bfb      	ldrb	r3, [r7, #15]
 80114d6:	4619      	mov	r1, r3
 80114d8:	6878      	ldr	r0, [r7, #4]
 80114da:	f001 fc71 	bl	8012dc0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80114de:	6878      	ldr	r0, [r7, #4]
 80114e0:	f000 fa7a 	bl	80119d8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80114e4:	7bfb      	ldrb	r3, [r7, #15]
 80114e6:	2b00      	cmp	r3, #0
 80114e8:	d004      	beq.n	80114f4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	2202      	movs	r2, #2
 80114ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114f2:	e009      	b.n	8011508 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80114f4:	687b      	ldr	r3, [r7, #4]
 80114f6:	2201      	movs	r2, #1
 80114f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80114fc:	e004      	b.n	8011508 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80114fe:	6839      	ldr	r1, [r7, #0]
 8011500:	6878      	ldr	r0, [r7, #4]
 8011502:	f000 f99e 	bl	8011842 <USBD_CtlError>
  }
}
 8011506:	bf00      	nop
 8011508:	bf00      	nop
 801150a:	3710      	adds	r7, #16
 801150c:	46bd      	mov	sp, r7
 801150e:	bd80      	pop	{r7, pc}

08011510 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011510:	b580      	push	{r7, lr}
 8011512:	b084      	sub	sp, #16
 8011514:	af00      	add	r7, sp, #0
 8011516:	6078      	str	r0, [r7, #4]
 8011518:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801151a:	2300      	movs	r3, #0
 801151c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801151e:	683b      	ldr	r3, [r7, #0]
 8011520:	885b      	ldrh	r3, [r3, #2]
 8011522:	b2da      	uxtb	r2, r3
 8011524:	4b4e      	ldr	r3, [pc, #312]	; (8011660 <USBD_SetConfig+0x150>)
 8011526:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8011528:	4b4d      	ldr	r3, [pc, #308]	; (8011660 <USBD_SetConfig+0x150>)
 801152a:	781b      	ldrb	r3, [r3, #0]
 801152c:	2b01      	cmp	r3, #1
 801152e:	d905      	bls.n	801153c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8011530:	6839      	ldr	r1, [r7, #0]
 8011532:	6878      	ldr	r0, [r7, #4]
 8011534:	f000 f985 	bl	8011842 <USBD_CtlError>
    return USBD_FAIL;
 8011538:	2303      	movs	r3, #3
 801153a:	e08c      	b.n	8011656 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011542:	b2db      	uxtb	r3, r3
 8011544:	2b02      	cmp	r3, #2
 8011546:	d002      	beq.n	801154e <USBD_SetConfig+0x3e>
 8011548:	2b03      	cmp	r3, #3
 801154a:	d029      	beq.n	80115a0 <USBD_SetConfig+0x90>
 801154c:	e075      	b.n	801163a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801154e:	4b44      	ldr	r3, [pc, #272]	; (8011660 <USBD_SetConfig+0x150>)
 8011550:	781b      	ldrb	r3, [r3, #0]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d020      	beq.n	8011598 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8011556:	4b42      	ldr	r3, [pc, #264]	; (8011660 <USBD_SetConfig+0x150>)
 8011558:	781b      	ldrb	r3, [r3, #0]
 801155a:	461a      	mov	r2, r3
 801155c:	687b      	ldr	r3, [r7, #4]
 801155e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8011560:	4b3f      	ldr	r3, [pc, #252]	; (8011660 <USBD_SetConfig+0x150>)
 8011562:	781b      	ldrb	r3, [r3, #0]
 8011564:	4619      	mov	r1, r3
 8011566:	6878      	ldr	r0, [r7, #4]
 8011568:	f7ff f849 	bl	80105fe <USBD_SetClassConfig>
 801156c:	4603      	mov	r3, r0
 801156e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8011570:	7bfb      	ldrb	r3, [r7, #15]
 8011572:	2b00      	cmp	r3, #0
 8011574:	d008      	beq.n	8011588 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8011576:	6839      	ldr	r1, [r7, #0]
 8011578:	6878      	ldr	r0, [r7, #4]
 801157a:	f000 f962 	bl	8011842 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	2202      	movs	r2, #2
 8011582:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8011586:	e065      	b.n	8011654 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8011588:	6878      	ldr	r0, [r7, #4]
 801158a:	f000 fa25 	bl	80119d8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	2203      	movs	r2, #3
 8011592:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8011596:	e05d      	b.n	8011654 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011598:	6878      	ldr	r0, [r7, #4]
 801159a:	f000 fa1d 	bl	80119d8 <USBD_CtlSendStatus>
      break;
 801159e:	e059      	b.n	8011654 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80115a0:	4b2f      	ldr	r3, [pc, #188]	; (8011660 <USBD_SetConfig+0x150>)
 80115a2:	781b      	ldrb	r3, [r3, #0]
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d112      	bne.n	80115ce <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80115a8:	687b      	ldr	r3, [r7, #4]
 80115aa:	2202      	movs	r2, #2
 80115ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80115b0:	4b2b      	ldr	r3, [pc, #172]	; (8011660 <USBD_SetConfig+0x150>)
 80115b2:	781b      	ldrb	r3, [r3, #0]
 80115b4:	461a      	mov	r2, r3
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80115ba:	4b29      	ldr	r3, [pc, #164]	; (8011660 <USBD_SetConfig+0x150>)
 80115bc:	781b      	ldrb	r3, [r3, #0]
 80115be:	4619      	mov	r1, r3
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f7ff f838 	bl	8010636 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80115c6:	6878      	ldr	r0, [r7, #4]
 80115c8:	f000 fa06 	bl	80119d8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80115cc:	e042      	b.n	8011654 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80115ce:	4b24      	ldr	r3, [pc, #144]	; (8011660 <USBD_SetConfig+0x150>)
 80115d0:	781b      	ldrb	r3, [r3, #0]
 80115d2:	461a      	mov	r2, r3
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	685b      	ldr	r3, [r3, #4]
 80115d8:	429a      	cmp	r2, r3
 80115da:	d02a      	beq.n	8011632 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	685b      	ldr	r3, [r3, #4]
 80115e0:	b2db      	uxtb	r3, r3
 80115e2:	4619      	mov	r1, r3
 80115e4:	6878      	ldr	r0, [r7, #4]
 80115e6:	f7ff f826 	bl	8010636 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80115ea:	4b1d      	ldr	r3, [pc, #116]	; (8011660 <USBD_SetConfig+0x150>)
 80115ec:	781b      	ldrb	r3, [r3, #0]
 80115ee:	461a      	mov	r2, r3
 80115f0:	687b      	ldr	r3, [r7, #4]
 80115f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80115f4:	4b1a      	ldr	r3, [pc, #104]	; (8011660 <USBD_SetConfig+0x150>)
 80115f6:	781b      	ldrb	r3, [r3, #0]
 80115f8:	4619      	mov	r1, r3
 80115fa:	6878      	ldr	r0, [r7, #4]
 80115fc:	f7fe ffff 	bl	80105fe <USBD_SetClassConfig>
 8011600:	4603      	mov	r3, r0
 8011602:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8011604:	7bfb      	ldrb	r3, [r7, #15]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d00f      	beq.n	801162a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801160a:	6839      	ldr	r1, [r7, #0]
 801160c:	6878      	ldr	r0, [r7, #4]
 801160e:	f000 f918 	bl	8011842 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	685b      	ldr	r3, [r3, #4]
 8011616:	b2db      	uxtb	r3, r3
 8011618:	4619      	mov	r1, r3
 801161a:	6878      	ldr	r0, [r7, #4]
 801161c:	f7ff f80b 	bl	8010636 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	2202      	movs	r2, #2
 8011624:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8011628:	e014      	b.n	8011654 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801162a:	6878      	ldr	r0, [r7, #4]
 801162c:	f000 f9d4 	bl	80119d8 <USBD_CtlSendStatus>
      break;
 8011630:	e010      	b.n	8011654 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8011632:	6878      	ldr	r0, [r7, #4]
 8011634:	f000 f9d0 	bl	80119d8 <USBD_CtlSendStatus>
      break;
 8011638:	e00c      	b.n	8011654 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801163a:	6839      	ldr	r1, [r7, #0]
 801163c:	6878      	ldr	r0, [r7, #4]
 801163e:	f000 f900 	bl	8011842 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8011642:	4b07      	ldr	r3, [pc, #28]	; (8011660 <USBD_SetConfig+0x150>)
 8011644:	781b      	ldrb	r3, [r3, #0]
 8011646:	4619      	mov	r1, r3
 8011648:	6878      	ldr	r0, [r7, #4]
 801164a:	f7fe fff4 	bl	8010636 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801164e:	2303      	movs	r3, #3
 8011650:	73fb      	strb	r3, [r7, #15]
      break;
 8011652:	bf00      	nop
  }

  return ret;
 8011654:	7bfb      	ldrb	r3, [r7, #15]
}
 8011656:	4618      	mov	r0, r3
 8011658:	3710      	adds	r7, #16
 801165a:	46bd      	mov	sp, r7
 801165c:	bd80      	pop	{r7, pc}
 801165e:	bf00      	nop
 8011660:	2000104c 	.word	0x2000104c

08011664 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011664:	b580      	push	{r7, lr}
 8011666:	b082      	sub	sp, #8
 8011668:	af00      	add	r7, sp, #0
 801166a:	6078      	str	r0, [r7, #4]
 801166c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801166e:	683b      	ldr	r3, [r7, #0]
 8011670:	88db      	ldrh	r3, [r3, #6]
 8011672:	2b01      	cmp	r3, #1
 8011674:	d004      	beq.n	8011680 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8011676:	6839      	ldr	r1, [r7, #0]
 8011678:	6878      	ldr	r0, [r7, #4]
 801167a:	f000 f8e2 	bl	8011842 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801167e:	e023      	b.n	80116c8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011686:	b2db      	uxtb	r3, r3
 8011688:	2b02      	cmp	r3, #2
 801168a:	dc02      	bgt.n	8011692 <USBD_GetConfig+0x2e>
 801168c:	2b00      	cmp	r3, #0
 801168e:	dc03      	bgt.n	8011698 <USBD_GetConfig+0x34>
 8011690:	e015      	b.n	80116be <USBD_GetConfig+0x5a>
 8011692:	2b03      	cmp	r3, #3
 8011694:	d00b      	beq.n	80116ae <USBD_GetConfig+0x4a>
 8011696:	e012      	b.n	80116be <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	2200      	movs	r2, #0
 801169c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	3308      	adds	r3, #8
 80116a2:	2201      	movs	r2, #1
 80116a4:	4619      	mov	r1, r3
 80116a6:	6878      	ldr	r0, [r7, #4]
 80116a8:	f000 f93c 	bl	8011924 <USBD_CtlSendData>
        break;
 80116ac:	e00c      	b.n	80116c8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80116ae:	687b      	ldr	r3, [r7, #4]
 80116b0:	3304      	adds	r3, #4
 80116b2:	2201      	movs	r2, #1
 80116b4:	4619      	mov	r1, r3
 80116b6:	6878      	ldr	r0, [r7, #4]
 80116b8:	f000 f934 	bl	8011924 <USBD_CtlSendData>
        break;
 80116bc:	e004      	b.n	80116c8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80116be:	6839      	ldr	r1, [r7, #0]
 80116c0:	6878      	ldr	r0, [r7, #4]
 80116c2:	f000 f8be 	bl	8011842 <USBD_CtlError>
        break;
 80116c6:	bf00      	nop
}
 80116c8:	bf00      	nop
 80116ca:	3708      	adds	r7, #8
 80116cc:	46bd      	mov	sp, r7
 80116ce:	bd80      	pop	{r7, pc}

080116d0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	b082      	sub	sp, #8
 80116d4:	af00      	add	r7, sp, #0
 80116d6:	6078      	str	r0, [r7, #4]
 80116d8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80116da:	687b      	ldr	r3, [r7, #4]
 80116dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80116e0:	b2db      	uxtb	r3, r3
 80116e2:	3b01      	subs	r3, #1
 80116e4:	2b02      	cmp	r3, #2
 80116e6:	d81e      	bhi.n	8011726 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80116e8:	683b      	ldr	r3, [r7, #0]
 80116ea:	88db      	ldrh	r3, [r3, #6]
 80116ec:	2b02      	cmp	r3, #2
 80116ee:	d004      	beq.n	80116fa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80116f0:	6839      	ldr	r1, [r7, #0]
 80116f2:	6878      	ldr	r0, [r7, #4]
 80116f4:	f000 f8a5 	bl	8011842 <USBD_CtlError>
        break;
 80116f8:	e01a      	b.n	8011730 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	2201      	movs	r2, #1
 80116fe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8011700:	687b      	ldr	r3, [r7, #4]
 8011702:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8011706:	2b00      	cmp	r3, #0
 8011708:	d005      	beq.n	8011716 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801170a:	687b      	ldr	r3, [r7, #4]
 801170c:	68db      	ldr	r3, [r3, #12]
 801170e:	f043 0202 	orr.w	r2, r3, #2
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	330c      	adds	r3, #12
 801171a:	2202      	movs	r2, #2
 801171c:	4619      	mov	r1, r3
 801171e:	6878      	ldr	r0, [r7, #4]
 8011720:	f000 f900 	bl	8011924 <USBD_CtlSendData>
      break;
 8011724:	e004      	b.n	8011730 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8011726:	6839      	ldr	r1, [r7, #0]
 8011728:	6878      	ldr	r0, [r7, #4]
 801172a:	f000 f88a 	bl	8011842 <USBD_CtlError>
      break;
 801172e:	bf00      	nop
  }
}
 8011730:	bf00      	nop
 8011732:	3708      	adds	r7, #8
 8011734:	46bd      	mov	sp, r7
 8011736:	bd80      	pop	{r7, pc}

08011738 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b082      	sub	sp, #8
 801173c:	af00      	add	r7, sp, #0
 801173e:	6078      	str	r0, [r7, #4]
 8011740:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	885b      	ldrh	r3, [r3, #2]
 8011746:	2b01      	cmp	r3, #1
 8011748:	d107      	bne.n	801175a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801174a:	687b      	ldr	r3, [r7, #4]
 801174c:	2201      	movs	r2, #1
 801174e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8011752:	6878      	ldr	r0, [r7, #4]
 8011754:	f000 f940 	bl	80119d8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8011758:	e013      	b.n	8011782 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801175a:	683b      	ldr	r3, [r7, #0]
 801175c:	885b      	ldrh	r3, [r3, #2]
 801175e:	2b02      	cmp	r3, #2
 8011760:	d10b      	bne.n	801177a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8011762:	683b      	ldr	r3, [r7, #0]
 8011764:	889b      	ldrh	r3, [r3, #4]
 8011766:	0a1b      	lsrs	r3, r3, #8
 8011768:	b29b      	uxth	r3, r3
 801176a:	b2da      	uxtb	r2, r3
 801176c:	687b      	ldr	r3, [r7, #4]
 801176e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8011772:	6878      	ldr	r0, [r7, #4]
 8011774:	f000 f930 	bl	80119d8 <USBD_CtlSendStatus>
}
 8011778:	e003      	b.n	8011782 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801177a:	6839      	ldr	r1, [r7, #0]
 801177c:	6878      	ldr	r0, [r7, #4]
 801177e:	f000 f860 	bl	8011842 <USBD_CtlError>
}
 8011782:	bf00      	nop
 8011784:	3708      	adds	r7, #8
 8011786:	46bd      	mov	sp, r7
 8011788:	bd80      	pop	{r7, pc}

0801178a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801178a:	b580      	push	{r7, lr}
 801178c:	b082      	sub	sp, #8
 801178e:	af00      	add	r7, sp, #0
 8011790:	6078      	str	r0, [r7, #4]
 8011792:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801179a:	b2db      	uxtb	r3, r3
 801179c:	3b01      	subs	r3, #1
 801179e:	2b02      	cmp	r3, #2
 80117a0:	d80b      	bhi.n	80117ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	885b      	ldrh	r3, [r3, #2]
 80117a6:	2b01      	cmp	r3, #1
 80117a8:	d10c      	bne.n	80117c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 80117aa:	687b      	ldr	r3, [r7, #4]
 80117ac:	2200      	movs	r2, #0
 80117ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80117b2:	6878      	ldr	r0, [r7, #4]
 80117b4:	f000 f910 	bl	80119d8 <USBD_CtlSendStatus>
      }
      break;
 80117b8:	e004      	b.n	80117c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 80117ba:	6839      	ldr	r1, [r7, #0]
 80117bc:	6878      	ldr	r0, [r7, #4]
 80117be:	f000 f840 	bl	8011842 <USBD_CtlError>
      break;
 80117c2:	e000      	b.n	80117c6 <USBD_ClrFeature+0x3c>
      break;
 80117c4:	bf00      	nop
  }
}
 80117c6:	bf00      	nop
 80117c8:	3708      	adds	r7, #8
 80117ca:	46bd      	mov	sp, r7
 80117cc:	bd80      	pop	{r7, pc}

080117ce <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80117ce:	b580      	push	{r7, lr}
 80117d0:	b084      	sub	sp, #16
 80117d2:	af00      	add	r7, sp, #0
 80117d4:	6078      	str	r0, [r7, #4]
 80117d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80117d8:	683b      	ldr	r3, [r7, #0]
 80117da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	781a      	ldrb	r2, [r3, #0]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	3301      	adds	r3, #1
 80117e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	781a      	ldrb	r2, [r3, #0]
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80117f2:	68fb      	ldr	r3, [r7, #12]
 80117f4:	3301      	adds	r3, #1
 80117f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80117f8:	68f8      	ldr	r0, [r7, #12]
 80117fa:	f7ff fa17 	bl	8010c2c <SWAPBYTE>
 80117fe:	4603      	mov	r3, r0
 8011800:	461a      	mov	r2, r3
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	3301      	adds	r3, #1
 801180a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	3301      	adds	r3, #1
 8011810:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8011812:	68f8      	ldr	r0, [r7, #12]
 8011814:	f7ff fa0a 	bl	8010c2c <SWAPBYTE>
 8011818:	4603      	mov	r3, r0
 801181a:	461a      	mov	r2, r3
 801181c:	687b      	ldr	r3, [r7, #4]
 801181e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8011820:	68fb      	ldr	r3, [r7, #12]
 8011822:	3301      	adds	r3, #1
 8011824:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	3301      	adds	r3, #1
 801182a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801182c:	68f8      	ldr	r0, [r7, #12]
 801182e:	f7ff f9fd 	bl	8010c2c <SWAPBYTE>
 8011832:	4603      	mov	r3, r0
 8011834:	461a      	mov	r2, r3
 8011836:	687b      	ldr	r3, [r7, #4]
 8011838:	80da      	strh	r2, [r3, #6]
}
 801183a:	bf00      	nop
 801183c:	3710      	adds	r7, #16
 801183e:	46bd      	mov	sp, r7
 8011840:	bd80      	pop	{r7, pc}

08011842 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8011842:	b580      	push	{r7, lr}
 8011844:	b082      	sub	sp, #8
 8011846:	af00      	add	r7, sp, #0
 8011848:	6078      	str	r0, [r7, #4]
 801184a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801184c:	2180      	movs	r1, #128	; 0x80
 801184e:	6878      	ldr	r0, [r7, #4]
 8011850:	f001 fa1c 	bl	8012c8c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8011854:	2100      	movs	r1, #0
 8011856:	6878      	ldr	r0, [r7, #4]
 8011858:	f001 fa18 	bl	8012c8c <USBD_LL_StallEP>
}
 801185c:	bf00      	nop
 801185e:	3708      	adds	r7, #8
 8011860:	46bd      	mov	sp, r7
 8011862:	bd80      	pop	{r7, pc}

08011864 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b086      	sub	sp, #24
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8011870:	2300      	movs	r3, #0
 8011872:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	2b00      	cmp	r3, #0
 8011878:	d036      	beq.n	80118e8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 801187e:	6938      	ldr	r0, [r7, #16]
 8011880:	f000 f836 	bl	80118f0 <USBD_GetLen>
 8011884:	4603      	mov	r3, r0
 8011886:	3301      	adds	r3, #1
 8011888:	b29b      	uxth	r3, r3
 801188a:	005b      	lsls	r3, r3, #1
 801188c:	b29a      	uxth	r2, r3
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8011892:	7dfb      	ldrb	r3, [r7, #23]
 8011894:	68ba      	ldr	r2, [r7, #8]
 8011896:	4413      	add	r3, r2
 8011898:	687a      	ldr	r2, [r7, #4]
 801189a:	7812      	ldrb	r2, [r2, #0]
 801189c:	701a      	strb	r2, [r3, #0]
  idx++;
 801189e:	7dfb      	ldrb	r3, [r7, #23]
 80118a0:	3301      	adds	r3, #1
 80118a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80118a4:	7dfb      	ldrb	r3, [r7, #23]
 80118a6:	68ba      	ldr	r2, [r7, #8]
 80118a8:	4413      	add	r3, r2
 80118aa:	2203      	movs	r2, #3
 80118ac:	701a      	strb	r2, [r3, #0]
  idx++;
 80118ae:	7dfb      	ldrb	r3, [r7, #23]
 80118b0:	3301      	adds	r3, #1
 80118b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80118b4:	e013      	b.n	80118de <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 80118b6:	7dfb      	ldrb	r3, [r7, #23]
 80118b8:	68ba      	ldr	r2, [r7, #8]
 80118ba:	4413      	add	r3, r2
 80118bc:	693a      	ldr	r2, [r7, #16]
 80118be:	7812      	ldrb	r2, [r2, #0]
 80118c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80118c2:	693b      	ldr	r3, [r7, #16]
 80118c4:	3301      	adds	r3, #1
 80118c6:	613b      	str	r3, [r7, #16]
    idx++;
 80118c8:	7dfb      	ldrb	r3, [r7, #23]
 80118ca:	3301      	adds	r3, #1
 80118cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80118ce:	7dfb      	ldrb	r3, [r7, #23]
 80118d0:	68ba      	ldr	r2, [r7, #8]
 80118d2:	4413      	add	r3, r2
 80118d4:	2200      	movs	r2, #0
 80118d6:	701a      	strb	r2, [r3, #0]
    idx++;
 80118d8:	7dfb      	ldrb	r3, [r7, #23]
 80118da:	3301      	adds	r3, #1
 80118dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80118de:	693b      	ldr	r3, [r7, #16]
 80118e0:	781b      	ldrb	r3, [r3, #0]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d1e7      	bne.n	80118b6 <USBD_GetString+0x52>
 80118e6:	e000      	b.n	80118ea <USBD_GetString+0x86>
    return;
 80118e8:	bf00      	nop
  }
}
 80118ea:	3718      	adds	r7, #24
 80118ec:	46bd      	mov	sp, r7
 80118ee:	bd80      	pop	{r7, pc}

080118f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80118f0:	b480      	push	{r7}
 80118f2:	b085      	sub	sp, #20
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80118f8:	2300      	movs	r3, #0
 80118fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8011900:	e005      	b.n	801190e <USBD_GetLen+0x1e>
  {
    len++;
 8011902:	7bfb      	ldrb	r3, [r7, #15]
 8011904:	3301      	adds	r3, #1
 8011906:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8011908:	68bb      	ldr	r3, [r7, #8]
 801190a:	3301      	adds	r3, #1
 801190c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801190e:	68bb      	ldr	r3, [r7, #8]
 8011910:	781b      	ldrb	r3, [r3, #0]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d1f5      	bne.n	8011902 <USBD_GetLen+0x12>
  }

  return len;
 8011916:	7bfb      	ldrb	r3, [r7, #15]
}
 8011918:	4618      	mov	r0, r3
 801191a:	3714      	adds	r7, #20
 801191c:	46bd      	mov	sp, r7
 801191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011922:	4770      	bx	lr

08011924 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b084      	sub	sp, #16
 8011928:	af00      	add	r7, sp, #0
 801192a:	60f8      	str	r0, [r7, #12]
 801192c:	60b9      	str	r1, [r7, #8]
 801192e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	2202      	movs	r2, #2
 8011934:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	687a      	ldr	r2, [r7, #4]
 801193c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	687a      	ldr	r2, [r7, #4]
 8011942:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	68ba      	ldr	r2, [r7, #8]
 8011948:	2100      	movs	r1, #0
 801194a:	68f8      	ldr	r0, [r7, #12]
 801194c:	f001 fa6e 	bl	8012e2c <USBD_LL_Transmit>

  return USBD_OK;
 8011950:	2300      	movs	r3, #0
}
 8011952:	4618      	mov	r0, r3
 8011954:	3710      	adds	r7, #16
 8011956:	46bd      	mov	sp, r7
 8011958:	bd80      	pop	{r7, pc}

0801195a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801195a:	b580      	push	{r7, lr}
 801195c:	b084      	sub	sp, #16
 801195e:	af00      	add	r7, sp, #0
 8011960:	60f8      	str	r0, [r7, #12]
 8011962:	60b9      	str	r1, [r7, #8]
 8011964:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	68ba      	ldr	r2, [r7, #8]
 801196a:	2100      	movs	r1, #0
 801196c:	68f8      	ldr	r0, [r7, #12]
 801196e:	f001 fa5d 	bl	8012e2c <USBD_LL_Transmit>

  return USBD_OK;
 8011972:	2300      	movs	r3, #0
}
 8011974:	4618      	mov	r0, r3
 8011976:	3710      	adds	r7, #16
 8011978:	46bd      	mov	sp, r7
 801197a:	bd80      	pop	{r7, pc}

0801197c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801197c:	b580      	push	{r7, lr}
 801197e:	b084      	sub	sp, #16
 8011980:	af00      	add	r7, sp, #0
 8011982:	60f8      	str	r0, [r7, #12]
 8011984:	60b9      	str	r1, [r7, #8]
 8011986:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8011988:	68fb      	ldr	r3, [r7, #12]
 801198a:	2203      	movs	r2, #3
 801198c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8011990:	68fb      	ldr	r3, [r7, #12]
 8011992:	687a      	ldr	r2, [r7, #4]
 8011994:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8011998:	68fb      	ldr	r3, [r7, #12]
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	68ba      	ldr	r2, [r7, #8]
 80119a4:	2100      	movs	r1, #0
 80119a6:	68f8      	ldr	r0, [r7, #12]
 80119a8:	f001 fa78 	bl	8012e9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80119ac:	2300      	movs	r3, #0
}
 80119ae:	4618      	mov	r0, r3
 80119b0:	3710      	adds	r7, #16
 80119b2:	46bd      	mov	sp, r7
 80119b4:	bd80      	pop	{r7, pc}

080119b6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80119b6:	b580      	push	{r7, lr}
 80119b8:	b084      	sub	sp, #16
 80119ba:	af00      	add	r7, sp, #0
 80119bc:	60f8      	str	r0, [r7, #12]
 80119be:	60b9      	str	r1, [r7, #8]
 80119c0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	68ba      	ldr	r2, [r7, #8]
 80119c6:	2100      	movs	r1, #0
 80119c8:	68f8      	ldr	r0, [r7, #12]
 80119ca:	f001 fa67 	bl	8012e9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 80119ce:	2300      	movs	r3, #0
}
 80119d0:	4618      	mov	r0, r3
 80119d2:	3710      	adds	r7, #16
 80119d4:	46bd      	mov	sp, r7
 80119d6:	bd80      	pop	{r7, pc}

080119d8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80119d8:	b580      	push	{r7, lr}
 80119da:	b082      	sub	sp, #8
 80119dc:	af00      	add	r7, sp, #0
 80119de:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	2204      	movs	r2, #4
 80119e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80119e8:	2300      	movs	r3, #0
 80119ea:	2200      	movs	r2, #0
 80119ec:	2100      	movs	r1, #0
 80119ee:	6878      	ldr	r0, [r7, #4]
 80119f0:	f001 fa1c 	bl	8012e2c <USBD_LL_Transmit>

  return USBD_OK;
 80119f4:	2300      	movs	r3, #0
}
 80119f6:	4618      	mov	r0, r3
 80119f8:	3708      	adds	r7, #8
 80119fa:	46bd      	mov	sp, r7
 80119fc:	bd80      	pop	{r7, pc}

080119fe <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80119fe:	b580      	push	{r7, lr}
 8011a00:	b082      	sub	sp, #8
 8011a02:	af00      	add	r7, sp, #0
 8011a04:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2205      	movs	r2, #5
 8011a0a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011a0e:	2300      	movs	r3, #0
 8011a10:	2200      	movs	r2, #0
 8011a12:	2100      	movs	r1, #0
 8011a14:	6878      	ldr	r0, [r7, #4]
 8011a16:	f001 fa41 	bl	8012e9c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8011a1a:	2300      	movs	r3, #0
}
 8011a1c:	4618      	mov	r0, r3
 8011a1e:	3708      	adds	r7, #8
 8011a20:	46bd      	mov	sp, r7
 8011a22:	bd80      	pop	{r7, pc}

08011a24 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b082      	sub	sp, #8
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 8011a2c:	6878      	ldr	r0, [r7, #4]
 8011a2e:	f7f3 fc1b 	bl	8005268 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 8011a32:	bf00      	nop
 8011a34:	3708      	adds	r7, #8
 8011a36:	46bd      	mov	sp, r7
 8011a38:	bd80      	pop	{r7, pc}

08011a3a <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 8011a3a:	b580      	push	{r7, lr}
 8011a3c:	b082      	sub	sp, #8
 8011a3e:	af00      	add	r7, sp, #0
 8011a40:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 8011a42:	e002      	b.n	8011a4a <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 8011a44:	2001      	movs	r0, #1
 8011a46:	f7ff ffed 	bl	8011a24 <SPIF_Delay>
  while (Handle->Lock)
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	7b1b      	ldrb	r3, [r3, #12]
 8011a4e:	2b00      	cmp	r3, #0
 8011a50:	d1f8      	bne.n	8011a44 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	2201      	movs	r2, #1
 8011a56:	731a      	strb	r2, [r3, #12]
}
 8011a58:	bf00      	nop
 8011a5a:	3708      	adds	r7, #8
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}

08011a60 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8011a60:	b480      	push	{r7}
 8011a62:	b083      	sub	sp, #12
 8011a64:	af00      	add	r7, sp, #0
 8011a66:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 8011a68:	687b      	ldr	r3, [r7, #4]
 8011a6a:	2200      	movs	r2, #0
 8011a6c:	731a      	strb	r2, [r3, #12]
}
 8011a6e:	bf00      	nop
 8011a70:	370c      	adds	r7, #12
 8011a72:	46bd      	mov	sp, r7
 8011a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a78:	4770      	bx	lr

08011a7a <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8011a7a:	b580      	push	{r7, lr}
 8011a7c:	b084      	sub	sp, #16
 8011a7e:	af00      	add	r7, sp, #0
 8011a80:	6078      	str	r0, [r7, #4]
 8011a82:	460b      	mov	r3, r1
 8011a84:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	6858      	ldr	r0, [r3, #4]
 8011a8a:	687b      	ldr	r3, [r7, #4]
 8011a8c:	691b      	ldr	r3, [r3, #16]
 8011a8e:	b29b      	uxth	r3, r3
 8011a90:	78fa      	ldrb	r2, [r7, #3]
 8011a92:	4619      	mov	r1, r3
 8011a94:	f7f5 fbaa 	bl	80071ec <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8011a98:	2300      	movs	r3, #0
 8011a9a:	60fb      	str	r3, [r7, #12]
 8011a9c:	e002      	b.n	8011aa4 <SPIF_CsPin+0x2a>
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	3301      	adds	r3, #1
 8011aa2:	60fb      	str	r3, [r7, #12]
 8011aa4:	68fb      	ldr	r3, [r7, #12]
 8011aa6:	2b09      	cmp	r3, #9
 8011aa8:	ddf9      	ble.n	8011a9e <SPIF_CsPin+0x24>
}
 8011aaa:	bf00      	nop
 8011aac:	bf00      	nop
 8011aae:	3710      	adds	r7, #16
 8011ab0:	46bd      	mov	sp, r7
 8011ab2:	bd80      	pop	{r7, pc}

08011ab4 <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b088      	sub	sp, #32
 8011ab8:	af02      	add	r7, sp, #8
 8011aba:	60f8      	str	r0, [r7, #12]
 8011abc:	60b9      	str	r1, [r7, #8]
 8011abe:	607a      	str	r2, [r7, #4]
 8011ac0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8011ac2:	2300      	movs	r3, #0
 8011ac4:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	6818      	ldr	r0, [r3, #0]
 8011aca:	683b      	ldr	r3, [r7, #0]
 8011acc:	b29a      	uxth	r2, r3
 8011ace:	6a3b      	ldr	r3, [r7, #32]
 8011ad0:	9300      	str	r3, [sp, #0]
 8011ad2:	4613      	mov	r3, r2
 8011ad4:	687a      	ldr	r2, [r7, #4]
 8011ad6:	68b9      	ldr	r1, [r7, #8]
 8011ad8:	f7f9 fae5 	bl	800b0a6 <HAL_SPI_TransmitReceive>
 8011adc:	4603      	mov	r3, r0
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d101      	bne.n	8011ae6 <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 8011ae2:	2301      	movs	r3, #1
 8011ae4:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8011ae6:	7dfb      	ldrb	r3, [r7, #23]
}
 8011ae8:	4618      	mov	r0, r3
 8011aea:	3718      	adds	r7, #24
 8011aec:	46bd      	mov	sp, r7
 8011aee:	bd80      	pop	{r7, pc}

08011af0 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8011af0:	b580      	push	{r7, lr}
 8011af2:	b086      	sub	sp, #24
 8011af4:	af00      	add	r7, sp, #0
 8011af6:	60f8      	str	r0, [r7, #12]
 8011af8:	60b9      	str	r1, [r7, #8]
 8011afa:	607a      	str	r2, [r7, #4]
 8011afc:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8011afe:	2300      	movs	r3, #0
 8011b00:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 8011b02:	68fb      	ldr	r3, [r7, #12]
 8011b04:	6818      	ldr	r0, [r3, #0]
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	b29a      	uxth	r2, r3
 8011b0a:	683b      	ldr	r3, [r7, #0]
 8011b0c:	68b9      	ldr	r1, [r7, #8]
 8011b0e:	f7f9 f81e 	bl	800ab4e <HAL_SPI_Transmit>
 8011b12:	4603      	mov	r3, r0
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d101      	bne.n	8011b1c <SPIF_Transmit+0x2c>
  {
    retVal = true;
 8011b18:	2301      	movs	r3, #1
 8011b1a:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8011b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b1e:	4618      	mov	r0, r3
 8011b20:	3718      	adds	r7, #24
 8011b22:	46bd      	mov	sp, r7
 8011b24:	bd80      	pop	{r7, pc}

08011b26 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8011b26:	b580      	push	{r7, lr}
 8011b28:	b086      	sub	sp, #24
 8011b2a:	af00      	add	r7, sp, #0
 8011b2c:	60f8      	str	r0, [r7, #12]
 8011b2e:	60b9      	str	r1, [r7, #8]
 8011b30:	607a      	str	r2, [r7, #4]
 8011b32:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8011b34:	2300      	movs	r3, #0
 8011b36:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 8011b38:	68fb      	ldr	r3, [r7, #12]
 8011b3a:	6818      	ldr	r0, [r3, #0]
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	b29a      	uxth	r2, r3
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	68b9      	ldr	r1, [r7, #8]
 8011b44:	f7f9 f978 	bl	800ae38 <HAL_SPI_Receive>
 8011b48:	4603      	mov	r3, r0
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d101      	bne.n	8011b52 <SPIF_Receive+0x2c>
  {
    retVal = true;
 8011b4e:	2301      	movs	r3, #1
 8011b50:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8011b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b54:	4618      	mov	r0, r3
 8011b56:	3718      	adds	r7, #24
 8011b58:	46bd      	mov	sp, r7
 8011b5a:	bd80      	pop	{r7, pc}

08011b5c <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b084      	sub	sp, #16
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8011b64:	2301      	movs	r3, #1
 8011b66:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8011b68:	2306      	movs	r3, #6
 8011b6a:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8011b6c:	2100      	movs	r1, #0
 8011b6e:	6878      	ldr	r0, [r7, #4]
 8011b70:	f7ff ff83 	bl	8011a7a <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8011b74:	f107 010c 	add.w	r1, r7, #12
 8011b78:	2364      	movs	r3, #100	; 0x64
 8011b7a:	2201      	movs	r2, #1
 8011b7c:	6878      	ldr	r0, [r7, #4]
 8011b7e:	f7ff ffb7 	bl	8011af0 <SPIF_Transmit>
 8011b82:	4603      	mov	r3, r0
 8011b84:	f083 0301 	eor.w	r3, r3, #1
 8011b88:	b2db      	uxtb	r3, r3
 8011b8a:	2b00      	cmp	r3, #0
 8011b8c:	d001      	beq.n	8011b92 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8011b8e:	2300      	movs	r3, #0
 8011b90:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8011b92:	2101      	movs	r1, #1
 8011b94:	6878      	ldr	r0, [r7, #4]
 8011b96:	f7ff ff70 	bl	8011a7a <SPIF_CsPin>
  return retVal;
 8011b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b9c:	4618      	mov	r0, r3
 8011b9e:	3710      	adds	r7, #16
 8011ba0:	46bd      	mov	sp, r7
 8011ba2:	bd80      	pop	{r7, pc}

08011ba4 <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8011ba4:	b580      	push	{r7, lr}
 8011ba6:	b084      	sub	sp, #16
 8011ba8:	af00      	add	r7, sp, #0
 8011baa:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8011bac:	2301      	movs	r3, #1
 8011bae:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8011bb0:	2304      	movs	r3, #4
 8011bb2:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8011bb4:	2100      	movs	r1, #0
 8011bb6:	6878      	ldr	r0, [r7, #4]
 8011bb8:	f7ff ff5f 	bl	8011a7a <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8011bbc:	f107 010c 	add.w	r1, r7, #12
 8011bc0:	2364      	movs	r3, #100	; 0x64
 8011bc2:	2201      	movs	r2, #1
 8011bc4:	6878      	ldr	r0, [r7, #4]
 8011bc6:	f7ff ff93 	bl	8011af0 <SPIF_Transmit>
 8011bca:	4603      	mov	r3, r0
 8011bcc:	f083 0301 	eor.w	r3, r3, #1
 8011bd0:	b2db      	uxtb	r3, r3
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d001      	beq.n	8011bda <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8011bda:	2101      	movs	r1, #1
 8011bdc:	6878      	ldr	r0, [r7, #4]
 8011bde:	f7ff ff4c 	bl	8011a7a <SPIF_CsPin>
  return retVal;
 8011be2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011be4:	4618      	mov	r0, r3
 8011be6:	3710      	adds	r7, #16
 8011be8:	46bd      	mov	sp, r7
 8011bea:	bd80      	pop	{r7, pc}

08011bec <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b086      	sub	sp, #24
 8011bf0:	af02      	add	r7, sp, #8
 8011bf2:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8011bf8:	f24a 5305 	movw	r3, #42245	; 0xa505
 8011bfc:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8011bfe:	2100      	movs	r1, #0
 8011c00:	6878      	ldr	r0, [r7, #4]
 8011c02:	f7ff ff3a 	bl	8011a7a <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8011c06:	f107 0208 	add.w	r2, r7, #8
 8011c0a:	f107 010c 	add.w	r1, r7, #12
 8011c0e:	2364      	movs	r3, #100	; 0x64
 8011c10:	9300      	str	r3, [sp, #0]
 8011c12:	2302      	movs	r3, #2
 8011c14:	6878      	ldr	r0, [r7, #4]
 8011c16:	f7ff ff4d 	bl	8011ab4 <SPIF_TransmitReceive>
 8011c1a:	4603      	mov	r3, r0
 8011c1c:	2b00      	cmp	r3, #0
 8011c1e:	d001      	beq.n	8011c24 <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 8011c20:	7a7b      	ldrb	r3, [r7, #9]
 8011c22:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8011c24:	2101      	movs	r1, #1
 8011c26:	6878      	ldr	r0, [r7, #4]
 8011c28:	f7ff ff27 	bl	8011a7a <SPIF_CsPin>
  return retVal;
 8011c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c2e:	4618      	mov	r0, r3
 8011c30:	3710      	adds	r7, #16
 8011c32:	46bd      	mov	sp, r7
 8011c34:	bd80      	pop	{r7, pc}

08011c36 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8011c36:	b580      	push	{r7, lr}
 8011c38:	b084      	sub	sp, #16
 8011c3a:	af00      	add	r7, sp, #0
 8011c3c:	6078      	str	r0, [r7, #4]
 8011c3e:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 8011c40:	2300      	movs	r3, #0
 8011c42:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8011c44:	f7f3 fb04 	bl	8005250 <HAL_GetTick>
 8011c48:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 8011c4a:	2001      	movs	r0, #1
 8011c4c:	f7ff feea 	bl	8011a24 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 8011c50:	f7f3 fafe 	bl	8005250 <HAL_GetTick>
 8011c54:	4602      	mov	r2, r0
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	1ad3      	subs	r3, r2, r3
 8011c5a:	683a      	ldr	r2, [r7, #0]
 8011c5c:	429a      	cmp	r2, r3
 8011c5e:	d90a      	bls.n	8011c76 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f7ff ffc3 	bl	8011bec <SPIF_ReadReg1>
 8011c66:	4603      	mov	r3, r0
 8011c68:	f003 0301 	and.w	r3, r3, #1
 8011c6c:	2b00      	cmp	r3, #0
 8011c6e:	d1ec      	bne.n	8011c4a <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8011c70:	2301      	movs	r3, #1
 8011c72:	73fb      	strb	r3, [r7, #15]
      break;
 8011c74:	e000      	b.n	8011c78 <SPIF_WaitForWriting+0x42>
      break;
 8011c76:	bf00      	nop
    }
  }
  return retVal;
 8011c78:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3710      	adds	r7, #16
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	bd80      	pop	{r7, pc}
	...

08011c84 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8011c84:	b580      	push	{r7, lr}
 8011c86:	b088      	sub	sp, #32
 8011c88:	af02      	add	r7, sp, #8
 8011c8a:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8011c8c:	f06f 0360 	mvn.w	r3, #96	; 0x60
 8011c90:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8011c92:	2300      	movs	r3, #0
 8011c94:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 8011c96:	2100      	movs	r1, #0
 8011c98:	6878      	ldr	r0, [r7, #4]
 8011c9a:	f7ff feee 	bl	8011a7a <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8011c9e:	f107 020c 	add.w	r2, r7, #12
 8011ca2:	f107 0110 	add.w	r1, r7, #16
 8011ca6:	2364      	movs	r3, #100	; 0x64
 8011ca8:	9300      	str	r3, [sp, #0]
 8011caa:	2304      	movs	r3, #4
 8011cac:	6878      	ldr	r0, [r7, #4]
 8011cae:	f7ff ff01 	bl	8011ab4 <SPIF_TransmitReceive>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	f083 0301 	eor.w	r3, r3, #1
 8011cb8:	b2db      	uxtb	r3, r3
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d004      	beq.n	8011cc8 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8011cbe:	2101      	movs	r1, #1
 8011cc0:	6878      	ldr	r0, [r7, #4]
 8011cc2:	f7ff feda 	bl	8011a7a <SPIF_CsPin>
      break;
 8011cc6:	e16f      	b.n	8011fa8 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8011cc8:	2101      	movs	r1, #1
 8011cca:	6878      	ldr	r0, [r7, #4]
 8011ccc:	f7ff fed5 	bl	8011a7a <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8011cd0:	7b7a      	ldrb	r2, [r7, #13]
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8011cd6:	7bba      	ldrb	r2, [r7, #14]
 8011cd8:	687b      	ldr	r3, [r7, #4]
 8011cda:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8011cdc:	7bfa      	ldrb	r2, [r7, #15]
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	7a1b      	ldrb	r3, [r3, #8]
 8011ce6:	2bef      	cmp	r3, #239	; 0xef
 8011ce8:	f000 80f0 	beq.w	8011ecc <SPIF_FindChip+0x248>
 8011cec:	2bef      	cmp	r3, #239	; 0xef
 8011cee:	f300 80e9 	bgt.w	8011ec4 <SPIF_FindChip+0x240>
 8011cf2:	2bc8      	cmp	r3, #200	; 0xc8
 8011cf4:	f300 80e6 	bgt.w	8011ec4 <SPIF_FindChip+0x240>
 8011cf8:	2b85      	cmp	r3, #133	; 0x85
 8011cfa:	da0c      	bge.n	8011d16 <SPIF_FindChip+0x92>
 8011cfc:	2b62      	cmp	r3, #98	; 0x62
 8011cfe:	f000 80e7 	beq.w	8011ed0 <SPIF_FindChip+0x24c>
 8011d02:	2b62      	cmp	r3, #98	; 0x62
 8011d04:	f300 80de 	bgt.w	8011ec4 <SPIF_FindChip+0x240>
 8011d08:	2b20      	cmp	r3, #32
 8011d0a:	f300 80d9 	bgt.w	8011ec0 <SPIF_FindChip+0x23c>
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	f300 8090 	bgt.w	8011e34 <SPIF_FindChip+0x1b0>
 8011d14:	e0d6      	b.n	8011ec4 <SPIF_FindChip+0x240>
 8011d16:	3b85      	subs	r3, #133	; 0x85
 8011d18:	2b43      	cmp	r3, #67	; 0x43
 8011d1a:	f200 80d3 	bhi.w	8011ec4 <SPIF_FindChip+0x240>
 8011d1e:	a201      	add	r2, pc, #4	; (adr r2, 8011d24 <SPIF_FindChip+0xa0>)
 8011d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011d24:	08011ed5 	.word	0x08011ed5
 8011d28:	08011ec5 	.word	0x08011ec5
 8011d2c:	08011ec5 	.word	0x08011ec5
 8011d30:	08011ec5 	.word	0x08011ec5
 8011d34:	08011ed5 	.word	0x08011ed5
 8011d38:	08011ec5 	.word	0x08011ec5
 8011d3c:	08011ec5 	.word	0x08011ec5
 8011d40:	08011ed5 	.word	0x08011ed5
 8011d44:	08011ec5 	.word	0x08011ec5
 8011d48:	08011ec5 	.word	0x08011ec5
 8011d4c:	08011ec5 	.word	0x08011ec5
 8011d50:	08011ec5 	.word	0x08011ec5
 8011d54:	08011ec5 	.word	0x08011ec5
 8011d58:	08011ec5 	.word	0x08011ec5
 8011d5c:	08011ec5 	.word	0x08011ec5
 8011d60:	08011ec5 	.word	0x08011ec5
 8011d64:	08011ec5 	.word	0x08011ec5
 8011d68:	08011ec5 	.word	0x08011ec5
 8011d6c:	08011ec5 	.word	0x08011ec5
 8011d70:	08011ec5 	.word	0x08011ec5
 8011d74:	08011ec5 	.word	0x08011ec5
 8011d78:	08011ec5 	.word	0x08011ec5
 8011d7c:	08011ec5 	.word	0x08011ec5
 8011d80:	08011ec5 	.word	0x08011ec5
 8011d84:	08011ed5 	.word	0x08011ed5
 8011d88:	08011ec5 	.word	0x08011ec5
 8011d8c:	08011ec5 	.word	0x08011ec5
 8011d90:	08011ec5 	.word	0x08011ec5
 8011d94:	08011ed5 	.word	0x08011ed5
 8011d98:	08011ec5 	.word	0x08011ec5
 8011d9c:	08011ec5 	.word	0x08011ec5
 8011da0:	08011ec5 	.word	0x08011ec5
 8011da4:	08011ec5 	.word	0x08011ec5
 8011da8:	08011ec5 	.word	0x08011ec5
 8011dac:	08011ec5 	.word	0x08011ec5
 8011db0:	08011ec5 	.word	0x08011ec5
 8011db4:	08011ec5 	.word	0x08011ec5
 8011db8:	08011ec5 	.word	0x08011ec5
 8011dbc:	08011ec5 	.word	0x08011ec5
 8011dc0:	08011ec5 	.word	0x08011ec5
 8011dc4:	08011ed5 	.word	0x08011ed5
 8011dc8:	08011ec5 	.word	0x08011ec5
 8011dcc:	08011ec5 	.word	0x08011ec5
 8011dd0:	08011ec5 	.word	0x08011ec5
 8011dd4:	08011ec5 	.word	0x08011ec5
 8011dd8:	08011ec5 	.word	0x08011ec5
 8011ddc:	08011ec5 	.word	0x08011ec5
 8011de0:	08011ec5 	.word	0x08011ec5
 8011de4:	08011ec5 	.word	0x08011ec5
 8011de8:	08011ec5 	.word	0x08011ec5
 8011dec:	08011ec5 	.word	0x08011ec5
 8011df0:	08011ec5 	.word	0x08011ec5
 8011df4:	08011ec5 	.word	0x08011ec5
 8011df8:	08011ec5 	.word	0x08011ec5
 8011dfc:	08011ec5 	.word	0x08011ec5
 8011e00:	08011ec5 	.word	0x08011ec5
 8011e04:	08011ec5 	.word	0x08011ec5
 8011e08:	08011ec5 	.word	0x08011ec5
 8011e0c:	08011ed5 	.word	0x08011ed5
 8011e10:	08011ec5 	.word	0x08011ec5
 8011e14:	08011ec5 	.word	0x08011ec5
 8011e18:	08011ed5 	.word	0x08011ed5
 8011e1c:	08011ec5 	.word	0x08011ec5
 8011e20:	08011ec5 	.word	0x08011ec5
 8011e24:	08011ec5 	.word	0x08011ec5
 8011e28:	08011ec5 	.word	0x08011ec5
 8011e2c:	08011ec5 	.word	0x08011ec5
 8011e30:	08011ed5 	.word	0x08011ed5
 8011e34:	3b01      	subs	r3, #1
 8011e36:	2b1f      	cmp	r3, #31
 8011e38:	d844      	bhi.n	8011ec4 <SPIF_FindChip+0x240>
 8011e3a:	a201      	add	r2, pc, #4	; (adr r2, 8011e40 <SPIF_FindChip+0x1bc>)
 8011e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011e40:	08011ed9 	.word	0x08011ed9
 8011e44:	08011ec5 	.word	0x08011ec5
 8011e48:	08011ec5 	.word	0x08011ec5
 8011e4c:	08011ed9 	.word	0x08011ed9
 8011e50:	08011ec5 	.word	0x08011ec5
 8011e54:	08011ec5 	.word	0x08011ec5
 8011e58:	08011ec5 	.word	0x08011ec5
 8011e5c:	08011ec5 	.word	0x08011ec5
 8011e60:	08011ec5 	.word	0x08011ec5
 8011e64:	08011ec5 	.word	0x08011ec5
 8011e68:	08011ec5 	.word	0x08011ec5
 8011e6c:	08011ec5 	.word	0x08011ec5
 8011e70:	08011ec5 	.word	0x08011ec5
 8011e74:	08011ec5 	.word	0x08011ec5
 8011e78:	08011ec5 	.word	0x08011ec5
 8011e7c:	08011ec5 	.word	0x08011ec5
 8011e80:	08011ec5 	.word	0x08011ec5
 8011e84:	08011ec5 	.word	0x08011ec5
 8011e88:	08011ec5 	.word	0x08011ec5
 8011e8c:	08011ec5 	.word	0x08011ec5
 8011e90:	08011ec5 	.word	0x08011ec5
 8011e94:	08011ec5 	.word	0x08011ec5
 8011e98:	08011ec5 	.word	0x08011ec5
 8011e9c:	08011ec5 	.word	0x08011ec5
 8011ea0:	08011ec5 	.word	0x08011ec5
 8011ea4:	08011ec5 	.word	0x08011ec5
 8011ea8:	08011ec5 	.word	0x08011ec5
 8011eac:	08011ed9 	.word	0x08011ed9
 8011eb0:	08011ec5 	.word	0x08011ec5
 8011eb4:	08011ec5 	.word	0x08011ec5
 8011eb8:	08011ec5 	.word	0x08011ec5
 8011ebc:	08011ed9 	.word	0x08011ed9
 8011ec0:	2b37      	cmp	r3, #55	; 0x37
 8011ec2:	d00b      	beq.n	8011edc <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	2200      	movs	r2, #0
 8011ec8:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8011eca:	e008      	b.n	8011ede <SPIF_FindChip+0x25a>
      break;
 8011ecc:	bf00      	nop
 8011ece:	e006      	b.n	8011ede <SPIF_FindChip+0x25a>
      break;
 8011ed0:	bf00      	nop
 8011ed2:	e004      	b.n	8011ede <SPIF_FindChip+0x25a>
      break;
 8011ed4:	bf00      	nop
 8011ed6:	e002      	b.n	8011ede <SPIF_FindChip+0x25a>
      break;
 8011ed8:	bf00      	nop
 8011eda:	e000      	b.n	8011ede <SPIF_FindChip+0x25a>
      break;
 8011edc:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	7a5b      	ldrb	r3, [r3, #9]
 8011ee2:	3b11      	subs	r3, #17
 8011ee4:	2b0f      	cmp	r3, #15
 8011ee6:	d84e      	bhi.n	8011f86 <SPIF_FindChip+0x302>
 8011ee8:	a201      	add	r2, pc, #4	; (adr r2, 8011ef0 <SPIF_FindChip+0x26c>)
 8011eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011eee:	bf00      	nop
 8011ef0:	08011f31 	.word	0x08011f31
 8011ef4:	08011f39 	.word	0x08011f39
 8011ef8:	08011f41 	.word	0x08011f41
 8011efc:	08011f49 	.word	0x08011f49
 8011f00:	08011f51 	.word	0x08011f51
 8011f04:	08011f59 	.word	0x08011f59
 8011f08:	08011f61 	.word	0x08011f61
 8011f0c:	08011f69 	.word	0x08011f69
 8011f10:	08011f73 	.word	0x08011f73
 8011f14:	08011f87 	.word	0x08011f87
 8011f18:	08011f87 	.word	0x08011f87
 8011f1c:	08011f87 	.word	0x08011f87
 8011f20:	08011f87 	.word	0x08011f87
 8011f24:	08011f87 	.word	0x08011f87
 8011f28:	08011f87 	.word	0x08011f87
 8011f2c:	08011f7d 	.word	0x08011f7d
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8011f30:	687b      	ldr	r3, [r7, #4]
 8011f32:	2202      	movs	r2, #2
 8011f34:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8011f36:	e02a      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8011f38:	687b      	ldr	r3, [r7, #4]
 8011f3a:	2204      	movs	r2, #4
 8011f3c:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8011f3e:	e026      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	2208      	movs	r2, #8
 8011f44:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8011f46:	e022      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	2210      	movs	r2, #16
 8011f4c:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8011f4e:	e01e      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	2220      	movs	r2, #32
 8011f54:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8011f56:	e01a      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8011f58:	687b      	ldr	r3, [r7, #4]
 8011f5a:	2240      	movs	r2, #64	; 0x40
 8011f5c:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8011f5e:	e016      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	2280      	movs	r2, #128	; 0x80
 8011f64:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8011f66:	e012      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011f6e:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8011f70:	e00d      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011f78:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8011f7a:	e008      	b.n	8011f8e <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011f82:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8011f84:	e003      	b.n	8011f8e <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	2200      	movs	r2, #0
 8011f8a:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8011f8c:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	69db      	ldr	r3, [r3, #28]
 8011f92:	011a      	lsls	r2, r3, #4
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	699b      	ldr	r3, [r3, #24]
 8011f9c:	031b      	lsls	r3, r3, #12
 8011f9e:	0a1a      	lsrs	r2, r3, #8
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8011fa4:	2301      	movs	r3, #1
 8011fa6:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8011fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8011faa:	4618      	mov	r0, r3
 8011fac:	3718      	adds	r7, #24
 8011fae:	46bd      	mov	sp, r7
 8011fb0:	bd80      	pop	{r7, pc}
 8011fb2:	bf00      	nop

08011fb4 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8011fb4:	b580      	push	{r7, lr}
 8011fb6:	b08a      	sub	sp, #40	; 0x28
 8011fb8:	af00      	add	r7, sp, #0
 8011fba:	60f8      	str	r0, [r7, #12]
 8011fbc:	60b9      	str	r1, [r7, #8]
 8011fbe:	607a      	str	r2, [r7, #4]
 8011fc0:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8011fc2:	2300      	movs	r3, #0
 8011fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8011fc8:	2300      	movs	r3, #0
 8011fca:	623b      	str	r3, [r7, #32]
 8011fcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fce:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8011fd2:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8011fd4:	68fb      	ldr	r3, [r7, #12]
 8011fd6:	695b      	ldr	r3, [r3, #20]
 8011fd8:	68ba      	ldr	r2, [r7, #8]
 8011fda:	429a      	cmp	r2, r3
 8011fdc:	f080 8084 	bcs.w	80120e8 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8011fe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011fe2:	2bff      	cmp	r3, #255	; 0xff
 8011fe4:	f200 8082 	bhi.w	80120ec <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8011fe8:	683a      	ldr	r2, [r7, #0]
 8011fea:	69fb      	ldr	r3, [r7, #28]
 8011fec:	429a      	cmp	r2, r3
 8011fee:	d901      	bls.n	8011ff4 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8011ff0:	69fb      	ldr	r3, [r7, #28]
 8011ff2:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8011ff4:	68bb      	ldr	r3, [r7, #8]
 8011ff6:	021b      	lsls	r3, r3, #8
 8011ff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011ffa:	4413      	add	r3, r2
 8011ffc:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 8011ffe:	68f8      	ldr	r0, [r7, #12]
 8012000:	f7ff fdac 	bl	8011b5c <SPIF_WriteEnable>
 8012004:	4603      	mov	r3, r0
 8012006:	f083 0301 	eor.w	r3, r3, #1
 801200a:	b2db      	uxtb	r3, r3
 801200c:	2b00      	cmp	r3, #0
 801200e:	d16f      	bne.n	80120f0 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8012010:	2100      	movs	r1, #0
 8012012:	68f8      	ldr	r0, [r7, #12]
 8012014:	f7ff fd31 	bl	8011a7a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	69db      	ldr	r3, [r3, #28]
 801201c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012020:	d322      	bcc.n	8012068 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8012022:	2312      	movs	r3, #18
 8012024:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8012026:	6a3b      	ldr	r3, [r7, #32]
 8012028:	0e1b      	lsrs	r3, r3, #24
 801202a:	b2db      	uxtb	r3, r3
 801202c:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 801202e:	6a3b      	ldr	r3, [r7, #32]
 8012030:	0c1b      	lsrs	r3, r3, #16
 8012032:	b2db      	uxtb	r3, r3
 8012034:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8012036:	6a3b      	ldr	r3, [r7, #32]
 8012038:	0a1b      	lsrs	r3, r3, #8
 801203a:	b2db      	uxtb	r3, r3
 801203c:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 801203e:	6a3b      	ldr	r3, [r7, #32]
 8012040:	b2db      	uxtb	r3, r3
 8012042:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8012044:	f107 0114 	add.w	r1, r7, #20
 8012048:	2364      	movs	r3, #100	; 0x64
 801204a:	2205      	movs	r2, #5
 801204c:	68f8      	ldr	r0, [r7, #12]
 801204e:	f7ff fd4f 	bl	8011af0 <SPIF_Transmit>
 8012052:	4603      	mov	r3, r0
 8012054:	f083 0301 	eor.w	r3, r3, #1
 8012058:	b2db      	uxtb	r3, r3
 801205a:	2b00      	cmp	r3, #0
 801205c:	d023      	beq.n	80120a6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 801205e:	2101      	movs	r1, #1
 8012060:	68f8      	ldr	r0, [r7, #12]
 8012062:	f7ff fd0a 	bl	8011a7a <SPIF_CsPin>
        break;
 8012066:	e044      	b.n	80120f2 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8012068:	2302      	movs	r3, #2
 801206a:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 801206c:	6a3b      	ldr	r3, [r7, #32]
 801206e:	0c1b      	lsrs	r3, r3, #16
 8012070:	b2db      	uxtb	r3, r3
 8012072:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8012074:	6a3b      	ldr	r3, [r7, #32]
 8012076:	0a1b      	lsrs	r3, r3, #8
 8012078:	b2db      	uxtb	r3, r3
 801207a:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 801207c:	6a3b      	ldr	r3, [r7, #32]
 801207e:	b2db      	uxtb	r3, r3
 8012080:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8012082:	f107 0114 	add.w	r1, r7, #20
 8012086:	2364      	movs	r3, #100	; 0x64
 8012088:	2204      	movs	r2, #4
 801208a:	68f8      	ldr	r0, [r7, #12]
 801208c:	f7ff fd30 	bl	8011af0 <SPIF_Transmit>
 8012090:	4603      	mov	r3, r0
 8012092:	f083 0301 	eor.w	r3, r3, #1
 8012096:	b2db      	uxtb	r3, r3
 8012098:	2b00      	cmp	r3, #0
 801209a:	d004      	beq.n	80120a6 <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 801209c:	2101      	movs	r1, #1
 801209e:	68f8      	ldr	r0, [r7, #12]
 80120a0:	f7ff fceb 	bl	8011a7a <SPIF_CsPin>
        break;
 80120a4:	e025      	b.n	80120f2 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 80120a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80120aa:	683a      	ldr	r2, [r7, #0]
 80120ac:	6879      	ldr	r1, [r7, #4]
 80120ae:	68f8      	ldr	r0, [r7, #12]
 80120b0:	f7ff fd1e 	bl	8011af0 <SPIF_Transmit>
 80120b4:	4603      	mov	r3, r0
 80120b6:	f083 0301 	eor.w	r3, r3, #1
 80120ba:	b2db      	uxtb	r3, r3
 80120bc:	2b00      	cmp	r3, #0
 80120be:	d004      	beq.n	80120ca <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 80120c0:	2101      	movs	r1, #1
 80120c2:	68f8      	ldr	r0, [r7, #12]
 80120c4:	f7ff fcd9 	bl	8011a7a <SPIF_CsPin>
      break;
 80120c8:	e013      	b.n	80120f2 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 80120ca:	2101      	movs	r1, #1
 80120cc:	68f8      	ldr	r0, [r7, #12]
 80120ce:	f7ff fcd4 	bl	8011a7a <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 80120d2:	2164      	movs	r1, #100	; 0x64
 80120d4:	68f8      	ldr	r0, [r7, #12]
 80120d6:	f7ff fdae 	bl	8011c36 <SPIF_WaitForWriting>
 80120da:	4603      	mov	r3, r0
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d008      	beq.n	80120f2 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 80120e0:	2301      	movs	r3, #1
 80120e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80120e6:	e004      	b.n	80120f2 <SPIF_WriteFn+0x13e>
      break;
 80120e8:	bf00      	nop
 80120ea:	e002      	b.n	80120f2 <SPIF_WriteFn+0x13e>
      break;
 80120ec:	bf00      	nop
 80120ee:	e000      	b.n	80120f2 <SPIF_WriteFn+0x13e>
      break;
 80120f0:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80120f2:	68f8      	ldr	r0, [r7, #12]
 80120f4:	f7ff fd56 	bl	8011ba4 <SPIF_WriteDisable>
  return retVal;
 80120f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80120fc:	4618      	mov	r0, r3
 80120fe:	3728      	adds	r7, #40	; 0x28
 8012100:	46bd      	mov	sp, r7
 8012102:	bd80      	pop	{r7, pc}

08012104 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b086      	sub	sp, #24
 8012108:	af00      	add	r7, sp, #0
 801210a:	60f8      	str	r0, [r7, #12]
 801210c:	60b9      	str	r1, [r7, #8]
 801210e:	607a      	str	r2, [r7, #4]
 8012110:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8012112:	2300      	movs	r3, #0
 8012114:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 8012116:	2100      	movs	r1, #0
 8012118:	68f8      	ldr	r0, [r7, #12]
 801211a:	f7ff fcae 	bl	8011a7a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 801211e:	68fb      	ldr	r3, [r7, #12]
 8012120:	69db      	ldr	r3, [r3, #28]
 8012122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012126:	d322      	bcc.n	801216e <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8012128:	2313      	movs	r3, #19
 801212a:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 801212c:	68bb      	ldr	r3, [r7, #8]
 801212e:	0e1b      	lsrs	r3, r3, #24
 8012130:	b2db      	uxtb	r3, r3
 8012132:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8012134:	68bb      	ldr	r3, [r7, #8]
 8012136:	0c1b      	lsrs	r3, r3, #16
 8012138:	b2db      	uxtb	r3, r3
 801213a:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 801213c:	68bb      	ldr	r3, [r7, #8]
 801213e:	0a1b      	lsrs	r3, r3, #8
 8012140:	b2db      	uxtb	r3, r3
 8012142:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8012144:	68bb      	ldr	r3, [r7, #8]
 8012146:	b2db      	uxtb	r3, r3
 8012148:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801214a:	f107 0110 	add.w	r1, r7, #16
 801214e:	2364      	movs	r3, #100	; 0x64
 8012150:	2205      	movs	r2, #5
 8012152:	68f8      	ldr	r0, [r7, #12]
 8012154:	f7ff fccc 	bl	8011af0 <SPIF_Transmit>
 8012158:	4603      	mov	r3, r0
 801215a:	f083 0301 	eor.w	r3, r3, #1
 801215e:	b2db      	uxtb	r3, r3
 8012160:	2b00      	cmp	r3, #0
 8012162:	d023      	beq.n	80121ac <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8012164:	2101      	movs	r1, #1
 8012166:	68f8      	ldr	r0, [r7, #12]
 8012168:	f7ff fc87 	bl	8011a7a <SPIF_CsPin>
        break;
 801216c:	e036      	b.n	80121dc <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 801216e:	2303      	movs	r3, #3
 8012170:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8012172:	68bb      	ldr	r3, [r7, #8]
 8012174:	0c1b      	lsrs	r3, r3, #16
 8012176:	b2db      	uxtb	r3, r3
 8012178:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 801217a:	68bb      	ldr	r3, [r7, #8]
 801217c:	0a1b      	lsrs	r3, r3, #8
 801217e:	b2db      	uxtb	r3, r3
 8012180:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	b2db      	uxtb	r3, r3
 8012186:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8012188:	f107 0110 	add.w	r1, r7, #16
 801218c:	2364      	movs	r3, #100	; 0x64
 801218e:	2204      	movs	r2, #4
 8012190:	68f8      	ldr	r0, [r7, #12]
 8012192:	f7ff fcad 	bl	8011af0 <SPIF_Transmit>
 8012196:	4603      	mov	r3, r0
 8012198:	f083 0301 	eor.w	r3, r3, #1
 801219c:	b2db      	uxtb	r3, r3
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d004      	beq.n	80121ac <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 80121a2:	2101      	movs	r1, #1
 80121a4:	68f8      	ldr	r0, [r7, #12]
 80121a6:	f7ff fc68 	bl	8011a7a <SPIF_CsPin>
        break;
 80121aa:	e017      	b.n	80121dc <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 80121ac:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80121b0:	683a      	ldr	r2, [r7, #0]
 80121b2:	6879      	ldr	r1, [r7, #4]
 80121b4:	68f8      	ldr	r0, [r7, #12]
 80121b6:	f7ff fcb6 	bl	8011b26 <SPIF_Receive>
 80121ba:	4603      	mov	r3, r0
 80121bc:	f083 0301 	eor.w	r3, r3, #1
 80121c0:	b2db      	uxtb	r3, r3
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	d004      	beq.n	80121d0 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 80121c6:	2101      	movs	r1, #1
 80121c8:	68f8      	ldr	r0, [r7, #12]
 80121ca:	f7ff fc56 	bl	8011a7a <SPIF_CsPin>
      break;
 80121ce:	e005      	b.n	80121dc <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 80121d0:	2101      	movs	r1, #1
 80121d2:	68f8      	ldr	r0, [r7, #12]
 80121d4:	f7ff fc51 	bl	8011a7a <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 80121d8:	2301      	movs	r3, #1
 80121da:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 80121dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80121de:	4618      	mov	r0, r3
 80121e0:	3718      	adds	r7, #24
 80121e2:	46bd      	mov	sp, r7
 80121e4:	bd80      	pop	{r7, pc}

080121e6 <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 80121e6:	b580      	push	{r7, lr}
 80121e8:	b086      	sub	sp, #24
 80121ea:	af00      	add	r7, sp, #0
 80121ec:	60f8      	str	r0, [r7, #12]
 80121ee:	60b9      	str	r1, [r7, #8]
 80121f0:	607a      	str	r2, [r7, #4]
 80121f2:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 80121f4:	2300      	movs	r3, #0
 80121f6:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d03a      	beq.n	8012274 <SPIF_Init+0x8e>
 80121fe:	68bb      	ldr	r3, [r7, #8]
 8012200:	2b00      	cmp	r3, #0
 8012202:	d037      	beq.n	8012274 <SPIF_Init+0x8e>
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	2b00      	cmp	r3, #0
 8012208:	d034      	beq.n	8012274 <SPIF_Init+0x8e>
 801220a:	68fb      	ldr	r3, [r7, #12]
 801220c:	7a9b      	ldrb	r3, [r3, #10]
 801220e:	2b01      	cmp	r3, #1
 8012210:	d030      	beq.n	8012274 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8012212:	2220      	movs	r2, #32
 8012214:	2100      	movs	r1, #0
 8012216:	68f8      	ldr	r0, [r7, #12]
 8012218:	f002 fe77 	bl	8014f0a <memset>
    Handle->HSpi = HSpi;
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	68ba      	ldr	r2, [r7, #8]
 8012220:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8012222:	68fb      	ldr	r3, [r7, #12]
 8012224:	687a      	ldr	r2, [r7, #4]
 8012226:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 8012228:	887a      	ldrh	r2, [r7, #2]
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 801222e:	2101      	movs	r1, #1
 8012230:	68f8      	ldr	r0, [r7, #12]
 8012232:	f7ff fc22 	bl	8011a7a <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 8012236:	e002      	b.n	801223e <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 8012238:	2001      	movs	r0, #1
 801223a:	f7ff fbf3 	bl	8011a24 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 801223e:	f7f3 f807 	bl	8005250 <HAL_GetTick>
 8012242:	4603      	mov	r3, r0
 8012244:	2b13      	cmp	r3, #19
 8012246:	d9f7      	bls.n	8012238 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8012248:	68f8      	ldr	r0, [r7, #12]
 801224a:	f7ff fcab 	bl	8011ba4 <SPIF_WriteDisable>
 801224e:	4603      	mov	r3, r0
 8012250:	f083 0301 	eor.w	r3, r3, #1
 8012254:	b2db      	uxtb	r3, r3
 8012256:	2b00      	cmp	r3, #0
 8012258:	d10b      	bne.n	8012272 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 801225a:	68f8      	ldr	r0, [r7, #12]
 801225c:	f7ff fd12 	bl	8011c84 <SPIF_FindChip>
 8012260:	4603      	mov	r3, r0
 8012262:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8012264:	7dfb      	ldrb	r3, [r7, #23]
 8012266:	2b00      	cmp	r3, #0
 8012268:	d004      	beq.n	8012274 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 801226a:	68fb      	ldr	r3, [r7, #12]
 801226c:	2201      	movs	r2, #1
 801226e:	729a      	strb	r2, [r3, #10]
 8012270:	e000      	b.n	8012274 <SPIF_Init+0x8e>
      break;
 8012272:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8012274:	7dfb      	ldrb	r3, [r7, #23]
}
 8012276:	4618      	mov	r0, r3
 8012278:	3718      	adds	r7, #24
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}

0801227e <SPIF_EraseChip>:
  * @param  *Handle: Pointer to SPIF_HandleTypeDef structure
  *
  * @retval bool: true or false
  */
bool SPIF_EraseChip(SPIF_HandleTypeDef *Handle)
{
 801227e:	b580      	push	{r7, lr}
 8012280:	b084      	sub	sp, #16
 8012282:	af00      	add	r7, sp, #0
 8012284:	6078      	str	r0, [r7, #4]
  SPIF_Lock(Handle);
 8012286:	6878      	ldr	r0, [r7, #4]
 8012288:	f7ff fbd7 	bl	8011a3a <SPIF_Lock>
  bool retVal = false;
 801228c:	2300      	movs	r3, #0
 801228e:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_CHIPERASE1};
 8012290:	2360      	movs	r3, #96	; 0x60
 8012292:	733b      	strb	r3, [r7, #12]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseChip() START\r\n");
    if (SPIF_WriteEnable(Handle) == false)
 8012294:	6878      	ldr	r0, [r7, #4]
 8012296:	f7ff fc61 	bl	8011b5c <SPIF_WriteEnable>
 801229a:	4603      	mov	r3, r0
 801229c:	f083 0301 	eor.w	r3, r3, #1
 80122a0:	b2db      	uxtb	r3, r3
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d129      	bne.n	80122fa <SPIF_EraseChip+0x7c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 80122a6:	2100      	movs	r1, #0
 80122a8:	6878      	ldr	r0, [r7, #4]
 80122aa:	f7ff fbe6 	bl	8011a7a <SPIF_CsPin>
    if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 80122ae:	f107 010c 	add.w	r1, r7, #12
 80122b2:	2364      	movs	r3, #100	; 0x64
 80122b4:	2201      	movs	r2, #1
 80122b6:	6878      	ldr	r0, [r7, #4]
 80122b8:	f7ff fc1a 	bl	8011af0 <SPIF_Transmit>
 80122bc:	4603      	mov	r3, r0
 80122be:	f083 0301 	eor.w	r3, r3, #1
 80122c2:	b2db      	uxtb	r3, r3
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d004      	beq.n	80122d2 <SPIF_EraseChip+0x54>
    {
      SPIF_CsPin(Handle, 1);
 80122c8:	2101      	movs	r1, #1
 80122ca:	6878      	ldr	r0, [r7, #4]
 80122cc:	f7ff fbd5 	bl	8011a7a <SPIF_CsPin>
      break;
 80122d0:	e014      	b.n	80122fc <SPIF_EraseChip+0x7e>
    }
    SPIF_CsPin(Handle, 1);
 80122d2:	2101      	movs	r1, #1
 80122d4:	6878      	ldr	r0, [r7, #4]
 80122d6:	f7ff fbd0 	bl	8011a7a <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, Handle->BlockCnt * 1000))
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	69db      	ldr	r3, [r3, #28]
 80122de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80122e2:	fb02 f303 	mul.w	r3, r2, r3
 80122e6:	4619      	mov	r1, r3
 80122e8:	6878      	ldr	r0, [r7, #4]
 80122ea:	f7ff fca4 	bl	8011c36 <SPIF_WaitForWriting>
 80122ee:	4603      	mov	r3, r0
 80122f0:	2b00      	cmp	r3, #0
 80122f2:	d003      	beq.n	80122fc <SPIF_EraseChip+0x7e>
    {
      dprintf("SPIF_EraseChip() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 80122f4:	2301      	movs	r3, #1
 80122f6:	73fb      	strb	r3, [r7, #15]
 80122f8:	e000      	b.n	80122fc <SPIF_EraseChip+0x7e>
      break;
 80122fa:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80122fc:	6878      	ldr	r0, [r7, #4]
 80122fe:	f7ff fc51 	bl	8011ba4 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8012302:	6878      	ldr	r0, [r7, #4]
 8012304:	f7ff fbac 	bl	8011a60 <SPIF_UnLock>
  return retVal;
 8012308:	7bfb      	ldrb	r3, [r7, #15]
}
 801230a:	4618      	mov	r0, r3
 801230c:	3710      	adds	r7, #16
 801230e:	46bd      	mov	sp, r7
 8012310:	bd80      	pop	{r7, pc}

08012312 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8012312:	b580      	push	{r7, lr}
 8012314:	b086      	sub	sp, #24
 8012316:	af00      	add	r7, sp, #0
 8012318:	6078      	str	r0, [r7, #4]
 801231a:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 801231c:	6878      	ldr	r0, [r7, #4]
 801231e:	f7ff fb8c 	bl	8011a3a <SPIF_Lock>
  bool retVal = false;
 8012322:	2300      	movs	r3, #0
 8012324:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8012326:	683b      	ldr	r3, [r7, #0]
 8012328:	031b      	lsls	r3, r3, #12
 801232a:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	699b      	ldr	r3, [r3, #24]
 8012330:	683a      	ldr	r2, [r7, #0]
 8012332:	429a      	cmp	r2, r3
 8012334:	d262      	bcs.n	80123fc <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8012336:	6878      	ldr	r0, [r7, #4]
 8012338:	f7ff fc10 	bl	8011b5c <SPIF_WriteEnable>
 801233c:	4603      	mov	r3, r0
 801233e:	f083 0301 	eor.w	r3, r3, #1
 8012342:	b2db      	uxtb	r3, r3
 8012344:	2b00      	cmp	r3, #0
 8012346:	d15b      	bne.n	8012400 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8012348:	2100      	movs	r1, #0
 801234a:	6878      	ldr	r0, [r7, #4]
 801234c:	f7ff fb95 	bl	8011a7a <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	69db      	ldr	r3, [r3, #28]
 8012354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012358:	d322      	bcc.n	80123a0 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 801235a:	2321      	movs	r3, #33	; 0x21
 801235c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 801235e:	693b      	ldr	r3, [r7, #16]
 8012360:	0e1b      	lsrs	r3, r3, #24
 8012362:	b2db      	uxtb	r3, r3
 8012364:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8012366:	693b      	ldr	r3, [r7, #16]
 8012368:	0c1b      	lsrs	r3, r3, #16
 801236a:	b2db      	uxtb	r3, r3
 801236c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 801236e:	693b      	ldr	r3, [r7, #16]
 8012370:	0a1b      	lsrs	r3, r3, #8
 8012372:	b2db      	uxtb	r3, r3
 8012374:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8012376:	693b      	ldr	r3, [r7, #16]
 8012378:	b2db      	uxtb	r3, r3
 801237a:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801237c:	f107 0108 	add.w	r1, r7, #8
 8012380:	2364      	movs	r3, #100	; 0x64
 8012382:	2205      	movs	r2, #5
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f7ff fbb3 	bl	8011af0 <SPIF_Transmit>
 801238a:	4603      	mov	r3, r0
 801238c:	f083 0301 	eor.w	r3, r3, #1
 8012390:	b2db      	uxtb	r3, r3
 8012392:	2b00      	cmp	r3, #0
 8012394:	d023      	beq.n	80123de <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 8012396:	2101      	movs	r1, #1
 8012398:	6878      	ldr	r0, [r7, #4]
 801239a:	f7ff fb6e 	bl	8011a7a <SPIF_CsPin>
        break;
 801239e:	e030      	b.n	8012402 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 80123a0:	2320      	movs	r3, #32
 80123a2:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 80123a4:	693b      	ldr	r3, [r7, #16]
 80123a6:	0c1b      	lsrs	r3, r3, #16
 80123a8:	b2db      	uxtb	r3, r3
 80123aa:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 80123ac:	693b      	ldr	r3, [r7, #16]
 80123ae:	0a1b      	lsrs	r3, r3, #8
 80123b0:	b2db      	uxtb	r3, r3
 80123b2:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 80123b4:	693b      	ldr	r3, [r7, #16]
 80123b6:	b2db      	uxtb	r3, r3
 80123b8:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80123ba:	f107 0108 	add.w	r1, r7, #8
 80123be:	2364      	movs	r3, #100	; 0x64
 80123c0:	2204      	movs	r2, #4
 80123c2:	6878      	ldr	r0, [r7, #4]
 80123c4:	f7ff fb94 	bl	8011af0 <SPIF_Transmit>
 80123c8:	4603      	mov	r3, r0
 80123ca:	f083 0301 	eor.w	r3, r3, #1
 80123ce:	b2db      	uxtb	r3, r3
 80123d0:	2b00      	cmp	r3, #0
 80123d2:	d004      	beq.n	80123de <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80123d4:	2101      	movs	r1, #1
 80123d6:	6878      	ldr	r0, [r7, #4]
 80123d8:	f7ff fb4f 	bl	8011a7a <SPIF_CsPin>
        break;
 80123dc:	e011      	b.n	8012402 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 80123de:	2101      	movs	r1, #1
 80123e0:	6878      	ldr	r0, [r7, #4]
 80123e2:	f7ff fb4a 	bl	8011a7a <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 80123e6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80123ea:	6878      	ldr	r0, [r7, #4]
 80123ec:	f7ff fc23 	bl	8011c36 <SPIF_WaitForWriting>
 80123f0:	4603      	mov	r3, r0
 80123f2:	2b00      	cmp	r3, #0
 80123f4:	d005      	beq.n	8012402 <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 80123f6:	2301      	movs	r3, #1
 80123f8:	75fb      	strb	r3, [r7, #23]
 80123fa:	e002      	b.n	8012402 <SPIF_EraseSector+0xf0>
      break;
 80123fc:	bf00      	nop
 80123fe:	e000      	b.n	8012402 <SPIF_EraseSector+0xf0>
      break;
 8012400:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8012402:	6878      	ldr	r0, [r7, #4]
 8012404:	f7ff fbce 	bl	8011ba4 <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8012408:	6878      	ldr	r0, [r7, #4]
 801240a:	f7ff fb29 	bl	8011a60 <SPIF_UnLock>
  return retVal;
 801240e:	7dfb      	ldrb	r3, [r7, #23]
}
 8012410:	4618      	mov	r0, r3
 8012412:	3718      	adds	r7, #24
 8012414:	46bd      	mov	sp, r7
 8012416:	bd80      	pop	{r7, pc}

08012418 <SPIF_WritePage>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WritePage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8012418:	b580      	push	{r7, lr}
 801241a:	b088      	sub	sp, #32
 801241c:	af02      	add	r7, sp, #8
 801241e:	60f8      	str	r0, [r7, #12]
 8012420:	60b9      	str	r1, [r7, #8]
 8012422:	607a      	str	r2, [r7, #4]
 8012424:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8012426:	68f8      	ldr	r0, [r7, #12]
 8012428:	f7ff fb07 	bl	8011a3a <SPIF_Lock>
  bool retVal = false;
 801242c:	2300      	movs	r3, #0
 801242e:	75fb      	strb	r3, [r7, #23]
  retVal = SPIF_WriteFn(Handle, PageNumber, Data, Size, Offset);
 8012430:	6a3b      	ldr	r3, [r7, #32]
 8012432:	9300      	str	r3, [sp, #0]
 8012434:	683b      	ldr	r3, [r7, #0]
 8012436:	687a      	ldr	r2, [r7, #4]
 8012438:	68b9      	ldr	r1, [r7, #8]
 801243a:	68f8      	ldr	r0, [r7, #12]
 801243c:	f7ff fdba 	bl	8011fb4 <SPIF_WriteFn>
 8012440:	4603      	mov	r3, r0
 8012442:	75fb      	strb	r3, [r7, #23]
  SPIF_UnLock(Handle);
 8012444:	68f8      	ldr	r0, [r7, #12]
 8012446:	f7ff fb0b 	bl	8011a60 <SPIF_UnLock>
  return retVal;
 801244a:	7dfb      	ldrb	r3, [r7, #23]
}
 801244c:	4618      	mov	r0, r3
 801244e:	3718      	adds	r7, #24
 8012450:	46bd      	mov	sp, r7
 8012452:	bd80      	pop	{r7, pc}

08012454 <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	b088      	sub	sp, #32
 8012458:	af00      	add	r7, sp, #0
 801245a:	60f8      	str	r0, [r7, #12]
 801245c:	60b9      	str	r1, [r7, #8]
 801245e:	607a      	str	r2, [r7, #4]
 8012460:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8012462:	68f8      	ldr	r0, [r7, #12]
 8012464:	f7ff fae9 	bl	8011a3a <SPIF_Lock>
  bool retVal = false;
 8012468:	2300      	movs	r3, #0
 801246a:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 801246c:	68bb      	ldr	r3, [r7, #8]
 801246e:	021b      	lsls	r3, r3, #8
 8012470:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012472:	4413      	add	r3, r2
 8012474:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 8012476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012478:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801247c:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 801247e:	683a      	ldr	r2, [r7, #0]
 8012480:	697b      	ldr	r3, [r7, #20]
 8012482:	429a      	cmp	r2, r3
 8012484:	d901      	bls.n	801248a <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 8012486:	697b      	ldr	r3, [r7, #20]
 8012488:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 801248a:	683b      	ldr	r3, [r7, #0]
 801248c:	687a      	ldr	r2, [r7, #4]
 801248e:	69b9      	ldr	r1, [r7, #24]
 8012490:	68f8      	ldr	r0, [r7, #12]
 8012492:	f7ff fe37 	bl	8012104 <SPIF_ReadFn>
 8012496:	4603      	mov	r3, r0
 8012498:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 801249a:	68f8      	ldr	r0, [r7, #12]
 801249c:	f7ff fae0 	bl	8011a60 <SPIF_UnLock>
  return retVal;
 80124a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80124a2:	4618      	mov	r0, r3
 80124a4:	3720      	adds	r7, #32
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}
	...

080124ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80124ac:	b580      	push	{r7, lr}
 80124ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80124b0:	2200      	movs	r2, #0
 80124b2:	4912      	ldr	r1, [pc, #72]	; (80124fc <MX_USB_DEVICE_Init+0x50>)
 80124b4:	4812      	ldr	r0, [pc, #72]	; (8012500 <MX_USB_DEVICE_Init+0x54>)
 80124b6:	f7fe f825 	bl	8010504 <USBD_Init>
 80124ba:	4603      	mov	r3, r0
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d001      	beq.n	80124c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80124c0:	f7ef fa97 	bl	80019f2 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80124c4:	490f      	ldr	r1, [pc, #60]	; (8012504 <MX_USB_DEVICE_Init+0x58>)
 80124c6:	480e      	ldr	r0, [pc, #56]	; (8012500 <MX_USB_DEVICE_Init+0x54>)
 80124c8:	f7fe f84c 	bl	8010564 <USBD_RegisterClass>
 80124cc:	4603      	mov	r3, r0
 80124ce:	2b00      	cmp	r3, #0
 80124d0:	d001      	beq.n	80124d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80124d2:	f7ef fa8e 	bl	80019f2 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80124d6:	490c      	ldr	r1, [pc, #48]	; (8012508 <MX_USB_DEVICE_Init+0x5c>)
 80124d8:	4809      	ldr	r0, [pc, #36]	; (8012500 <MX_USB_DEVICE_Init+0x54>)
 80124da:	f7fd ff43 	bl	8010364 <USBD_CDC_RegisterInterface>
 80124de:	4603      	mov	r3, r0
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d001      	beq.n	80124e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80124e4:	f7ef fa85 	bl	80019f2 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80124e8:	4805      	ldr	r0, [pc, #20]	; (8012500 <MX_USB_DEVICE_Init+0x54>)
 80124ea:	f7fe f871 	bl	80105d0 <USBD_Start>
 80124ee:	4603      	mov	r3, r0
 80124f0:	2b00      	cmp	r3, #0
 80124f2:	d001      	beq.n	80124f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80124f4:	f7ef fa7d 	bl	80019f2 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80124f8:	bf00      	nop
 80124fa:	bd80      	pop	{r7, pc}
 80124fc:	200000cc 	.word	0x200000cc
 8012500:	20001050 	.word	0x20001050
 8012504:	20000038 	.word	0x20000038
 8012508:	200000b8 	.word	0x200000b8

0801250c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 801250c:	b580      	push	{r7, lr}
 801250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012510:	2200      	movs	r2, #0
 8012512:	4905      	ldr	r1, [pc, #20]	; (8012528 <CDC_Init_FS+0x1c>)
 8012514:	4805      	ldr	r0, [pc, #20]	; (801252c <CDC_Init_FS+0x20>)
 8012516:	f7fd ff3f 	bl	8010398 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 801251a:	4905      	ldr	r1, [pc, #20]	; (8012530 <CDC_Init_FS+0x24>)
 801251c:	4803      	ldr	r0, [pc, #12]	; (801252c <CDC_Init_FS+0x20>)
 801251e:	f7fd ff5d 	bl	80103dc <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012522:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012524:	4618      	mov	r0, r3
 8012526:	bd80      	pop	{r7, pc}
 8012528:	2000172c 	.word	0x2000172c
 801252c:	20001050 	.word	0x20001050
 8012530:	2000132c 	.word	0x2000132c

08012534 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012534:	b480      	push	{r7}
 8012536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012538:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801253a:	4618      	mov	r0, r3
 801253c:	46bd      	mov	sp, r7
 801253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012542:	4770      	bx	lr

08012544 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012544:	b480      	push	{r7}
 8012546:	b083      	sub	sp, #12
 8012548:	af00      	add	r7, sp, #0
 801254a:	4603      	mov	r3, r0
 801254c:	6039      	str	r1, [r7, #0]
 801254e:	71fb      	strb	r3, [r7, #7]
 8012550:	4613      	mov	r3, r2
 8012552:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012554:	79fb      	ldrb	r3, [r7, #7]
 8012556:	2b23      	cmp	r3, #35	; 0x23
 8012558:	d84a      	bhi.n	80125f0 <CDC_Control_FS+0xac>
 801255a:	a201      	add	r2, pc, #4	; (adr r2, 8012560 <CDC_Control_FS+0x1c>)
 801255c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012560:	080125f1 	.word	0x080125f1
 8012564:	080125f1 	.word	0x080125f1
 8012568:	080125f1 	.word	0x080125f1
 801256c:	080125f1 	.word	0x080125f1
 8012570:	080125f1 	.word	0x080125f1
 8012574:	080125f1 	.word	0x080125f1
 8012578:	080125f1 	.word	0x080125f1
 801257c:	080125f1 	.word	0x080125f1
 8012580:	080125f1 	.word	0x080125f1
 8012584:	080125f1 	.word	0x080125f1
 8012588:	080125f1 	.word	0x080125f1
 801258c:	080125f1 	.word	0x080125f1
 8012590:	080125f1 	.word	0x080125f1
 8012594:	080125f1 	.word	0x080125f1
 8012598:	080125f1 	.word	0x080125f1
 801259c:	080125f1 	.word	0x080125f1
 80125a0:	080125f1 	.word	0x080125f1
 80125a4:	080125f1 	.word	0x080125f1
 80125a8:	080125f1 	.word	0x080125f1
 80125ac:	080125f1 	.word	0x080125f1
 80125b0:	080125f1 	.word	0x080125f1
 80125b4:	080125f1 	.word	0x080125f1
 80125b8:	080125f1 	.word	0x080125f1
 80125bc:	080125f1 	.word	0x080125f1
 80125c0:	080125f1 	.word	0x080125f1
 80125c4:	080125f1 	.word	0x080125f1
 80125c8:	080125f1 	.word	0x080125f1
 80125cc:	080125f1 	.word	0x080125f1
 80125d0:	080125f1 	.word	0x080125f1
 80125d4:	080125f1 	.word	0x080125f1
 80125d8:	080125f1 	.word	0x080125f1
 80125dc:	080125f1 	.word	0x080125f1
 80125e0:	080125f1 	.word	0x080125f1
 80125e4:	080125f1 	.word	0x080125f1
 80125e8:	080125f1 	.word	0x080125f1
 80125ec:	080125f1 	.word	0x080125f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80125f0:	bf00      	nop
  }

  return (USBD_OK);
 80125f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80125f4:	4618      	mov	r0, r3
 80125f6:	370c      	adds	r7, #12
 80125f8:	46bd      	mov	sp, r7
 80125fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125fe:	4770      	bx	lr

08012600 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012600:	b580      	push	{r7, lr}
 8012602:	b082      	sub	sp, #8
 8012604:	af00      	add	r7, sp, #0
 8012606:	6078      	str	r0, [r7, #4]
 8012608:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 801260a:	6879      	ldr	r1, [r7, #4]
 801260c:	4805      	ldr	r0, [pc, #20]	; (8012624 <CDC_Receive_FS+0x24>)
 801260e:	f7fd fee5 	bl	80103dc <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012612:	4804      	ldr	r0, [pc, #16]	; (8012624 <CDC_Receive_FS+0x24>)
 8012614:	f7fd ff40 	bl	8010498 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012618:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801261a:	4618      	mov	r0, r3
 801261c:	3708      	adds	r7, #8
 801261e:	46bd      	mov	sp, r7
 8012620:	bd80      	pop	{r7, pc}
 8012622:	bf00      	nop
 8012624:	20001050 	.word	0x20001050

08012628 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012628:	b580      	push	{r7, lr}
 801262a:	b084      	sub	sp, #16
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
 8012630:	460b      	mov	r3, r1
 8012632:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012634:	2300      	movs	r3, #0
 8012636:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012638:	4b0d      	ldr	r3, [pc, #52]	; (8012670 <CDC_Transmit_FS+0x48>)
 801263a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801263e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012640:	68bb      	ldr	r3, [r7, #8]
 8012642:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012646:	2b00      	cmp	r3, #0
 8012648:	d001      	beq.n	801264e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 801264a:	2301      	movs	r3, #1
 801264c:	e00b      	b.n	8012666 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801264e:	887b      	ldrh	r3, [r7, #2]
 8012650:	461a      	mov	r2, r3
 8012652:	6879      	ldr	r1, [r7, #4]
 8012654:	4806      	ldr	r0, [pc, #24]	; (8012670 <CDC_Transmit_FS+0x48>)
 8012656:	f7fd fe9f 	bl	8010398 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 801265a:	4805      	ldr	r0, [pc, #20]	; (8012670 <CDC_Transmit_FS+0x48>)
 801265c:	f7fd fedc 	bl	8010418 <USBD_CDC_TransmitPacket>
 8012660:	4603      	mov	r3, r0
 8012662:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012664:	7bfb      	ldrb	r3, [r7, #15]
}
 8012666:	4618      	mov	r0, r3
 8012668:	3710      	adds	r7, #16
 801266a:	46bd      	mov	sp, r7
 801266c:	bd80      	pop	{r7, pc}
 801266e:	bf00      	nop
 8012670:	20001050 	.word	0x20001050

08012674 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012674:	b480      	push	{r7}
 8012676:	b087      	sub	sp, #28
 8012678:	af00      	add	r7, sp, #0
 801267a:	60f8      	str	r0, [r7, #12]
 801267c:	60b9      	str	r1, [r7, #8]
 801267e:	4613      	mov	r3, r2
 8012680:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012682:	2300      	movs	r3, #0
 8012684:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012686:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801268a:	4618      	mov	r0, r3
 801268c:	371c      	adds	r7, #28
 801268e:	46bd      	mov	sp, r7
 8012690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012694:	4770      	bx	lr
	...

08012698 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012698:	b480      	push	{r7}
 801269a:	b083      	sub	sp, #12
 801269c:	af00      	add	r7, sp, #0
 801269e:	4603      	mov	r3, r0
 80126a0:	6039      	str	r1, [r7, #0]
 80126a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80126a4:	683b      	ldr	r3, [r7, #0]
 80126a6:	2212      	movs	r2, #18
 80126a8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80126aa:	4b03      	ldr	r3, [pc, #12]	; (80126b8 <USBD_FS_DeviceDescriptor+0x20>)
}
 80126ac:	4618      	mov	r0, r3
 80126ae:	370c      	adds	r7, #12
 80126b0:	46bd      	mov	sp, r7
 80126b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126b6:	4770      	bx	lr
 80126b8:	200000ec 	.word	0x200000ec

080126bc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80126bc:	b480      	push	{r7}
 80126be:	b083      	sub	sp, #12
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	4603      	mov	r3, r0
 80126c4:	6039      	str	r1, [r7, #0]
 80126c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80126c8:	683b      	ldr	r3, [r7, #0]
 80126ca:	2204      	movs	r2, #4
 80126cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80126ce:	4b03      	ldr	r3, [pc, #12]	; (80126dc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80126d0:	4618      	mov	r0, r3
 80126d2:	370c      	adds	r7, #12
 80126d4:	46bd      	mov	sp, r7
 80126d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126da:	4770      	bx	lr
 80126dc:	2000010c 	.word	0x2000010c

080126e0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80126e0:	b580      	push	{r7, lr}
 80126e2:	b082      	sub	sp, #8
 80126e4:	af00      	add	r7, sp, #0
 80126e6:	4603      	mov	r3, r0
 80126e8:	6039      	str	r1, [r7, #0]
 80126ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80126ec:	79fb      	ldrb	r3, [r7, #7]
 80126ee:	2b00      	cmp	r3, #0
 80126f0:	d105      	bne.n	80126fe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80126f2:	683a      	ldr	r2, [r7, #0]
 80126f4:	4907      	ldr	r1, [pc, #28]	; (8012714 <USBD_FS_ProductStrDescriptor+0x34>)
 80126f6:	4808      	ldr	r0, [pc, #32]	; (8012718 <USBD_FS_ProductStrDescriptor+0x38>)
 80126f8:	f7ff f8b4 	bl	8011864 <USBD_GetString>
 80126fc:	e004      	b.n	8012708 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80126fe:	683a      	ldr	r2, [r7, #0]
 8012700:	4904      	ldr	r1, [pc, #16]	; (8012714 <USBD_FS_ProductStrDescriptor+0x34>)
 8012702:	4805      	ldr	r0, [pc, #20]	; (8012718 <USBD_FS_ProductStrDescriptor+0x38>)
 8012704:	f7ff f8ae 	bl	8011864 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012708:	4b02      	ldr	r3, [pc, #8]	; (8012714 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801270a:	4618      	mov	r0, r3
 801270c:	3708      	adds	r7, #8
 801270e:	46bd      	mov	sp, r7
 8012710:	bd80      	pop	{r7, pc}
 8012712:	bf00      	nop
 8012714:	20001b2c 	.word	0x20001b2c
 8012718:	08018fb0 	.word	0x08018fb0

0801271c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801271c:	b580      	push	{r7, lr}
 801271e:	b082      	sub	sp, #8
 8012720:	af00      	add	r7, sp, #0
 8012722:	4603      	mov	r3, r0
 8012724:	6039      	str	r1, [r7, #0]
 8012726:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012728:	683a      	ldr	r2, [r7, #0]
 801272a:	4904      	ldr	r1, [pc, #16]	; (801273c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 801272c:	4804      	ldr	r0, [pc, #16]	; (8012740 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801272e:	f7ff f899 	bl	8011864 <USBD_GetString>
  return USBD_StrDesc;
 8012732:	4b02      	ldr	r3, [pc, #8]	; (801273c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012734:	4618      	mov	r0, r3
 8012736:	3708      	adds	r7, #8
 8012738:	46bd      	mov	sp, r7
 801273a:	bd80      	pop	{r7, pc}
 801273c:	20001b2c 	.word	0x20001b2c
 8012740:	08018fbc 	.word	0x08018fbc

08012744 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b082      	sub	sp, #8
 8012748:	af00      	add	r7, sp, #0
 801274a:	4603      	mov	r3, r0
 801274c:	6039      	str	r1, [r7, #0]
 801274e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012750:	683b      	ldr	r3, [r7, #0]
 8012752:	221a      	movs	r2, #26
 8012754:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012756:	f000 f855 	bl	8012804 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801275a:	4b02      	ldr	r3, [pc, #8]	; (8012764 <USBD_FS_SerialStrDescriptor+0x20>)
}
 801275c:	4618      	mov	r0, r3
 801275e:	3708      	adds	r7, #8
 8012760:	46bd      	mov	sp, r7
 8012762:	bd80      	pop	{r7, pc}
 8012764:	20000110 	.word	0x20000110

08012768 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012768:	b580      	push	{r7, lr}
 801276a:	b082      	sub	sp, #8
 801276c:	af00      	add	r7, sp, #0
 801276e:	4603      	mov	r3, r0
 8012770:	6039      	str	r1, [r7, #0]
 8012772:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012774:	79fb      	ldrb	r3, [r7, #7]
 8012776:	2b00      	cmp	r3, #0
 8012778:	d105      	bne.n	8012786 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801277a:	683a      	ldr	r2, [r7, #0]
 801277c:	4907      	ldr	r1, [pc, #28]	; (801279c <USBD_FS_ConfigStrDescriptor+0x34>)
 801277e:	4808      	ldr	r0, [pc, #32]	; (80127a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012780:	f7ff f870 	bl	8011864 <USBD_GetString>
 8012784:	e004      	b.n	8012790 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012786:	683a      	ldr	r2, [r7, #0]
 8012788:	4904      	ldr	r1, [pc, #16]	; (801279c <USBD_FS_ConfigStrDescriptor+0x34>)
 801278a:	4805      	ldr	r0, [pc, #20]	; (80127a0 <USBD_FS_ConfigStrDescriptor+0x38>)
 801278c:	f7ff f86a 	bl	8011864 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012790:	4b02      	ldr	r3, [pc, #8]	; (801279c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012792:	4618      	mov	r0, r3
 8012794:	3708      	adds	r7, #8
 8012796:	46bd      	mov	sp, r7
 8012798:	bd80      	pop	{r7, pc}
 801279a:	bf00      	nop
 801279c:	20001b2c 	.word	0x20001b2c
 80127a0:	08018fd0 	.word	0x08018fd0

080127a4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127a4:	b580      	push	{r7, lr}
 80127a6:	b082      	sub	sp, #8
 80127a8:	af00      	add	r7, sp, #0
 80127aa:	4603      	mov	r3, r0
 80127ac:	6039      	str	r1, [r7, #0]
 80127ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80127b0:	79fb      	ldrb	r3, [r7, #7]
 80127b2:	2b00      	cmp	r3, #0
 80127b4:	d105      	bne.n	80127c2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80127b6:	683a      	ldr	r2, [r7, #0]
 80127b8:	4907      	ldr	r1, [pc, #28]	; (80127d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80127ba:	4808      	ldr	r0, [pc, #32]	; (80127dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80127bc:	f7ff f852 	bl	8011864 <USBD_GetString>
 80127c0:	e004      	b.n	80127cc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80127c2:	683a      	ldr	r2, [r7, #0]
 80127c4:	4904      	ldr	r1, [pc, #16]	; (80127d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80127c6:	4805      	ldr	r0, [pc, #20]	; (80127dc <USBD_FS_InterfaceStrDescriptor+0x38>)
 80127c8:	f7ff f84c 	bl	8011864 <USBD_GetString>
  }
  return USBD_StrDesc;
 80127cc:	4b02      	ldr	r3, [pc, #8]	; (80127d8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80127ce:	4618      	mov	r0, r3
 80127d0:	3708      	adds	r7, #8
 80127d2:	46bd      	mov	sp, r7
 80127d4:	bd80      	pop	{r7, pc}
 80127d6:	bf00      	nop
 80127d8:	20001b2c 	.word	0x20001b2c
 80127dc:	08018fdc 	.word	0x08018fdc

080127e0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127e0:	b480      	push	{r7}
 80127e2:	b083      	sub	sp, #12
 80127e4:	af00      	add	r7, sp, #0
 80127e6:	4603      	mov	r3, r0
 80127e8:	6039      	str	r1, [r7, #0]
 80127ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80127ec:	683b      	ldr	r3, [r7, #0]
 80127ee:	220c      	movs	r2, #12
 80127f0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80127f2:	4b03      	ldr	r3, [pc, #12]	; (8012800 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80127f4:	4618      	mov	r0, r3
 80127f6:	370c      	adds	r7, #12
 80127f8:	46bd      	mov	sp, r7
 80127fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127fe:	4770      	bx	lr
 8012800:	20000100 	.word	0x20000100

08012804 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b084      	sub	sp, #16
 8012808:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801280a:	4b0f      	ldr	r3, [pc, #60]	; (8012848 <Get_SerialNum+0x44>)
 801280c:	681b      	ldr	r3, [r3, #0]
 801280e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012810:	4b0e      	ldr	r3, [pc, #56]	; (801284c <Get_SerialNum+0x48>)
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012816:	4b0e      	ldr	r3, [pc, #56]	; (8012850 <Get_SerialNum+0x4c>)
 8012818:	681b      	ldr	r3, [r3, #0]
 801281a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801281c:	68fa      	ldr	r2, [r7, #12]
 801281e:	687b      	ldr	r3, [r7, #4]
 8012820:	4413      	add	r3, r2
 8012822:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d009      	beq.n	801283e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801282a:	2208      	movs	r2, #8
 801282c:	4909      	ldr	r1, [pc, #36]	; (8012854 <Get_SerialNum+0x50>)
 801282e:	68f8      	ldr	r0, [r7, #12]
 8012830:	f000 f814 	bl	801285c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012834:	2204      	movs	r2, #4
 8012836:	4908      	ldr	r1, [pc, #32]	; (8012858 <Get_SerialNum+0x54>)
 8012838:	68b8      	ldr	r0, [r7, #8]
 801283a:	f000 f80f 	bl	801285c <IntToUnicode>
  }
}
 801283e:	bf00      	nop
 8012840:	3710      	adds	r7, #16
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	1fff7590 	.word	0x1fff7590
 801284c:	1fff7594 	.word	0x1fff7594
 8012850:	1fff7598 	.word	0x1fff7598
 8012854:	20000112 	.word	0x20000112
 8012858:	20000122 	.word	0x20000122

0801285c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801285c:	b480      	push	{r7}
 801285e:	b087      	sub	sp, #28
 8012860:	af00      	add	r7, sp, #0
 8012862:	60f8      	str	r0, [r7, #12]
 8012864:	60b9      	str	r1, [r7, #8]
 8012866:	4613      	mov	r3, r2
 8012868:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801286a:	2300      	movs	r3, #0
 801286c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801286e:	2300      	movs	r3, #0
 8012870:	75fb      	strb	r3, [r7, #23]
 8012872:	e027      	b.n	80128c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012874:	68fb      	ldr	r3, [r7, #12]
 8012876:	0f1b      	lsrs	r3, r3, #28
 8012878:	2b09      	cmp	r3, #9
 801287a:	d80b      	bhi.n	8012894 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	0f1b      	lsrs	r3, r3, #28
 8012880:	b2da      	uxtb	r2, r3
 8012882:	7dfb      	ldrb	r3, [r7, #23]
 8012884:	005b      	lsls	r3, r3, #1
 8012886:	4619      	mov	r1, r3
 8012888:	68bb      	ldr	r3, [r7, #8]
 801288a:	440b      	add	r3, r1
 801288c:	3230      	adds	r2, #48	; 0x30
 801288e:	b2d2      	uxtb	r2, r2
 8012890:	701a      	strb	r2, [r3, #0]
 8012892:	e00a      	b.n	80128aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	0f1b      	lsrs	r3, r3, #28
 8012898:	b2da      	uxtb	r2, r3
 801289a:	7dfb      	ldrb	r3, [r7, #23]
 801289c:	005b      	lsls	r3, r3, #1
 801289e:	4619      	mov	r1, r3
 80128a0:	68bb      	ldr	r3, [r7, #8]
 80128a2:	440b      	add	r3, r1
 80128a4:	3237      	adds	r2, #55	; 0x37
 80128a6:	b2d2      	uxtb	r2, r2
 80128a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80128aa:	68fb      	ldr	r3, [r7, #12]
 80128ac:	011b      	lsls	r3, r3, #4
 80128ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80128b0:	7dfb      	ldrb	r3, [r7, #23]
 80128b2:	005b      	lsls	r3, r3, #1
 80128b4:	3301      	adds	r3, #1
 80128b6:	68ba      	ldr	r2, [r7, #8]
 80128b8:	4413      	add	r3, r2
 80128ba:	2200      	movs	r2, #0
 80128bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80128be:	7dfb      	ldrb	r3, [r7, #23]
 80128c0:	3301      	adds	r3, #1
 80128c2:	75fb      	strb	r3, [r7, #23]
 80128c4:	7dfa      	ldrb	r2, [r7, #23]
 80128c6:	79fb      	ldrb	r3, [r7, #7]
 80128c8:	429a      	cmp	r2, r3
 80128ca:	d3d3      	bcc.n	8012874 <IntToUnicode+0x18>
  }
}
 80128cc:	bf00      	nop
 80128ce:	bf00      	nop
 80128d0:	371c      	adds	r7, #28
 80128d2:	46bd      	mov	sp, r7
 80128d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d8:	4770      	bx	lr
	...

080128dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80128dc:	b580      	push	{r7, lr}
 80128de:	b084      	sub	sp, #16
 80128e0:	af00      	add	r7, sp, #0
 80128e2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	681b      	ldr	r3, [r3, #0]
 80128e8:	4a0d      	ldr	r2, [pc, #52]	; (8012920 <HAL_PCD_MspInit+0x44>)
 80128ea:	4293      	cmp	r3, r2
 80128ec:	d113      	bne.n	8012916 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80128ee:	4b0d      	ldr	r3, [pc, #52]	; (8012924 <HAL_PCD_MspInit+0x48>)
 80128f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80128f2:	4a0c      	ldr	r2, [pc, #48]	; (8012924 <HAL_PCD_MspInit+0x48>)
 80128f4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80128f8:	6593      	str	r3, [r2, #88]	; 0x58
 80128fa:	4b0a      	ldr	r3, [pc, #40]	; (8012924 <HAL_PCD_MspInit+0x48>)
 80128fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80128fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8012902:	60fb      	str	r3, [r7, #12]
 8012904:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8012906:	2200      	movs	r2, #0
 8012908:	2100      	movs	r1, #0
 801290a:	2043      	movs	r0, #67	; 0x43
 801290c:	f7f4 f84b 	bl	80069a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8012910:	2043      	movs	r0, #67	; 0x43
 8012912:	f7f4 f864 	bl	80069de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8012916:	bf00      	nop
 8012918:	3710      	adds	r7, #16
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}
 801291e:	bf00      	nop
 8012920:	40006800 	.word	0x40006800
 8012924:	40021000 	.word	0x40021000

08012928 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012928:	b580      	push	{r7, lr}
 801292a:	b082      	sub	sp, #8
 801292c:	af00      	add	r7, sp, #0
 801292e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f8d3 22f4 	ldr.w	r2, [r3, #756]	; 0x2f4
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 801293c:	4619      	mov	r1, r3
 801293e:	4610      	mov	r0, r2
 8012940:	f7fd fe93 	bl	801066a <USBD_LL_SetupStage>
}
 8012944:	bf00      	nop
 8012946:	3708      	adds	r7, #8
 8012948:	46bd      	mov	sp, r7
 801294a:	bd80      	pop	{r7, pc}

0801294c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801294c:	b580      	push	{r7, lr}
 801294e:	b082      	sub	sp, #8
 8012950:	af00      	add	r7, sp, #0
 8012952:	6078      	str	r0, [r7, #4]
 8012954:	460b      	mov	r3, r1
 8012956:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012958:	687b      	ldr	r3, [r7, #4]
 801295a:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 801295e:	78fa      	ldrb	r2, [r7, #3]
 8012960:	6879      	ldr	r1, [r7, #4]
 8012962:	4613      	mov	r3, r2
 8012964:	009b      	lsls	r3, r3, #2
 8012966:	4413      	add	r3, r2
 8012968:	00db      	lsls	r3, r3, #3
 801296a:	440b      	add	r3, r1
 801296c:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8012970:	681a      	ldr	r2, [r3, #0]
 8012972:	78fb      	ldrb	r3, [r7, #3]
 8012974:	4619      	mov	r1, r3
 8012976:	f7fd fecd 	bl	8010714 <USBD_LL_DataOutStage>
}
 801297a:	bf00      	nop
 801297c:	3708      	adds	r7, #8
 801297e:	46bd      	mov	sp, r7
 8012980:	bd80      	pop	{r7, pc}

08012982 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012982:	b580      	push	{r7, lr}
 8012984:	b082      	sub	sp, #8
 8012986:	af00      	add	r7, sp, #0
 8012988:	6078      	str	r0, [r7, #4]
 801298a:	460b      	mov	r3, r1
 801298c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	f8d3 02f4 	ldr.w	r0, [r3, #756]	; 0x2f4
 8012994:	78fa      	ldrb	r2, [r7, #3]
 8012996:	6879      	ldr	r1, [r7, #4]
 8012998:	4613      	mov	r3, r2
 801299a:	009b      	lsls	r3, r3, #2
 801299c:	4413      	add	r3, r2
 801299e:	00db      	lsls	r3, r3, #3
 80129a0:	440b      	add	r3, r1
 80129a2:	333c      	adds	r3, #60	; 0x3c
 80129a4:	681a      	ldr	r2, [r3, #0]
 80129a6:	78fb      	ldrb	r3, [r7, #3]
 80129a8:	4619      	mov	r1, r3
 80129aa:	f7fd ff66 	bl	801087a <USBD_LL_DataInStage>
}
 80129ae:	bf00      	nop
 80129b0:	3708      	adds	r7, #8
 80129b2:	46bd      	mov	sp, r7
 80129b4:	bd80      	pop	{r7, pc}

080129b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129b6:	b580      	push	{r7, lr}
 80129b8:	b082      	sub	sp, #8
 80129ba:	af00      	add	r7, sp, #0
 80129bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80129c4:	4618      	mov	r0, r3
 80129c6:	f7fe f8a0 	bl	8010b0a <USBD_LL_SOF>
}
 80129ca:	bf00      	nop
 80129cc:	3708      	adds	r7, #8
 80129ce:	46bd      	mov	sp, r7
 80129d0:	bd80      	pop	{r7, pc}

080129d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80129d2:	b580      	push	{r7, lr}
 80129d4:	b084      	sub	sp, #16
 80129d6:	af00      	add	r7, sp, #0
 80129d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80129da:	2301      	movs	r3, #1
 80129dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80129de:	687b      	ldr	r3, [r7, #4]
 80129e0:	689b      	ldr	r3, [r3, #8]
 80129e2:	2b02      	cmp	r3, #2
 80129e4:	d001      	beq.n	80129ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80129e6:	f7ef f804 	bl	80019f2 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 80129f0:	7bfa      	ldrb	r2, [r7, #15]
 80129f2:	4611      	mov	r1, r2
 80129f4:	4618      	mov	r0, r3
 80129f6:	f7fe f844 	bl	8010a82 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80129fa:	687b      	ldr	r3, [r7, #4]
 80129fc:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8012a00:	4618      	mov	r0, r3
 8012a02:	f7fd ffec 	bl	80109de <USBD_LL_Reset>
}
 8012a06:	bf00      	nop
 8012a08:	3710      	adds	r7, #16
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}
	...

08012a10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a10:	b580      	push	{r7, lr}
 8012a12:	b082      	sub	sp, #8
 8012a14:	af00      	add	r7, sp, #0
 8012a16:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012a18:	687b      	ldr	r3, [r7, #4]
 8012a1a:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8012a1e:	4618      	mov	r0, r3
 8012a20:	f7fe f83f 	bl	8010aa2 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	699b      	ldr	r3, [r3, #24]
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d005      	beq.n	8012a38 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012a2c:	4b04      	ldr	r3, [pc, #16]	; (8012a40 <HAL_PCD_SuspendCallback+0x30>)
 8012a2e:	691b      	ldr	r3, [r3, #16]
 8012a30:	4a03      	ldr	r2, [pc, #12]	; (8012a40 <HAL_PCD_SuspendCallback+0x30>)
 8012a32:	f043 0306 	orr.w	r3, r3, #6
 8012a36:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012a38:	bf00      	nop
 8012a3a:	3708      	adds	r7, #8
 8012a3c:	46bd      	mov	sp, r7
 8012a3e:	bd80      	pop	{r7, pc}
 8012a40:	e000ed00 	.word	0xe000ed00

08012a44 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a44:	b580      	push	{r7, lr}
 8012a46:	b082      	sub	sp, #8
 8012a48:	af00      	add	r7, sp, #0
 8012a4a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	699b      	ldr	r3, [r3, #24]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d007      	beq.n	8012a64 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012a54:	4b08      	ldr	r3, [pc, #32]	; (8012a78 <HAL_PCD_ResumeCallback+0x34>)
 8012a56:	691b      	ldr	r3, [r3, #16]
 8012a58:	4a07      	ldr	r2, [pc, #28]	; (8012a78 <HAL_PCD_ResumeCallback+0x34>)
 8012a5a:	f023 0306 	bic.w	r3, r3, #6
 8012a5e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8012a60:	f000 fab6 	bl	8012fd0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	f7fe f835 	bl	8010ada <USBD_LL_Resume>
}
 8012a70:	bf00      	nop
 8012a72:	3708      	adds	r7, #8
 8012a74:	46bd      	mov	sp, r7
 8012a76:	bd80      	pop	{r7, pc}
 8012a78:	e000ed00 	.word	0xe000ed00

08012a7c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012a7c:	b580      	push	{r7, lr}
 8012a7e:	b082      	sub	sp, #8
 8012a80:	af00      	add	r7, sp, #0
 8012a82:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8012a84:	f7f6 fe90 	bl	80097a8 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8012a88:	4a2b      	ldr	r2, [pc, #172]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012a8a:	687b      	ldr	r3, [r7, #4]
 8012a8c:	f8c2 32f4 	str.w	r3, [r2, #756]	; 0x2f4
  pdev->pData = &hpcd_USB_FS;
 8012a90:	687b      	ldr	r3, [r7, #4]
 8012a92:	4a29      	ldr	r2, [pc, #164]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012a94:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_FS.Instance = USB;
 8012a98:	4b27      	ldr	r3, [pc, #156]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012a9a:	4a28      	ldr	r2, [pc, #160]	; (8012b3c <USBD_LL_Init+0xc0>)
 8012a9c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8012a9e:	4b26      	ldr	r3, [pc, #152]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012aa0:	2208      	movs	r2, #8
 8012aa2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8012aa4:	4b24      	ldr	r3, [pc, #144]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012aa6:	2202      	movs	r2, #2
 8012aa8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8012aaa:	4b23      	ldr	r3, [pc, #140]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012aac:	2202      	movs	r2, #2
 8012aae:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8012ab0:	4b21      	ldr	r3, [pc, #132]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012ab2:	2200      	movs	r2, #0
 8012ab4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8012ab6:	4b20      	ldr	r3, [pc, #128]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012ab8:	2200      	movs	r2, #0
 8012aba:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8012abc:	4b1e      	ldr	r3, [pc, #120]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012abe:	2200      	movs	r2, #0
 8012ac0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8012ac2:	4b1d      	ldr	r3, [pc, #116]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012ac4:	2200      	movs	r2, #0
 8012ac6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8012ac8:	481b      	ldr	r0, [pc, #108]	; (8012b38 <USBD_LL_Init+0xbc>)
 8012aca:	f7f5 f88b 	bl	8007be4 <HAL_PCD_Init>
 8012ace:	4603      	mov	r3, r0
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	d001      	beq.n	8012ad8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8012ad4:	f7ee ff8d 	bl	80019f2 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012ade:	2318      	movs	r3, #24
 8012ae0:	2200      	movs	r2, #0
 8012ae2:	2100      	movs	r1, #0
 8012ae4:	f7f6 fd8f 	bl	8009606 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012aee:	2358      	movs	r3, #88	; 0x58
 8012af0:	2200      	movs	r2, #0
 8012af2:	2180      	movs	r1, #128	; 0x80
 8012af4:	f7f6 fd87 	bl	8009606 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8012af8:	687b      	ldr	r3, [r7, #4]
 8012afa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012afe:	23c0      	movs	r3, #192	; 0xc0
 8012b00:	2200      	movs	r2, #0
 8012b02:	2181      	movs	r1, #129	; 0x81
 8012b04:	f7f6 fd7f 	bl	8009606 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012b0e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8012b12:	2200      	movs	r2, #0
 8012b14:	2101      	movs	r1, #1
 8012b16:	f7f6 fd76 	bl	8009606 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012b20:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012b24:	2200      	movs	r2, #0
 8012b26:	2182      	movs	r1, #130	; 0x82
 8012b28:	f7f6 fd6d 	bl	8009606 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8012b2c:	2300      	movs	r3, #0
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	3708      	adds	r7, #8
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bd80      	pop	{r7, pc}
 8012b36:	bf00      	nop
 8012b38:	20001d2c 	.word	0x20001d2c
 8012b3c:	40006800 	.word	0x40006800

08012b40 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	b084      	sub	sp, #16
 8012b44:	af00      	add	r7, sp, #0
 8012b46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012b48:	2300      	movs	r3, #0
 8012b4a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012b56:	4618      	mov	r0, r3
 8012b58:	f7f5 f94a 	bl	8007df0 <HAL_PCD_Start>
 8012b5c:	4603      	mov	r3, r0
 8012b5e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012b60:	7bbb      	ldrb	r3, [r7, #14]
 8012b62:	2b03      	cmp	r3, #3
 8012b64:	d816      	bhi.n	8012b94 <USBD_LL_Start+0x54>
 8012b66:	a201      	add	r2, pc, #4	; (adr r2, 8012b6c <USBD_LL_Start+0x2c>)
 8012b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b6c:	08012b7d 	.word	0x08012b7d
 8012b70:	08012b83 	.word	0x08012b83
 8012b74:	08012b89 	.word	0x08012b89
 8012b78:	08012b8f 	.word	0x08012b8f
    case HAL_OK :
      usb_status = USBD_OK;
 8012b7c:	2300      	movs	r3, #0
 8012b7e:	73fb      	strb	r3, [r7, #15]
    break;
 8012b80:	e00b      	b.n	8012b9a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012b82:	2303      	movs	r3, #3
 8012b84:	73fb      	strb	r3, [r7, #15]
    break;
 8012b86:	e008      	b.n	8012b9a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012b88:	2301      	movs	r3, #1
 8012b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8012b8c:	e005      	b.n	8012b9a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012b8e:	2303      	movs	r3, #3
 8012b90:	73fb      	strb	r3, [r7, #15]
    break;
 8012b92:	e002      	b.n	8012b9a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8012b94:	2303      	movs	r3, #3
 8012b96:	73fb      	strb	r3, [r7, #15]
    break;
 8012b98:	bf00      	nop
  }
  return usb_status;
 8012b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b9c:	4618      	mov	r0, r3
 8012b9e:	3710      	adds	r7, #16
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	bd80      	pop	{r7, pc}

08012ba4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012ba4:	b580      	push	{r7, lr}
 8012ba6:	b084      	sub	sp, #16
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
 8012bac:	4608      	mov	r0, r1
 8012bae:	4611      	mov	r1, r2
 8012bb0:	461a      	mov	r2, r3
 8012bb2:	4603      	mov	r3, r0
 8012bb4:	70fb      	strb	r3, [r7, #3]
 8012bb6:	460b      	mov	r3, r1
 8012bb8:	70bb      	strb	r3, [r7, #2]
 8012bba:	4613      	mov	r3, r2
 8012bbc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012bcc:	78bb      	ldrb	r3, [r7, #2]
 8012bce:	883a      	ldrh	r2, [r7, #0]
 8012bd0:	78f9      	ldrb	r1, [r7, #3]
 8012bd2:	f7f5 fa7b 	bl	80080cc <HAL_PCD_EP_Open>
 8012bd6:	4603      	mov	r3, r0
 8012bd8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012bda:	7bbb      	ldrb	r3, [r7, #14]
 8012bdc:	2b03      	cmp	r3, #3
 8012bde:	d817      	bhi.n	8012c10 <USBD_LL_OpenEP+0x6c>
 8012be0:	a201      	add	r2, pc, #4	; (adr r2, 8012be8 <USBD_LL_OpenEP+0x44>)
 8012be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012be6:	bf00      	nop
 8012be8:	08012bf9 	.word	0x08012bf9
 8012bec:	08012bff 	.word	0x08012bff
 8012bf0:	08012c05 	.word	0x08012c05
 8012bf4:	08012c0b 	.word	0x08012c0b
    case HAL_OK :
      usb_status = USBD_OK;
 8012bf8:	2300      	movs	r3, #0
 8012bfa:	73fb      	strb	r3, [r7, #15]
    break;
 8012bfc:	e00b      	b.n	8012c16 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012bfe:	2303      	movs	r3, #3
 8012c00:	73fb      	strb	r3, [r7, #15]
    break;
 8012c02:	e008      	b.n	8012c16 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012c04:	2301      	movs	r3, #1
 8012c06:	73fb      	strb	r3, [r7, #15]
    break;
 8012c08:	e005      	b.n	8012c16 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012c0a:	2303      	movs	r3, #3
 8012c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8012c0e:	e002      	b.n	8012c16 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8012c10:	2303      	movs	r3, #3
 8012c12:	73fb      	strb	r3, [r7, #15]
    break;
 8012c14:	bf00      	nop
  }
  return usb_status;
 8012c16:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c18:	4618      	mov	r0, r3
 8012c1a:	3710      	adds	r7, #16
 8012c1c:	46bd      	mov	sp, r7
 8012c1e:	bd80      	pop	{r7, pc}

08012c20 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012c20:	b580      	push	{r7, lr}
 8012c22:	b084      	sub	sp, #16
 8012c24:	af00      	add	r7, sp, #0
 8012c26:	6078      	str	r0, [r7, #4]
 8012c28:	460b      	mov	r3, r1
 8012c2a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c2c:	2300      	movs	r3, #0
 8012c2e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c30:	2300      	movs	r3, #0
 8012c32:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012c3a:	78fa      	ldrb	r2, [r7, #3]
 8012c3c:	4611      	mov	r1, r2
 8012c3e:	4618      	mov	r0, r3
 8012c40:	f7f5 faa1 	bl	8008186 <HAL_PCD_EP_Close>
 8012c44:	4603      	mov	r3, r0
 8012c46:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012c48:	7bbb      	ldrb	r3, [r7, #14]
 8012c4a:	2b03      	cmp	r3, #3
 8012c4c:	d816      	bhi.n	8012c7c <USBD_LL_CloseEP+0x5c>
 8012c4e:	a201      	add	r2, pc, #4	; (adr r2, 8012c54 <USBD_LL_CloseEP+0x34>)
 8012c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012c54:	08012c65 	.word	0x08012c65
 8012c58:	08012c6b 	.word	0x08012c6b
 8012c5c:	08012c71 	.word	0x08012c71
 8012c60:	08012c77 	.word	0x08012c77
    case HAL_OK :
      usb_status = USBD_OK;
 8012c64:	2300      	movs	r3, #0
 8012c66:	73fb      	strb	r3, [r7, #15]
    break;
 8012c68:	e00b      	b.n	8012c82 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012c6a:	2303      	movs	r3, #3
 8012c6c:	73fb      	strb	r3, [r7, #15]
    break;
 8012c6e:	e008      	b.n	8012c82 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012c70:	2301      	movs	r3, #1
 8012c72:	73fb      	strb	r3, [r7, #15]
    break;
 8012c74:	e005      	b.n	8012c82 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012c76:	2303      	movs	r3, #3
 8012c78:	73fb      	strb	r3, [r7, #15]
    break;
 8012c7a:	e002      	b.n	8012c82 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012c7c:	2303      	movs	r3, #3
 8012c7e:	73fb      	strb	r3, [r7, #15]
    break;
 8012c80:	bf00      	nop
  }
  return usb_status;
 8012c82:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	3710      	adds	r7, #16
 8012c88:	46bd      	mov	sp, r7
 8012c8a:	bd80      	pop	{r7, pc}

08012c8c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b084      	sub	sp, #16
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
 8012c94:	460b      	mov	r3, r1
 8012c96:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c98:	2300      	movs	r3, #0
 8012c9a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c9c:	2300      	movs	r3, #0
 8012c9e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012ca0:	687b      	ldr	r3, [r7, #4]
 8012ca2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012ca6:	78fa      	ldrb	r2, [r7, #3]
 8012ca8:	4611      	mov	r1, r2
 8012caa:	4618      	mov	r0, r3
 8012cac:	f7f5 fb33 	bl	8008316 <HAL_PCD_EP_SetStall>
 8012cb0:	4603      	mov	r3, r0
 8012cb2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012cb4:	7bbb      	ldrb	r3, [r7, #14]
 8012cb6:	2b03      	cmp	r3, #3
 8012cb8:	d816      	bhi.n	8012ce8 <USBD_LL_StallEP+0x5c>
 8012cba:	a201      	add	r2, pc, #4	; (adr r2, 8012cc0 <USBD_LL_StallEP+0x34>)
 8012cbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012cc0:	08012cd1 	.word	0x08012cd1
 8012cc4:	08012cd7 	.word	0x08012cd7
 8012cc8:	08012cdd 	.word	0x08012cdd
 8012ccc:	08012ce3 	.word	0x08012ce3
    case HAL_OK :
      usb_status = USBD_OK;
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	73fb      	strb	r3, [r7, #15]
    break;
 8012cd4:	e00b      	b.n	8012cee <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012cd6:	2303      	movs	r3, #3
 8012cd8:	73fb      	strb	r3, [r7, #15]
    break;
 8012cda:	e008      	b.n	8012cee <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012cdc:	2301      	movs	r3, #1
 8012cde:	73fb      	strb	r3, [r7, #15]
    break;
 8012ce0:	e005      	b.n	8012cee <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012ce2:	2303      	movs	r3, #3
 8012ce4:	73fb      	strb	r3, [r7, #15]
    break;
 8012ce6:	e002      	b.n	8012cee <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012ce8:	2303      	movs	r3, #3
 8012cea:	73fb      	strb	r3, [r7, #15]
    break;
 8012cec:	bf00      	nop
  }
  return usb_status;
 8012cee:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	3710      	adds	r7, #16
 8012cf4:	46bd      	mov	sp, r7
 8012cf6:	bd80      	pop	{r7, pc}

08012cf8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012cf8:	b580      	push	{r7, lr}
 8012cfa:	b084      	sub	sp, #16
 8012cfc:	af00      	add	r7, sp, #0
 8012cfe:	6078      	str	r0, [r7, #4]
 8012d00:	460b      	mov	r3, r1
 8012d02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012d04:	2300      	movs	r3, #0
 8012d06:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d08:	2300      	movs	r3, #0
 8012d0a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8012d0c:	687b      	ldr	r3, [r7, #4]
 8012d0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012d12:	78fa      	ldrb	r2, [r7, #3]
 8012d14:	4611      	mov	r1, r2
 8012d16:	4618      	mov	r0, r3
 8012d18:	f7f5 fb5d 	bl	80083d6 <HAL_PCD_EP_ClrStall>
 8012d1c:	4603      	mov	r3, r0
 8012d1e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012d20:	7bbb      	ldrb	r3, [r7, #14]
 8012d22:	2b03      	cmp	r3, #3
 8012d24:	d816      	bhi.n	8012d54 <USBD_LL_ClearStallEP+0x5c>
 8012d26:	a201      	add	r2, pc, #4	; (adr r2, 8012d2c <USBD_LL_ClearStallEP+0x34>)
 8012d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d2c:	08012d3d 	.word	0x08012d3d
 8012d30:	08012d43 	.word	0x08012d43
 8012d34:	08012d49 	.word	0x08012d49
 8012d38:	08012d4f 	.word	0x08012d4f
    case HAL_OK :
      usb_status = USBD_OK;
 8012d3c:	2300      	movs	r3, #0
 8012d3e:	73fb      	strb	r3, [r7, #15]
    break;
 8012d40:	e00b      	b.n	8012d5a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012d42:	2303      	movs	r3, #3
 8012d44:	73fb      	strb	r3, [r7, #15]
    break;
 8012d46:	e008      	b.n	8012d5a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012d48:	2301      	movs	r3, #1
 8012d4a:	73fb      	strb	r3, [r7, #15]
    break;
 8012d4c:	e005      	b.n	8012d5a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012d4e:	2303      	movs	r3, #3
 8012d50:	73fb      	strb	r3, [r7, #15]
    break;
 8012d52:	e002      	b.n	8012d5a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8012d54:	2303      	movs	r3, #3
 8012d56:	73fb      	strb	r3, [r7, #15]
    break;
 8012d58:	bf00      	nop
  }
  return usb_status;
 8012d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	3710      	adds	r7, #16
 8012d60:	46bd      	mov	sp, r7
 8012d62:	bd80      	pop	{r7, pc}

08012d64 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d64:	b480      	push	{r7}
 8012d66:	b085      	sub	sp, #20
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	6078      	str	r0, [r7, #4]
 8012d6c:	460b      	mov	r3, r1
 8012d6e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012d76:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8012d78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	da0c      	bge.n	8012d9a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8012d80:	78fb      	ldrb	r3, [r7, #3]
 8012d82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d86:	68f9      	ldr	r1, [r7, #12]
 8012d88:	1c5a      	adds	r2, r3, #1
 8012d8a:	4613      	mov	r3, r2
 8012d8c:	009b      	lsls	r3, r3, #2
 8012d8e:	4413      	add	r3, r2
 8012d90:	00db      	lsls	r3, r3, #3
 8012d92:	440b      	add	r3, r1
 8012d94:	3302      	adds	r3, #2
 8012d96:	781b      	ldrb	r3, [r3, #0]
 8012d98:	e00b      	b.n	8012db2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8012d9a:	78fb      	ldrb	r3, [r7, #3]
 8012d9c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012da0:	68f9      	ldr	r1, [r7, #12]
 8012da2:	4613      	mov	r3, r2
 8012da4:	009b      	lsls	r3, r3, #2
 8012da6:	4413      	add	r3, r2
 8012da8:	00db      	lsls	r3, r3, #3
 8012daa:	440b      	add	r3, r1
 8012dac:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8012db0:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012db2:	4618      	mov	r0, r3
 8012db4:	3714      	adds	r7, #20
 8012db6:	46bd      	mov	sp, r7
 8012db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dbc:	4770      	bx	lr
	...

08012dc0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b084      	sub	sp, #16
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	6078      	str	r0, [r7, #4]
 8012dc8:	460b      	mov	r3, r1
 8012dca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012dcc:	2300      	movs	r3, #0
 8012dce:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012dd0:	2300      	movs	r3, #0
 8012dd2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012dda:	78fa      	ldrb	r2, [r7, #3]
 8012ddc:	4611      	mov	r1, r2
 8012dde:	4618      	mov	r0, r3
 8012de0:	f7f5 f94f 	bl	8008082 <HAL_PCD_SetAddress>
 8012de4:	4603      	mov	r3, r0
 8012de6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8012de8:	7bbb      	ldrb	r3, [r7, #14]
 8012dea:	2b03      	cmp	r3, #3
 8012dec:	d816      	bhi.n	8012e1c <USBD_LL_SetUSBAddress+0x5c>
 8012dee:	a201      	add	r2, pc, #4	; (adr r2, 8012df4 <USBD_LL_SetUSBAddress+0x34>)
 8012df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012df4:	08012e05 	.word	0x08012e05
 8012df8:	08012e0b 	.word	0x08012e0b
 8012dfc:	08012e11 	.word	0x08012e11
 8012e00:	08012e17 	.word	0x08012e17
    case HAL_OK :
      usb_status = USBD_OK;
 8012e04:	2300      	movs	r3, #0
 8012e06:	73fb      	strb	r3, [r7, #15]
    break;
 8012e08:	e00b      	b.n	8012e22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012e0a:	2303      	movs	r3, #3
 8012e0c:	73fb      	strb	r3, [r7, #15]
    break;
 8012e0e:	e008      	b.n	8012e22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012e10:	2301      	movs	r3, #1
 8012e12:	73fb      	strb	r3, [r7, #15]
    break;
 8012e14:	e005      	b.n	8012e22 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012e16:	2303      	movs	r3, #3
 8012e18:	73fb      	strb	r3, [r7, #15]
    break;
 8012e1a:	e002      	b.n	8012e22 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 8012e1c:	2303      	movs	r3, #3
 8012e1e:	73fb      	strb	r3, [r7, #15]
    break;
 8012e20:	bf00      	nop
  }
  return usb_status;
 8012e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e24:	4618      	mov	r0, r3
 8012e26:	3710      	adds	r7, #16
 8012e28:	46bd      	mov	sp, r7
 8012e2a:	bd80      	pop	{r7, pc}

08012e2c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b086      	sub	sp, #24
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	60f8      	str	r0, [r7, #12]
 8012e34:	607a      	str	r2, [r7, #4]
 8012e36:	603b      	str	r3, [r7, #0]
 8012e38:	460b      	mov	r3, r1
 8012e3a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e40:	2300      	movs	r3, #0
 8012e42:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012e44:	68fb      	ldr	r3, [r7, #12]
 8012e46:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012e4a:	7af9      	ldrb	r1, [r7, #11]
 8012e4c:	683b      	ldr	r3, [r7, #0]
 8012e4e:	687a      	ldr	r2, [r7, #4]
 8012e50:	f7f5 fa2a 	bl	80082a8 <HAL_PCD_EP_Transmit>
 8012e54:	4603      	mov	r3, r0
 8012e56:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8012e58:	7dbb      	ldrb	r3, [r7, #22]
 8012e5a:	2b03      	cmp	r3, #3
 8012e5c:	d816      	bhi.n	8012e8c <USBD_LL_Transmit+0x60>
 8012e5e:	a201      	add	r2, pc, #4	; (adr r2, 8012e64 <USBD_LL_Transmit+0x38>)
 8012e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e64:	08012e75 	.word	0x08012e75
 8012e68:	08012e7b 	.word	0x08012e7b
 8012e6c:	08012e81 	.word	0x08012e81
 8012e70:	08012e87 	.word	0x08012e87
    case HAL_OK :
      usb_status = USBD_OK;
 8012e74:	2300      	movs	r3, #0
 8012e76:	75fb      	strb	r3, [r7, #23]
    break;
 8012e78:	e00b      	b.n	8012e92 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012e7a:	2303      	movs	r3, #3
 8012e7c:	75fb      	strb	r3, [r7, #23]
    break;
 8012e7e:	e008      	b.n	8012e92 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012e80:	2301      	movs	r3, #1
 8012e82:	75fb      	strb	r3, [r7, #23]
    break;
 8012e84:	e005      	b.n	8012e92 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012e86:	2303      	movs	r3, #3
 8012e88:	75fb      	strb	r3, [r7, #23]
    break;
 8012e8a:	e002      	b.n	8012e92 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8012e8c:	2303      	movs	r3, #3
 8012e8e:	75fb      	strb	r3, [r7, #23]
    break;
 8012e90:	bf00      	nop
  }
  return usb_status;
 8012e92:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e94:	4618      	mov	r0, r3
 8012e96:	3718      	adds	r7, #24
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}

08012e9c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8012e9c:	b580      	push	{r7, lr}
 8012e9e:	b086      	sub	sp, #24
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	60f8      	str	r0, [r7, #12]
 8012ea4:	607a      	str	r2, [r7, #4]
 8012ea6:	603b      	str	r3, [r7, #0]
 8012ea8:	460b      	mov	r3, r1
 8012eaa:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012eac:	2300      	movs	r3, #0
 8012eae:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012eb4:	68fb      	ldr	r3, [r7, #12]
 8012eb6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8012eba:	7af9      	ldrb	r1, [r7, #11]
 8012ebc:	683b      	ldr	r3, [r7, #0]
 8012ebe:	687a      	ldr	r2, [r7, #4]
 8012ec0:	f7f5 f9a9 	bl	8008216 <HAL_PCD_EP_Receive>
 8012ec4:	4603      	mov	r3, r0
 8012ec6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8012ec8:	7dbb      	ldrb	r3, [r7, #22]
 8012eca:	2b03      	cmp	r3, #3
 8012ecc:	d816      	bhi.n	8012efc <USBD_LL_PrepareReceive+0x60>
 8012ece:	a201      	add	r2, pc, #4	; (adr r2, 8012ed4 <USBD_LL_PrepareReceive+0x38>)
 8012ed0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ed4:	08012ee5 	.word	0x08012ee5
 8012ed8:	08012eeb 	.word	0x08012eeb
 8012edc:	08012ef1 	.word	0x08012ef1
 8012ee0:	08012ef7 	.word	0x08012ef7
    case HAL_OK :
      usb_status = USBD_OK;
 8012ee4:	2300      	movs	r3, #0
 8012ee6:	75fb      	strb	r3, [r7, #23]
    break;
 8012ee8:	e00b      	b.n	8012f02 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012eea:	2303      	movs	r3, #3
 8012eec:	75fb      	strb	r3, [r7, #23]
    break;
 8012eee:	e008      	b.n	8012f02 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012ef0:	2301      	movs	r3, #1
 8012ef2:	75fb      	strb	r3, [r7, #23]
    break;
 8012ef4:	e005      	b.n	8012f02 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012ef6:	2303      	movs	r3, #3
 8012ef8:	75fb      	strb	r3, [r7, #23]
    break;
 8012efa:	e002      	b.n	8012f02 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8012efc:	2303      	movs	r3, #3
 8012efe:	75fb      	strb	r3, [r7, #23]
    break;
 8012f00:	bf00      	nop
  }
  return usb_status;
 8012f02:	7dfb      	ldrb	r3, [r7, #23]
}
 8012f04:	4618      	mov	r0, r3
 8012f06:	3718      	adds	r7, #24
 8012f08:	46bd      	mov	sp, r7
 8012f0a:	bd80      	pop	{r7, pc}

08012f0c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012f0c:	b580      	push	{r7, lr}
 8012f0e:	b082      	sub	sp, #8
 8012f10:	af00      	add	r7, sp, #0
 8012f12:	6078      	str	r0, [r7, #4]
 8012f14:	460b      	mov	r3, r1
 8012f16:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8012f1e:	78fa      	ldrb	r2, [r7, #3]
 8012f20:	4611      	mov	r1, r2
 8012f22:	4618      	mov	r0, r3
 8012f24:	f7f5 f9a8 	bl	8008278 <HAL_PCD_EP_GetRxCount>
 8012f28:	4603      	mov	r3, r0
}
 8012f2a:	4618      	mov	r0, r3
 8012f2c:	3708      	adds	r7, #8
 8012f2e:	46bd      	mov	sp, r7
 8012f30:	bd80      	pop	{r7, pc}
	...

08012f34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8012f34:	b580      	push	{r7, lr}
 8012f36:	b082      	sub	sp, #8
 8012f38:	af00      	add	r7, sp, #0
 8012f3a:	6078      	str	r0, [r7, #4]
 8012f3c:	460b      	mov	r3, r1
 8012f3e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8012f40:	78fb      	ldrb	r3, [r7, #3]
 8012f42:	2b00      	cmp	r3, #0
 8012f44:	d002      	beq.n	8012f4c <HAL_PCDEx_LPM_Callback+0x18>
 8012f46:	2b01      	cmp	r3, #1
 8012f48:	d013      	beq.n	8012f72 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8012f4a:	e023      	b.n	8012f94 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8012f4c:	687b      	ldr	r3, [r7, #4]
 8012f4e:	699b      	ldr	r3, [r3, #24]
 8012f50:	2b00      	cmp	r3, #0
 8012f52:	d007      	beq.n	8012f64 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8012f54:	f000 f83c 	bl	8012fd0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f58:	4b10      	ldr	r3, [pc, #64]	; (8012f9c <HAL_PCDEx_LPM_Callback+0x68>)
 8012f5a:	691b      	ldr	r3, [r3, #16]
 8012f5c:	4a0f      	ldr	r2, [pc, #60]	; (8012f9c <HAL_PCDEx_LPM_Callback+0x68>)
 8012f5e:	f023 0306 	bic.w	r3, r3, #6
 8012f62:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8012f6a:	4618      	mov	r0, r3
 8012f6c:	f7fd fdb5 	bl	8010ada <USBD_LL_Resume>
    break;
 8012f70:	e010      	b.n	8012f94 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8012f72:	687b      	ldr	r3, [r7, #4]
 8012f74:	f8d3 32f4 	ldr.w	r3, [r3, #756]	; 0x2f4
 8012f78:	4618      	mov	r0, r3
 8012f7a:	f7fd fd92 	bl	8010aa2 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	699b      	ldr	r3, [r3, #24]
 8012f82:	2b00      	cmp	r3, #0
 8012f84:	d005      	beq.n	8012f92 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012f86:	4b05      	ldr	r3, [pc, #20]	; (8012f9c <HAL_PCDEx_LPM_Callback+0x68>)
 8012f88:	691b      	ldr	r3, [r3, #16]
 8012f8a:	4a04      	ldr	r2, [pc, #16]	; (8012f9c <HAL_PCDEx_LPM_Callback+0x68>)
 8012f8c:	f043 0306 	orr.w	r3, r3, #6
 8012f90:	6113      	str	r3, [r2, #16]
    break;
 8012f92:	bf00      	nop
}
 8012f94:	bf00      	nop
 8012f96:	3708      	adds	r7, #8
 8012f98:	46bd      	mov	sp, r7
 8012f9a:	bd80      	pop	{r7, pc}
 8012f9c:	e000ed00 	.word	0xe000ed00

08012fa0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012fa0:	b480      	push	{r7}
 8012fa2:	b083      	sub	sp, #12
 8012fa4:	af00      	add	r7, sp, #0
 8012fa6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8012fa8:	4b03      	ldr	r3, [pc, #12]	; (8012fb8 <USBD_static_malloc+0x18>)
}
 8012faa:	4618      	mov	r0, r3
 8012fac:	370c      	adds	r7, #12
 8012fae:	46bd      	mov	sp, r7
 8012fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fb4:	4770      	bx	lr
 8012fb6:	bf00      	nop
 8012fb8:	20002024 	.word	0x20002024

08012fbc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012fbc:	b480      	push	{r7}
 8012fbe:	b083      	sub	sp, #12
 8012fc0:	af00      	add	r7, sp, #0
 8012fc2:	6078      	str	r0, [r7, #4]

}
 8012fc4:	bf00      	nop
 8012fc6:	370c      	adds	r7, #12
 8012fc8:	46bd      	mov	sp, r7
 8012fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fce:	4770      	bx	lr

08012fd0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8012fd0:	b580      	push	{r7, lr}
 8012fd2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8012fd4:	f7ee fc8c 	bl	80018f0 <SystemClock_Config>
}
 8012fd8:	bf00      	nop
 8012fda:	bd80      	pop	{r7, pc}

08012fdc <atoi>:
 8012fdc:	220a      	movs	r2, #10
 8012fde:	2100      	movs	r1, #0
 8012fe0:	f000 bfba 	b.w	8013f58 <strtol>

08012fe4 <malloc>:
 8012fe4:	4b02      	ldr	r3, [pc, #8]	; (8012ff0 <malloc+0xc>)
 8012fe6:	4601      	mov	r1, r0
 8012fe8:	6818      	ldr	r0, [r3, #0]
 8012fea:	f000 b82b 	b.w	8013044 <_malloc_r>
 8012fee:	bf00      	nop
 8012ff0:	200002f0 	.word	0x200002f0

08012ff4 <free>:
 8012ff4:	4b02      	ldr	r3, [pc, #8]	; (8013000 <free+0xc>)
 8012ff6:	4601      	mov	r1, r0
 8012ff8:	6818      	ldr	r0, [r3, #0]
 8012ffa:	f002 bf57 	b.w	8015eac <_free_r>
 8012ffe:	bf00      	nop
 8013000:	200002f0 	.word	0x200002f0

08013004 <sbrk_aligned>:
 8013004:	b570      	push	{r4, r5, r6, lr}
 8013006:	4e0e      	ldr	r6, [pc, #56]	; (8013040 <sbrk_aligned+0x3c>)
 8013008:	460c      	mov	r4, r1
 801300a:	6831      	ldr	r1, [r6, #0]
 801300c:	4605      	mov	r5, r0
 801300e:	b911      	cbnz	r1, 8013016 <sbrk_aligned+0x12>
 8013010:	f002 f840 	bl	8015094 <_sbrk_r>
 8013014:	6030      	str	r0, [r6, #0]
 8013016:	4621      	mov	r1, r4
 8013018:	4628      	mov	r0, r5
 801301a:	f002 f83b 	bl	8015094 <_sbrk_r>
 801301e:	1c43      	adds	r3, r0, #1
 8013020:	d00a      	beq.n	8013038 <sbrk_aligned+0x34>
 8013022:	1cc4      	adds	r4, r0, #3
 8013024:	f024 0403 	bic.w	r4, r4, #3
 8013028:	42a0      	cmp	r0, r4
 801302a:	d007      	beq.n	801303c <sbrk_aligned+0x38>
 801302c:	1a21      	subs	r1, r4, r0
 801302e:	4628      	mov	r0, r5
 8013030:	f002 f830 	bl	8015094 <_sbrk_r>
 8013034:	3001      	adds	r0, #1
 8013036:	d101      	bne.n	801303c <sbrk_aligned+0x38>
 8013038:	f04f 34ff 	mov.w	r4, #4294967295
 801303c:	4620      	mov	r0, r4
 801303e:	bd70      	pop	{r4, r5, r6, pc}
 8013040:	20002248 	.word	0x20002248

08013044 <_malloc_r>:
 8013044:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013048:	1ccd      	adds	r5, r1, #3
 801304a:	f025 0503 	bic.w	r5, r5, #3
 801304e:	3508      	adds	r5, #8
 8013050:	2d0c      	cmp	r5, #12
 8013052:	bf38      	it	cc
 8013054:	250c      	movcc	r5, #12
 8013056:	2d00      	cmp	r5, #0
 8013058:	4607      	mov	r7, r0
 801305a:	db01      	blt.n	8013060 <_malloc_r+0x1c>
 801305c:	42a9      	cmp	r1, r5
 801305e:	d905      	bls.n	801306c <_malloc_r+0x28>
 8013060:	230c      	movs	r3, #12
 8013062:	603b      	str	r3, [r7, #0]
 8013064:	2600      	movs	r6, #0
 8013066:	4630      	mov	r0, r6
 8013068:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801306c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8013140 <_malloc_r+0xfc>
 8013070:	f000 f868 	bl	8013144 <__malloc_lock>
 8013074:	f8d8 3000 	ldr.w	r3, [r8]
 8013078:	461c      	mov	r4, r3
 801307a:	bb5c      	cbnz	r4, 80130d4 <_malloc_r+0x90>
 801307c:	4629      	mov	r1, r5
 801307e:	4638      	mov	r0, r7
 8013080:	f7ff ffc0 	bl	8013004 <sbrk_aligned>
 8013084:	1c43      	adds	r3, r0, #1
 8013086:	4604      	mov	r4, r0
 8013088:	d155      	bne.n	8013136 <_malloc_r+0xf2>
 801308a:	f8d8 4000 	ldr.w	r4, [r8]
 801308e:	4626      	mov	r6, r4
 8013090:	2e00      	cmp	r6, #0
 8013092:	d145      	bne.n	8013120 <_malloc_r+0xdc>
 8013094:	2c00      	cmp	r4, #0
 8013096:	d048      	beq.n	801312a <_malloc_r+0xe6>
 8013098:	6823      	ldr	r3, [r4, #0]
 801309a:	4631      	mov	r1, r6
 801309c:	4638      	mov	r0, r7
 801309e:	eb04 0903 	add.w	r9, r4, r3
 80130a2:	f001 fff7 	bl	8015094 <_sbrk_r>
 80130a6:	4581      	cmp	r9, r0
 80130a8:	d13f      	bne.n	801312a <_malloc_r+0xe6>
 80130aa:	6821      	ldr	r1, [r4, #0]
 80130ac:	1a6d      	subs	r5, r5, r1
 80130ae:	4629      	mov	r1, r5
 80130b0:	4638      	mov	r0, r7
 80130b2:	f7ff ffa7 	bl	8013004 <sbrk_aligned>
 80130b6:	3001      	adds	r0, #1
 80130b8:	d037      	beq.n	801312a <_malloc_r+0xe6>
 80130ba:	6823      	ldr	r3, [r4, #0]
 80130bc:	442b      	add	r3, r5
 80130be:	6023      	str	r3, [r4, #0]
 80130c0:	f8d8 3000 	ldr.w	r3, [r8]
 80130c4:	2b00      	cmp	r3, #0
 80130c6:	d038      	beq.n	801313a <_malloc_r+0xf6>
 80130c8:	685a      	ldr	r2, [r3, #4]
 80130ca:	42a2      	cmp	r2, r4
 80130cc:	d12b      	bne.n	8013126 <_malloc_r+0xe2>
 80130ce:	2200      	movs	r2, #0
 80130d0:	605a      	str	r2, [r3, #4]
 80130d2:	e00f      	b.n	80130f4 <_malloc_r+0xb0>
 80130d4:	6822      	ldr	r2, [r4, #0]
 80130d6:	1b52      	subs	r2, r2, r5
 80130d8:	d41f      	bmi.n	801311a <_malloc_r+0xd6>
 80130da:	2a0b      	cmp	r2, #11
 80130dc:	d917      	bls.n	801310e <_malloc_r+0xca>
 80130de:	1961      	adds	r1, r4, r5
 80130e0:	42a3      	cmp	r3, r4
 80130e2:	6025      	str	r5, [r4, #0]
 80130e4:	bf18      	it	ne
 80130e6:	6059      	strne	r1, [r3, #4]
 80130e8:	6863      	ldr	r3, [r4, #4]
 80130ea:	bf08      	it	eq
 80130ec:	f8c8 1000 	streq.w	r1, [r8]
 80130f0:	5162      	str	r2, [r4, r5]
 80130f2:	604b      	str	r3, [r1, #4]
 80130f4:	4638      	mov	r0, r7
 80130f6:	f104 060b 	add.w	r6, r4, #11
 80130fa:	f000 f829 	bl	8013150 <__malloc_unlock>
 80130fe:	f026 0607 	bic.w	r6, r6, #7
 8013102:	1d23      	adds	r3, r4, #4
 8013104:	1af2      	subs	r2, r6, r3
 8013106:	d0ae      	beq.n	8013066 <_malloc_r+0x22>
 8013108:	1b9b      	subs	r3, r3, r6
 801310a:	50a3      	str	r3, [r4, r2]
 801310c:	e7ab      	b.n	8013066 <_malloc_r+0x22>
 801310e:	42a3      	cmp	r3, r4
 8013110:	6862      	ldr	r2, [r4, #4]
 8013112:	d1dd      	bne.n	80130d0 <_malloc_r+0x8c>
 8013114:	f8c8 2000 	str.w	r2, [r8]
 8013118:	e7ec      	b.n	80130f4 <_malloc_r+0xb0>
 801311a:	4623      	mov	r3, r4
 801311c:	6864      	ldr	r4, [r4, #4]
 801311e:	e7ac      	b.n	801307a <_malloc_r+0x36>
 8013120:	4634      	mov	r4, r6
 8013122:	6876      	ldr	r6, [r6, #4]
 8013124:	e7b4      	b.n	8013090 <_malloc_r+0x4c>
 8013126:	4613      	mov	r3, r2
 8013128:	e7cc      	b.n	80130c4 <_malloc_r+0x80>
 801312a:	230c      	movs	r3, #12
 801312c:	603b      	str	r3, [r7, #0]
 801312e:	4638      	mov	r0, r7
 8013130:	f000 f80e 	bl	8013150 <__malloc_unlock>
 8013134:	e797      	b.n	8013066 <_malloc_r+0x22>
 8013136:	6025      	str	r5, [r4, #0]
 8013138:	e7dc      	b.n	80130f4 <_malloc_r+0xb0>
 801313a:	605b      	str	r3, [r3, #4]
 801313c:	deff      	udf	#255	; 0xff
 801313e:	bf00      	nop
 8013140:	20002244 	.word	0x20002244

08013144 <__malloc_lock>:
 8013144:	4801      	ldr	r0, [pc, #4]	; (801314c <__malloc_lock+0x8>)
 8013146:	f001 bff2 	b.w	801512e <__retarget_lock_acquire_recursive>
 801314a:	bf00      	nop
 801314c:	2000238c 	.word	0x2000238c

08013150 <__malloc_unlock>:
 8013150:	4801      	ldr	r0, [pc, #4]	; (8013158 <__malloc_unlock+0x8>)
 8013152:	f001 bfed 	b.w	8015130 <__retarget_lock_release_recursive>
 8013156:	bf00      	nop
 8013158:	2000238c 	.word	0x2000238c

0801315c <sulp>:
 801315c:	b570      	push	{r4, r5, r6, lr}
 801315e:	4604      	mov	r4, r0
 8013160:	460d      	mov	r5, r1
 8013162:	ec45 4b10 	vmov	d0, r4, r5
 8013166:	4616      	mov	r6, r2
 8013168:	f003 fdc2 	bl	8016cf0 <__ulp>
 801316c:	ec51 0b10 	vmov	r0, r1, d0
 8013170:	b17e      	cbz	r6, 8013192 <sulp+0x36>
 8013172:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8013176:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801317a:	2b00      	cmp	r3, #0
 801317c:	dd09      	ble.n	8013192 <sulp+0x36>
 801317e:	051b      	lsls	r3, r3, #20
 8013180:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8013184:	2400      	movs	r4, #0
 8013186:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801318a:	4622      	mov	r2, r4
 801318c:	462b      	mov	r3, r5
 801318e:	f7ed fa33 	bl	80005f8 <__aeabi_dmul>
 8013192:	bd70      	pop	{r4, r5, r6, pc}
 8013194:	0000      	movs	r0, r0
	...

08013198 <_strtod_l>:
 8013198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801319c:	ed2d 8b02 	vpush	{d8}
 80131a0:	b09b      	sub	sp, #108	; 0x6c
 80131a2:	4604      	mov	r4, r0
 80131a4:	9213      	str	r2, [sp, #76]	; 0x4c
 80131a6:	2200      	movs	r2, #0
 80131a8:	9216      	str	r2, [sp, #88]	; 0x58
 80131aa:	460d      	mov	r5, r1
 80131ac:	f04f 0800 	mov.w	r8, #0
 80131b0:	f04f 0900 	mov.w	r9, #0
 80131b4:	460a      	mov	r2, r1
 80131b6:	9215      	str	r2, [sp, #84]	; 0x54
 80131b8:	7811      	ldrb	r1, [r2, #0]
 80131ba:	292b      	cmp	r1, #43	; 0x2b
 80131bc:	d04c      	beq.n	8013258 <_strtod_l+0xc0>
 80131be:	d83a      	bhi.n	8013236 <_strtod_l+0x9e>
 80131c0:	290d      	cmp	r1, #13
 80131c2:	d834      	bhi.n	801322e <_strtod_l+0x96>
 80131c4:	2908      	cmp	r1, #8
 80131c6:	d834      	bhi.n	8013232 <_strtod_l+0x9a>
 80131c8:	2900      	cmp	r1, #0
 80131ca:	d03d      	beq.n	8013248 <_strtod_l+0xb0>
 80131cc:	2200      	movs	r2, #0
 80131ce:	920a      	str	r2, [sp, #40]	; 0x28
 80131d0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 80131d2:	7832      	ldrb	r2, [r6, #0]
 80131d4:	2a30      	cmp	r2, #48	; 0x30
 80131d6:	f040 80b4 	bne.w	8013342 <_strtod_l+0x1aa>
 80131da:	7872      	ldrb	r2, [r6, #1]
 80131dc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80131e0:	2a58      	cmp	r2, #88	; 0x58
 80131e2:	d170      	bne.n	80132c6 <_strtod_l+0x12e>
 80131e4:	9302      	str	r3, [sp, #8]
 80131e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80131e8:	9301      	str	r3, [sp, #4]
 80131ea:	ab16      	add	r3, sp, #88	; 0x58
 80131ec:	9300      	str	r3, [sp, #0]
 80131ee:	4a8e      	ldr	r2, [pc, #568]	; (8013428 <_strtod_l+0x290>)
 80131f0:	ab17      	add	r3, sp, #92	; 0x5c
 80131f2:	a915      	add	r1, sp, #84	; 0x54
 80131f4:	4620      	mov	r0, r4
 80131f6:	f002 ff0d 	bl	8016014 <__gethex>
 80131fa:	f010 070f 	ands.w	r7, r0, #15
 80131fe:	4605      	mov	r5, r0
 8013200:	d005      	beq.n	801320e <_strtod_l+0x76>
 8013202:	2f06      	cmp	r7, #6
 8013204:	d12a      	bne.n	801325c <_strtod_l+0xc4>
 8013206:	3601      	adds	r6, #1
 8013208:	2300      	movs	r3, #0
 801320a:	9615      	str	r6, [sp, #84]	; 0x54
 801320c:	930a      	str	r3, [sp, #40]	; 0x28
 801320e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8013210:	2b00      	cmp	r3, #0
 8013212:	f040 857f 	bne.w	8013d14 <_strtod_l+0xb7c>
 8013216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013218:	b1db      	cbz	r3, 8013252 <_strtod_l+0xba>
 801321a:	4642      	mov	r2, r8
 801321c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8013220:	ec43 2b10 	vmov	d0, r2, r3
 8013224:	b01b      	add	sp, #108	; 0x6c
 8013226:	ecbd 8b02 	vpop	{d8}
 801322a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801322e:	2920      	cmp	r1, #32
 8013230:	d1cc      	bne.n	80131cc <_strtod_l+0x34>
 8013232:	3201      	adds	r2, #1
 8013234:	e7bf      	b.n	80131b6 <_strtod_l+0x1e>
 8013236:	292d      	cmp	r1, #45	; 0x2d
 8013238:	d1c8      	bne.n	80131cc <_strtod_l+0x34>
 801323a:	2101      	movs	r1, #1
 801323c:	910a      	str	r1, [sp, #40]	; 0x28
 801323e:	1c51      	adds	r1, r2, #1
 8013240:	9115      	str	r1, [sp, #84]	; 0x54
 8013242:	7852      	ldrb	r2, [r2, #1]
 8013244:	2a00      	cmp	r2, #0
 8013246:	d1c3      	bne.n	80131d0 <_strtod_l+0x38>
 8013248:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801324a:	9515      	str	r5, [sp, #84]	; 0x54
 801324c:	2b00      	cmp	r3, #0
 801324e:	f040 855f 	bne.w	8013d10 <_strtod_l+0xb78>
 8013252:	4642      	mov	r2, r8
 8013254:	464b      	mov	r3, r9
 8013256:	e7e3      	b.n	8013220 <_strtod_l+0x88>
 8013258:	2100      	movs	r1, #0
 801325a:	e7ef      	b.n	801323c <_strtod_l+0xa4>
 801325c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801325e:	b13a      	cbz	r2, 8013270 <_strtod_l+0xd8>
 8013260:	2135      	movs	r1, #53	; 0x35
 8013262:	a818      	add	r0, sp, #96	; 0x60
 8013264:	f003 fe41 	bl	8016eea <__copybits>
 8013268:	9916      	ldr	r1, [sp, #88]	; 0x58
 801326a:	4620      	mov	r0, r4
 801326c:	f003 fa14 	bl	8016698 <_Bfree>
 8013270:	3f01      	subs	r7, #1
 8013272:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8013274:	2f04      	cmp	r7, #4
 8013276:	d806      	bhi.n	8013286 <_strtod_l+0xee>
 8013278:	e8df f007 	tbb	[pc, r7]
 801327c:	201d0314 	.word	0x201d0314
 8013280:	14          	.byte	0x14
 8013281:	00          	.byte	0x00
 8013282:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8013286:	05e9      	lsls	r1, r5, #23
 8013288:	bf48      	it	mi
 801328a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 801328e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013292:	0d1b      	lsrs	r3, r3, #20
 8013294:	051b      	lsls	r3, r3, #20
 8013296:	2b00      	cmp	r3, #0
 8013298:	d1b9      	bne.n	801320e <_strtod_l+0x76>
 801329a:	f001 ff1d 	bl	80150d8 <__errno>
 801329e:	2322      	movs	r3, #34	; 0x22
 80132a0:	6003      	str	r3, [r0, #0]
 80132a2:	e7b4      	b.n	801320e <_strtod_l+0x76>
 80132a4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 80132a8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80132ac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80132b0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80132b4:	e7e7      	b.n	8013286 <_strtod_l+0xee>
 80132b6:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8013430 <_strtod_l+0x298>
 80132ba:	e7e4      	b.n	8013286 <_strtod_l+0xee>
 80132bc:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80132c0:	f04f 38ff 	mov.w	r8, #4294967295
 80132c4:	e7df      	b.n	8013286 <_strtod_l+0xee>
 80132c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80132c8:	1c5a      	adds	r2, r3, #1
 80132ca:	9215      	str	r2, [sp, #84]	; 0x54
 80132cc:	785b      	ldrb	r3, [r3, #1]
 80132ce:	2b30      	cmp	r3, #48	; 0x30
 80132d0:	d0f9      	beq.n	80132c6 <_strtod_l+0x12e>
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d09b      	beq.n	801320e <_strtod_l+0x76>
 80132d6:	2301      	movs	r3, #1
 80132d8:	f04f 0a00 	mov.w	sl, #0
 80132dc:	9304      	str	r3, [sp, #16]
 80132de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80132e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80132e2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 80132e6:	46d3      	mov	fp, sl
 80132e8:	220a      	movs	r2, #10
 80132ea:	9815      	ldr	r0, [sp, #84]	; 0x54
 80132ec:	7806      	ldrb	r6, [r0, #0]
 80132ee:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80132f2:	b2d9      	uxtb	r1, r3
 80132f4:	2909      	cmp	r1, #9
 80132f6:	d926      	bls.n	8013346 <_strtod_l+0x1ae>
 80132f8:	494c      	ldr	r1, [pc, #304]	; (801342c <_strtod_l+0x294>)
 80132fa:	2201      	movs	r2, #1
 80132fc:	f001 fe0d 	bl	8014f1a <strncmp>
 8013300:	2800      	cmp	r0, #0
 8013302:	d030      	beq.n	8013366 <_strtod_l+0x1ce>
 8013304:	2000      	movs	r0, #0
 8013306:	4632      	mov	r2, r6
 8013308:	9005      	str	r0, [sp, #20]
 801330a:	465e      	mov	r6, fp
 801330c:	4603      	mov	r3, r0
 801330e:	2a65      	cmp	r2, #101	; 0x65
 8013310:	d001      	beq.n	8013316 <_strtod_l+0x17e>
 8013312:	2a45      	cmp	r2, #69	; 0x45
 8013314:	d113      	bne.n	801333e <_strtod_l+0x1a6>
 8013316:	b91e      	cbnz	r6, 8013320 <_strtod_l+0x188>
 8013318:	9a04      	ldr	r2, [sp, #16]
 801331a:	4302      	orrs	r2, r0
 801331c:	d094      	beq.n	8013248 <_strtod_l+0xb0>
 801331e:	2600      	movs	r6, #0
 8013320:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8013322:	1c6a      	adds	r2, r5, #1
 8013324:	9215      	str	r2, [sp, #84]	; 0x54
 8013326:	786a      	ldrb	r2, [r5, #1]
 8013328:	2a2b      	cmp	r2, #43	; 0x2b
 801332a:	d074      	beq.n	8013416 <_strtod_l+0x27e>
 801332c:	2a2d      	cmp	r2, #45	; 0x2d
 801332e:	d078      	beq.n	8013422 <_strtod_l+0x28a>
 8013330:	f04f 0c00 	mov.w	ip, #0
 8013334:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8013338:	2909      	cmp	r1, #9
 801333a:	d97f      	bls.n	801343c <_strtod_l+0x2a4>
 801333c:	9515      	str	r5, [sp, #84]	; 0x54
 801333e:	2700      	movs	r7, #0
 8013340:	e09e      	b.n	8013480 <_strtod_l+0x2e8>
 8013342:	2300      	movs	r3, #0
 8013344:	e7c8      	b.n	80132d8 <_strtod_l+0x140>
 8013346:	f1bb 0f08 	cmp.w	fp, #8
 801334a:	bfd8      	it	le
 801334c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801334e:	f100 0001 	add.w	r0, r0, #1
 8013352:	bfda      	itte	le
 8013354:	fb02 3301 	mlale	r3, r2, r1, r3
 8013358:	9309      	strle	r3, [sp, #36]	; 0x24
 801335a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 801335e:	f10b 0b01 	add.w	fp, fp, #1
 8013362:	9015      	str	r0, [sp, #84]	; 0x54
 8013364:	e7c1      	b.n	80132ea <_strtod_l+0x152>
 8013366:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013368:	1c5a      	adds	r2, r3, #1
 801336a:	9215      	str	r2, [sp, #84]	; 0x54
 801336c:	785a      	ldrb	r2, [r3, #1]
 801336e:	f1bb 0f00 	cmp.w	fp, #0
 8013372:	d037      	beq.n	80133e4 <_strtod_l+0x24c>
 8013374:	9005      	str	r0, [sp, #20]
 8013376:	465e      	mov	r6, fp
 8013378:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 801337c:	2b09      	cmp	r3, #9
 801337e:	d912      	bls.n	80133a6 <_strtod_l+0x20e>
 8013380:	2301      	movs	r3, #1
 8013382:	e7c4      	b.n	801330e <_strtod_l+0x176>
 8013384:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013386:	1c5a      	adds	r2, r3, #1
 8013388:	9215      	str	r2, [sp, #84]	; 0x54
 801338a:	785a      	ldrb	r2, [r3, #1]
 801338c:	3001      	adds	r0, #1
 801338e:	2a30      	cmp	r2, #48	; 0x30
 8013390:	d0f8      	beq.n	8013384 <_strtod_l+0x1ec>
 8013392:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8013396:	2b08      	cmp	r3, #8
 8013398:	f200 84c1 	bhi.w	8013d1e <_strtod_l+0xb86>
 801339c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801339e:	9005      	str	r0, [sp, #20]
 80133a0:	2000      	movs	r0, #0
 80133a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80133a4:	4606      	mov	r6, r0
 80133a6:	3a30      	subs	r2, #48	; 0x30
 80133a8:	f100 0301 	add.w	r3, r0, #1
 80133ac:	d014      	beq.n	80133d8 <_strtod_l+0x240>
 80133ae:	9905      	ldr	r1, [sp, #20]
 80133b0:	4419      	add	r1, r3
 80133b2:	9105      	str	r1, [sp, #20]
 80133b4:	4633      	mov	r3, r6
 80133b6:	eb00 0c06 	add.w	ip, r0, r6
 80133ba:	210a      	movs	r1, #10
 80133bc:	4563      	cmp	r3, ip
 80133be:	d113      	bne.n	80133e8 <_strtod_l+0x250>
 80133c0:	1833      	adds	r3, r6, r0
 80133c2:	2b08      	cmp	r3, #8
 80133c4:	f106 0601 	add.w	r6, r6, #1
 80133c8:	4406      	add	r6, r0
 80133ca:	dc1a      	bgt.n	8013402 <_strtod_l+0x26a>
 80133cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80133ce:	230a      	movs	r3, #10
 80133d0:	fb03 2301 	mla	r3, r3, r1, r2
 80133d4:	9309      	str	r3, [sp, #36]	; 0x24
 80133d6:	2300      	movs	r3, #0
 80133d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80133da:	1c51      	adds	r1, r2, #1
 80133dc:	9115      	str	r1, [sp, #84]	; 0x54
 80133de:	7852      	ldrb	r2, [r2, #1]
 80133e0:	4618      	mov	r0, r3
 80133e2:	e7c9      	b.n	8013378 <_strtod_l+0x1e0>
 80133e4:	4658      	mov	r0, fp
 80133e6:	e7d2      	b.n	801338e <_strtod_l+0x1f6>
 80133e8:	2b08      	cmp	r3, #8
 80133ea:	f103 0301 	add.w	r3, r3, #1
 80133ee:	dc03      	bgt.n	80133f8 <_strtod_l+0x260>
 80133f0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80133f2:	434f      	muls	r7, r1
 80133f4:	9709      	str	r7, [sp, #36]	; 0x24
 80133f6:	e7e1      	b.n	80133bc <_strtod_l+0x224>
 80133f8:	2b10      	cmp	r3, #16
 80133fa:	bfd8      	it	le
 80133fc:	fb01 fa0a 	mulle.w	sl, r1, sl
 8013400:	e7dc      	b.n	80133bc <_strtod_l+0x224>
 8013402:	2e10      	cmp	r6, #16
 8013404:	bfdc      	itt	le
 8013406:	230a      	movle	r3, #10
 8013408:	fb03 2a0a 	mlale	sl, r3, sl, r2
 801340c:	e7e3      	b.n	80133d6 <_strtod_l+0x23e>
 801340e:	2300      	movs	r3, #0
 8013410:	9305      	str	r3, [sp, #20]
 8013412:	2301      	movs	r3, #1
 8013414:	e780      	b.n	8013318 <_strtod_l+0x180>
 8013416:	f04f 0c00 	mov.w	ip, #0
 801341a:	1caa      	adds	r2, r5, #2
 801341c:	9215      	str	r2, [sp, #84]	; 0x54
 801341e:	78aa      	ldrb	r2, [r5, #2]
 8013420:	e788      	b.n	8013334 <_strtod_l+0x19c>
 8013422:	f04f 0c01 	mov.w	ip, #1
 8013426:	e7f8      	b.n	801341a <_strtod_l+0x282>
 8013428:	0801abf0 	.word	0x0801abf0
 801342c:	0801abec 	.word	0x0801abec
 8013430:	7ff00000 	.word	0x7ff00000
 8013434:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013436:	1c51      	adds	r1, r2, #1
 8013438:	9115      	str	r1, [sp, #84]	; 0x54
 801343a:	7852      	ldrb	r2, [r2, #1]
 801343c:	2a30      	cmp	r2, #48	; 0x30
 801343e:	d0f9      	beq.n	8013434 <_strtod_l+0x29c>
 8013440:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8013444:	2908      	cmp	r1, #8
 8013446:	f63f af7a 	bhi.w	801333e <_strtod_l+0x1a6>
 801344a:	3a30      	subs	r2, #48	; 0x30
 801344c:	9208      	str	r2, [sp, #32]
 801344e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013450:	920c      	str	r2, [sp, #48]	; 0x30
 8013452:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013454:	1c57      	adds	r7, r2, #1
 8013456:	9715      	str	r7, [sp, #84]	; 0x54
 8013458:	7852      	ldrb	r2, [r2, #1]
 801345a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801345e:	f1be 0f09 	cmp.w	lr, #9
 8013462:	d938      	bls.n	80134d6 <_strtod_l+0x33e>
 8013464:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013466:	1a7f      	subs	r7, r7, r1
 8013468:	2f08      	cmp	r7, #8
 801346a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 801346e:	dc03      	bgt.n	8013478 <_strtod_l+0x2e0>
 8013470:	9908      	ldr	r1, [sp, #32]
 8013472:	428f      	cmp	r7, r1
 8013474:	bfa8      	it	ge
 8013476:	460f      	movge	r7, r1
 8013478:	f1bc 0f00 	cmp.w	ip, #0
 801347c:	d000      	beq.n	8013480 <_strtod_l+0x2e8>
 801347e:	427f      	negs	r7, r7
 8013480:	2e00      	cmp	r6, #0
 8013482:	d14f      	bne.n	8013524 <_strtod_l+0x38c>
 8013484:	9904      	ldr	r1, [sp, #16]
 8013486:	4301      	orrs	r1, r0
 8013488:	f47f aec1 	bne.w	801320e <_strtod_l+0x76>
 801348c:	2b00      	cmp	r3, #0
 801348e:	f47f aedb 	bne.w	8013248 <_strtod_l+0xb0>
 8013492:	2a69      	cmp	r2, #105	; 0x69
 8013494:	d029      	beq.n	80134ea <_strtod_l+0x352>
 8013496:	dc26      	bgt.n	80134e6 <_strtod_l+0x34e>
 8013498:	2a49      	cmp	r2, #73	; 0x49
 801349a:	d026      	beq.n	80134ea <_strtod_l+0x352>
 801349c:	2a4e      	cmp	r2, #78	; 0x4e
 801349e:	f47f aed3 	bne.w	8013248 <_strtod_l+0xb0>
 80134a2:	499b      	ldr	r1, [pc, #620]	; (8013710 <_strtod_l+0x578>)
 80134a4:	a815      	add	r0, sp, #84	; 0x54
 80134a6:	f002 fff5 	bl	8016494 <__match>
 80134aa:	2800      	cmp	r0, #0
 80134ac:	f43f aecc 	beq.w	8013248 <_strtod_l+0xb0>
 80134b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80134b2:	781b      	ldrb	r3, [r3, #0]
 80134b4:	2b28      	cmp	r3, #40	; 0x28
 80134b6:	d12f      	bne.n	8013518 <_strtod_l+0x380>
 80134b8:	4996      	ldr	r1, [pc, #600]	; (8013714 <_strtod_l+0x57c>)
 80134ba:	aa18      	add	r2, sp, #96	; 0x60
 80134bc:	a815      	add	r0, sp, #84	; 0x54
 80134be:	f002 fffd 	bl	80164bc <__hexnan>
 80134c2:	2805      	cmp	r0, #5
 80134c4:	d128      	bne.n	8013518 <_strtod_l+0x380>
 80134c6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80134c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80134cc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80134d0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80134d4:	e69b      	b.n	801320e <_strtod_l+0x76>
 80134d6:	9f08      	ldr	r7, [sp, #32]
 80134d8:	210a      	movs	r1, #10
 80134da:	fb01 2107 	mla	r1, r1, r7, r2
 80134de:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80134e2:	9208      	str	r2, [sp, #32]
 80134e4:	e7b5      	b.n	8013452 <_strtod_l+0x2ba>
 80134e6:	2a6e      	cmp	r2, #110	; 0x6e
 80134e8:	e7d9      	b.n	801349e <_strtod_l+0x306>
 80134ea:	498b      	ldr	r1, [pc, #556]	; (8013718 <_strtod_l+0x580>)
 80134ec:	a815      	add	r0, sp, #84	; 0x54
 80134ee:	f002 ffd1 	bl	8016494 <__match>
 80134f2:	2800      	cmp	r0, #0
 80134f4:	f43f aea8 	beq.w	8013248 <_strtod_l+0xb0>
 80134f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80134fa:	4988      	ldr	r1, [pc, #544]	; (801371c <_strtod_l+0x584>)
 80134fc:	3b01      	subs	r3, #1
 80134fe:	a815      	add	r0, sp, #84	; 0x54
 8013500:	9315      	str	r3, [sp, #84]	; 0x54
 8013502:	f002 ffc7 	bl	8016494 <__match>
 8013506:	b910      	cbnz	r0, 801350e <_strtod_l+0x376>
 8013508:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801350a:	3301      	adds	r3, #1
 801350c:	9315      	str	r3, [sp, #84]	; 0x54
 801350e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 801372c <_strtod_l+0x594>
 8013512:	f04f 0800 	mov.w	r8, #0
 8013516:	e67a      	b.n	801320e <_strtod_l+0x76>
 8013518:	4881      	ldr	r0, [pc, #516]	; (8013720 <_strtod_l+0x588>)
 801351a:	f001 fe21 	bl	8015160 <nan>
 801351e:	ec59 8b10 	vmov	r8, r9, d0
 8013522:	e674      	b.n	801320e <_strtod_l+0x76>
 8013524:	9b05      	ldr	r3, [sp, #20]
 8013526:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013528:	1afb      	subs	r3, r7, r3
 801352a:	f1bb 0f00 	cmp.w	fp, #0
 801352e:	bf08      	it	eq
 8013530:	46b3      	moveq	fp, r6
 8013532:	2e10      	cmp	r6, #16
 8013534:	9308      	str	r3, [sp, #32]
 8013536:	4635      	mov	r5, r6
 8013538:	bfa8      	it	ge
 801353a:	2510      	movge	r5, #16
 801353c:	f7ec ffe2 	bl	8000504 <__aeabi_ui2d>
 8013540:	2e09      	cmp	r6, #9
 8013542:	4680      	mov	r8, r0
 8013544:	4689      	mov	r9, r1
 8013546:	dd13      	ble.n	8013570 <_strtod_l+0x3d8>
 8013548:	4b76      	ldr	r3, [pc, #472]	; (8013724 <_strtod_l+0x58c>)
 801354a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801354e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013552:	f7ed f851 	bl	80005f8 <__aeabi_dmul>
 8013556:	4680      	mov	r8, r0
 8013558:	4650      	mov	r0, sl
 801355a:	4689      	mov	r9, r1
 801355c:	f7ec ffd2 	bl	8000504 <__aeabi_ui2d>
 8013560:	4602      	mov	r2, r0
 8013562:	460b      	mov	r3, r1
 8013564:	4640      	mov	r0, r8
 8013566:	4649      	mov	r1, r9
 8013568:	f7ec fe90 	bl	800028c <__adddf3>
 801356c:	4680      	mov	r8, r0
 801356e:	4689      	mov	r9, r1
 8013570:	2e0f      	cmp	r6, #15
 8013572:	dc38      	bgt.n	80135e6 <_strtod_l+0x44e>
 8013574:	9b08      	ldr	r3, [sp, #32]
 8013576:	2b00      	cmp	r3, #0
 8013578:	f43f ae49 	beq.w	801320e <_strtod_l+0x76>
 801357c:	dd24      	ble.n	80135c8 <_strtod_l+0x430>
 801357e:	2b16      	cmp	r3, #22
 8013580:	dc0b      	bgt.n	801359a <_strtod_l+0x402>
 8013582:	4968      	ldr	r1, [pc, #416]	; (8013724 <_strtod_l+0x58c>)
 8013584:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013588:	e9d1 0100 	ldrd	r0, r1, [r1]
 801358c:	4642      	mov	r2, r8
 801358e:	464b      	mov	r3, r9
 8013590:	f7ed f832 	bl	80005f8 <__aeabi_dmul>
 8013594:	4680      	mov	r8, r0
 8013596:	4689      	mov	r9, r1
 8013598:	e639      	b.n	801320e <_strtod_l+0x76>
 801359a:	9a08      	ldr	r2, [sp, #32]
 801359c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 80135a0:	4293      	cmp	r3, r2
 80135a2:	db20      	blt.n	80135e6 <_strtod_l+0x44e>
 80135a4:	4c5f      	ldr	r4, [pc, #380]	; (8013724 <_strtod_l+0x58c>)
 80135a6:	f1c6 060f 	rsb	r6, r6, #15
 80135aa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 80135ae:	4642      	mov	r2, r8
 80135b0:	464b      	mov	r3, r9
 80135b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80135b6:	f7ed f81f 	bl	80005f8 <__aeabi_dmul>
 80135ba:	9b08      	ldr	r3, [sp, #32]
 80135bc:	1b9e      	subs	r6, r3, r6
 80135be:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 80135c2:	e9d4 2300 	ldrd	r2, r3, [r4]
 80135c6:	e7e3      	b.n	8013590 <_strtod_l+0x3f8>
 80135c8:	9b08      	ldr	r3, [sp, #32]
 80135ca:	3316      	adds	r3, #22
 80135cc:	db0b      	blt.n	80135e6 <_strtod_l+0x44e>
 80135ce:	9b05      	ldr	r3, [sp, #20]
 80135d0:	1bdf      	subs	r7, r3, r7
 80135d2:	4b54      	ldr	r3, [pc, #336]	; (8013724 <_strtod_l+0x58c>)
 80135d4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80135d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80135dc:	4640      	mov	r0, r8
 80135de:	4649      	mov	r1, r9
 80135e0:	f7ed f934 	bl	800084c <__aeabi_ddiv>
 80135e4:	e7d6      	b.n	8013594 <_strtod_l+0x3fc>
 80135e6:	9b08      	ldr	r3, [sp, #32]
 80135e8:	1b75      	subs	r5, r6, r5
 80135ea:	441d      	add	r5, r3
 80135ec:	2d00      	cmp	r5, #0
 80135ee:	dd70      	ble.n	80136d2 <_strtod_l+0x53a>
 80135f0:	f015 030f 	ands.w	r3, r5, #15
 80135f4:	d00a      	beq.n	801360c <_strtod_l+0x474>
 80135f6:	494b      	ldr	r1, [pc, #300]	; (8013724 <_strtod_l+0x58c>)
 80135f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80135fc:	4642      	mov	r2, r8
 80135fe:	464b      	mov	r3, r9
 8013600:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013604:	f7ec fff8 	bl	80005f8 <__aeabi_dmul>
 8013608:	4680      	mov	r8, r0
 801360a:	4689      	mov	r9, r1
 801360c:	f035 050f 	bics.w	r5, r5, #15
 8013610:	d04d      	beq.n	80136ae <_strtod_l+0x516>
 8013612:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 8013616:	dd22      	ble.n	801365e <_strtod_l+0x4c6>
 8013618:	2500      	movs	r5, #0
 801361a:	46ab      	mov	fp, r5
 801361c:	9509      	str	r5, [sp, #36]	; 0x24
 801361e:	9505      	str	r5, [sp, #20]
 8013620:	2322      	movs	r3, #34	; 0x22
 8013622:	f8df 9108 	ldr.w	r9, [pc, #264]	; 801372c <_strtod_l+0x594>
 8013626:	6023      	str	r3, [r4, #0]
 8013628:	f04f 0800 	mov.w	r8, #0
 801362c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801362e:	2b00      	cmp	r3, #0
 8013630:	f43f aded 	beq.w	801320e <_strtod_l+0x76>
 8013634:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013636:	4620      	mov	r0, r4
 8013638:	f003 f82e 	bl	8016698 <_Bfree>
 801363c:	9905      	ldr	r1, [sp, #20]
 801363e:	4620      	mov	r0, r4
 8013640:	f003 f82a 	bl	8016698 <_Bfree>
 8013644:	4659      	mov	r1, fp
 8013646:	4620      	mov	r0, r4
 8013648:	f003 f826 	bl	8016698 <_Bfree>
 801364c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801364e:	4620      	mov	r0, r4
 8013650:	f003 f822 	bl	8016698 <_Bfree>
 8013654:	4629      	mov	r1, r5
 8013656:	4620      	mov	r0, r4
 8013658:	f003 f81e 	bl	8016698 <_Bfree>
 801365c:	e5d7      	b.n	801320e <_strtod_l+0x76>
 801365e:	4b32      	ldr	r3, [pc, #200]	; (8013728 <_strtod_l+0x590>)
 8013660:	9304      	str	r3, [sp, #16]
 8013662:	2300      	movs	r3, #0
 8013664:	112d      	asrs	r5, r5, #4
 8013666:	4640      	mov	r0, r8
 8013668:	4649      	mov	r1, r9
 801366a:	469a      	mov	sl, r3
 801366c:	2d01      	cmp	r5, #1
 801366e:	dc21      	bgt.n	80136b4 <_strtod_l+0x51c>
 8013670:	b10b      	cbz	r3, 8013676 <_strtod_l+0x4de>
 8013672:	4680      	mov	r8, r0
 8013674:	4689      	mov	r9, r1
 8013676:	492c      	ldr	r1, [pc, #176]	; (8013728 <_strtod_l+0x590>)
 8013678:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 801367c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8013680:	4642      	mov	r2, r8
 8013682:	464b      	mov	r3, r9
 8013684:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013688:	f7ec ffb6 	bl	80005f8 <__aeabi_dmul>
 801368c:	4b27      	ldr	r3, [pc, #156]	; (801372c <_strtod_l+0x594>)
 801368e:	460a      	mov	r2, r1
 8013690:	400b      	ands	r3, r1
 8013692:	4927      	ldr	r1, [pc, #156]	; (8013730 <_strtod_l+0x598>)
 8013694:	428b      	cmp	r3, r1
 8013696:	4680      	mov	r8, r0
 8013698:	d8be      	bhi.n	8013618 <_strtod_l+0x480>
 801369a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801369e:	428b      	cmp	r3, r1
 80136a0:	bf86      	itte	hi
 80136a2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 8013734 <_strtod_l+0x59c>
 80136a6:	f04f 38ff 	movhi.w	r8, #4294967295
 80136aa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80136ae:	2300      	movs	r3, #0
 80136b0:	9304      	str	r3, [sp, #16]
 80136b2:	e07b      	b.n	80137ac <_strtod_l+0x614>
 80136b4:	07ea      	lsls	r2, r5, #31
 80136b6:	d505      	bpl.n	80136c4 <_strtod_l+0x52c>
 80136b8:	9b04      	ldr	r3, [sp, #16]
 80136ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136be:	f7ec ff9b 	bl	80005f8 <__aeabi_dmul>
 80136c2:	2301      	movs	r3, #1
 80136c4:	9a04      	ldr	r2, [sp, #16]
 80136c6:	3208      	adds	r2, #8
 80136c8:	f10a 0a01 	add.w	sl, sl, #1
 80136cc:	106d      	asrs	r5, r5, #1
 80136ce:	9204      	str	r2, [sp, #16]
 80136d0:	e7cc      	b.n	801366c <_strtod_l+0x4d4>
 80136d2:	d0ec      	beq.n	80136ae <_strtod_l+0x516>
 80136d4:	426d      	negs	r5, r5
 80136d6:	f015 020f 	ands.w	r2, r5, #15
 80136da:	d00a      	beq.n	80136f2 <_strtod_l+0x55a>
 80136dc:	4b11      	ldr	r3, [pc, #68]	; (8013724 <_strtod_l+0x58c>)
 80136de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80136e2:	4640      	mov	r0, r8
 80136e4:	4649      	mov	r1, r9
 80136e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80136ea:	f7ed f8af 	bl	800084c <__aeabi_ddiv>
 80136ee:	4680      	mov	r8, r0
 80136f0:	4689      	mov	r9, r1
 80136f2:	112d      	asrs	r5, r5, #4
 80136f4:	d0db      	beq.n	80136ae <_strtod_l+0x516>
 80136f6:	2d1f      	cmp	r5, #31
 80136f8:	dd1e      	ble.n	8013738 <_strtod_l+0x5a0>
 80136fa:	2500      	movs	r5, #0
 80136fc:	46ab      	mov	fp, r5
 80136fe:	9509      	str	r5, [sp, #36]	; 0x24
 8013700:	9505      	str	r5, [sp, #20]
 8013702:	2322      	movs	r3, #34	; 0x22
 8013704:	f04f 0800 	mov.w	r8, #0
 8013708:	f04f 0900 	mov.w	r9, #0
 801370c:	6023      	str	r3, [r4, #0]
 801370e:	e78d      	b.n	801362c <_strtod_l+0x494>
 8013710:	0801ad4e 	.word	0x0801ad4e
 8013714:	0801ac04 	.word	0x0801ac04
 8013718:	0801ad46 	.word	0x0801ad46
 801371c:	0801ae32 	.word	0x0801ae32
 8013720:	0801ae2e 	.word	0x0801ae2e
 8013724:	0801af88 	.word	0x0801af88
 8013728:	0801af60 	.word	0x0801af60
 801372c:	7ff00000 	.word	0x7ff00000
 8013730:	7ca00000 	.word	0x7ca00000
 8013734:	7fefffff 	.word	0x7fefffff
 8013738:	f015 0310 	ands.w	r3, r5, #16
 801373c:	bf18      	it	ne
 801373e:	236a      	movne	r3, #106	; 0x6a
 8013740:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8013ae4 <_strtod_l+0x94c>
 8013744:	9304      	str	r3, [sp, #16]
 8013746:	4640      	mov	r0, r8
 8013748:	4649      	mov	r1, r9
 801374a:	2300      	movs	r3, #0
 801374c:	07ea      	lsls	r2, r5, #31
 801374e:	d504      	bpl.n	801375a <_strtod_l+0x5c2>
 8013750:	e9da 2300 	ldrd	r2, r3, [sl]
 8013754:	f7ec ff50 	bl	80005f8 <__aeabi_dmul>
 8013758:	2301      	movs	r3, #1
 801375a:	106d      	asrs	r5, r5, #1
 801375c:	f10a 0a08 	add.w	sl, sl, #8
 8013760:	d1f4      	bne.n	801374c <_strtod_l+0x5b4>
 8013762:	b10b      	cbz	r3, 8013768 <_strtod_l+0x5d0>
 8013764:	4680      	mov	r8, r0
 8013766:	4689      	mov	r9, r1
 8013768:	9b04      	ldr	r3, [sp, #16]
 801376a:	b1bb      	cbz	r3, 801379c <_strtod_l+0x604>
 801376c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8013770:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013774:	2b00      	cmp	r3, #0
 8013776:	4649      	mov	r1, r9
 8013778:	dd10      	ble.n	801379c <_strtod_l+0x604>
 801377a:	2b1f      	cmp	r3, #31
 801377c:	f340 811e 	ble.w	80139bc <_strtod_l+0x824>
 8013780:	2b34      	cmp	r3, #52	; 0x34
 8013782:	bfde      	ittt	le
 8013784:	f04f 33ff 	movle.w	r3, #4294967295
 8013788:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 801378c:	4093      	lslle	r3, r2
 801378e:	f04f 0800 	mov.w	r8, #0
 8013792:	bfcc      	ite	gt
 8013794:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8013798:	ea03 0901 	andle.w	r9, r3, r1
 801379c:	2200      	movs	r2, #0
 801379e:	2300      	movs	r3, #0
 80137a0:	4640      	mov	r0, r8
 80137a2:	4649      	mov	r1, r9
 80137a4:	f7ed f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80137a8:	2800      	cmp	r0, #0
 80137aa:	d1a6      	bne.n	80136fa <_strtod_l+0x562>
 80137ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137ae:	9300      	str	r3, [sp, #0]
 80137b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80137b2:	4633      	mov	r3, r6
 80137b4:	465a      	mov	r2, fp
 80137b6:	4620      	mov	r0, r4
 80137b8:	f002 ffd6 	bl	8016768 <__s2b>
 80137bc:	9009      	str	r0, [sp, #36]	; 0x24
 80137be:	2800      	cmp	r0, #0
 80137c0:	f43f af2a 	beq.w	8013618 <_strtod_l+0x480>
 80137c4:	9a08      	ldr	r2, [sp, #32]
 80137c6:	9b05      	ldr	r3, [sp, #20]
 80137c8:	2a00      	cmp	r2, #0
 80137ca:	eba3 0307 	sub.w	r3, r3, r7
 80137ce:	bfa8      	it	ge
 80137d0:	2300      	movge	r3, #0
 80137d2:	930c      	str	r3, [sp, #48]	; 0x30
 80137d4:	2500      	movs	r5, #0
 80137d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80137da:	9312      	str	r3, [sp, #72]	; 0x48
 80137dc:	46ab      	mov	fp, r5
 80137de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137e0:	4620      	mov	r0, r4
 80137e2:	6859      	ldr	r1, [r3, #4]
 80137e4:	f002 ff18 	bl	8016618 <_Balloc>
 80137e8:	9005      	str	r0, [sp, #20]
 80137ea:	2800      	cmp	r0, #0
 80137ec:	f43f af18 	beq.w	8013620 <_strtod_l+0x488>
 80137f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80137f2:	691a      	ldr	r2, [r3, #16]
 80137f4:	3202      	adds	r2, #2
 80137f6:	f103 010c 	add.w	r1, r3, #12
 80137fa:	0092      	lsls	r2, r2, #2
 80137fc:	300c      	adds	r0, #12
 80137fe:	f001 fca0 	bl	8015142 <memcpy>
 8013802:	ec49 8b10 	vmov	d0, r8, r9
 8013806:	aa18      	add	r2, sp, #96	; 0x60
 8013808:	a917      	add	r1, sp, #92	; 0x5c
 801380a:	4620      	mov	r0, r4
 801380c:	f003 fae0 	bl	8016dd0 <__d2b>
 8013810:	ec49 8b18 	vmov	d8, r8, r9
 8013814:	9016      	str	r0, [sp, #88]	; 0x58
 8013816:	2800      	cmp	r0, #0
 8013818:	f43f af02 	beq.w	8013620 <_strtod_l+0x488>
 801381c:	2101      	movs	r1, #1
 801381e:	4620      	mov	r0, r4
 8013820:	f003 f83a 	bl	8016898 <__i2b>
 8013824:	4683      	mov	fp, r0
 8013826:	2800      	cmp	r0, #0
 8013828:	f43f aefa 	beq.w	8013620 <_strtod_l+0x488>
 801382c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801382e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8013830:	2e00      	cmp	r6, #0
 8013832:	bfab      	itete	ge
 8013834:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 8013836:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 8013838:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801383a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 801383e:	bfac      	ite	ge
 8013840:	eb06 0a03 	addge.w	sl, r6, r3
 8013844:	1b9f      	sublt	r7, r3, r6
 8013846:	9b04      	ldr	r3, [sp, #16]
 8013848:	1af6      	subs	r6, r6, r3
 801384a:	4416      	add	r6, r2
 801384c:	4ba0      	ldr	r3, [pc, #640]	; (8013ad0 <_strtod_l+0x938>)
 801384e:	3e01      	subs	r6, #1
 8013850:	429e      	cmp	r6, r3
 8013852:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013856:	f280 80c4 	bge.w	80139e2 <_strtod_l+0x84a>
 801385a:	1b9b      	subs	r3, r3, r6
 801385c:	2b1f      	cmp	r3, #31
 801385e:	eba2 0203 	sub.w	r2, r2, r3
 8013862:	f04f 0101 	mov.w	r1, #1
 8013866:	f300 80b0 	bgt.w	80139ca <_strtod_l+0x832>
 801386a:	fa01 f303 	lsl.w	r3, r1, r3
 801386e:	930e      	str	r3, [sp, #56]	; 0x38
 8013870:	2300      	movs	r3, #0
 8013872:	930d      	str	r3, [sp, #52]	; 0x34
 8013874:	eb0a 0602 	add.w	r6, sl, r2
 8013878:	9b04      	ldr	r3, [sp, #16]
 801387a:	45b2      	cmp	sl, r6
 801387c:	4417      	add	r7, r2
 801387e:	441f      	add	r7, r3
 8013880:	4653      	mov	r3, sl
 8013882:	bfa8      	it	ge
 8013884:	4633      	movge	r3, r6
 8013886:	42bb      	cmp	r3, r7
 8013888:	bfa8      	it	ge
 801388a:	463b      	movge	r3, r7
 801388c:	2b00      	cmp	r3, #0
 801388e:	bfc2      	ittt	gt
 8013890:	1af6      	subgt	r6, r6, r3
 8013892:	1aff      	subgt	r7, r7, r3
 8013894:	ebaa 0a03 	subgt.w	sl, sl, r3
 8013898:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801389a:	2b00      	cmp	r3, #0
 801389c:	dd17      	ble.n	80138ce <_strtod_l+0x736>
 801389e:	4659      	mov	r1, fp
 80138a0:	461a      	mov	r2, r3
 80138a2:	4620      	mov	r0, r4
 80138a4:	f003 f8b8 	bl	8016a18 <__pow5mult>
 80138a8:	4683      	mov	fp, r0
 80138aa:	2800      	cmp	r0, #0
 80138ac:	f43f aeb8 	beq.w	8013620 <_strtod_l+0x488>
 80138b0:	4601      	mov	r1, r0
 80138b2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80138b4:	4620      	mov	r0, r4
 80138b6:	f003 f805 	bl	80168c4 <__multiply>
 80138ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80138bc:	2800      	cmp	r0, #0
 80138be:	f43f aeaf 	beq.w	8013620 <_strtod_l+0x488>
 80138c2:	9916      	ldr	r1, [sp, #88]	; 0x58
 80138c4:	4620      	mov	r0, r4
 80138c6:	f002 fee7 	bl	8016698 <_Bfree>
 80138ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80138cc:	9316      	str	r3, [sp, #88]	; 0x58
 80138ce:	2e00      	cmp	r6, #0
 80138d0:	f300 808c 	bgt.w	80139ec <_strtod_l+0x854>
 80138d4:	9b08      	ldr	r3, [sp, #32]
 80138d6:	2b00      	cmp	r3, #0
 80138d8:	dd08      	ble.n	80138ec <_strtod_l+0x754>
 80138da:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80138dc:	9905      	ldr	r1, [sp, #20]
 80138de:	4620      	mov	r0, r4
 80138e0:	f003 f89a 	bl	8016a18 <__pow5mult>
 80138e4:	9005      	str	r0, [sp, #20]
 80138e6:	2800      	cmp	r0, #0
 80138e8:	f43f ae9a 	beq.w	8013620 <_strtod_l+0x488>
 80138ec:	2f00      	cmp	r7, #0
 80138ee:	dd08      	ble.n	8013902 <_strtod_l+0x76a>
 80138f0:	9905      	ldr	r1, [sp, #20]
 80138f2:	463a      	mov	r2, r7
 80138f4:	4620      	mov	r0, r4
 80138f6:	f003 f8e9 	bl	8016acc <__lshift>
 80138fa:	9005      	str	r0, [sp, #20]
 80138fc:	2800      	cmp	r0, #0
 80138fe:	f43f ae8f 	beq.w	8013620 <_strtod_l+0x488>
 8013902:	f1ba 0f00 	cmp.w	sl, #0
 8013906:	dd08      	ble.n	801391a <_strtod_l+0x782>
 8013908:	4659      	mov	r1, fp
 801390a:	4652      	mov	r2, sl
 801390c:	4620      	mov	r0, r4
 801390e:	f003 f8dd 	bl	8016acc <__lshift>
 8013912:	4683      	mov	fp, r0
 8013914:	2800      	cmp	r0, #0
 8013916:	f43f ae83 	beq.w	8013620 <_strtod_l+0x488>
 801391a:	9a05      	ldr	r2, [sp, #20]
 801391c:	9916      	ldr	r1, [sp, #88]	; 0x58
 801391e:	4620      	mov	r0, r4
 8013920:	f003 f95c 	bl	8016bdc <__mdiff>
 8013924:	4605      	mov	r5, r0
 8013926:	2800      	cmp	r0, #0
 8013928:	f43f ae7a 	beq.w	8013620 <_strtod_l+0x488>
 801392c:	68c3      	ldr	r3, [r0, #12]
 801392e:	930b      	str	r3, [sp, #44]	; 0x2c
 8013930:	2300      	movs	r3, #0
 8013932:	60c3      	str	r3, [r0, #12]
 8013934:	4659      	mov	r1, fp
 8013936:	f003 f935 	bl	8016ba4 <__mcmp>
 801393a:	2800      	cmp	r0, #0
 801393c:	da60      	bge.n	8013a00 <_strtod_l+0x868>
 801393e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013940:	ea53 0308 	orrs.w	r3, r3, r8
 8013944:	f040 8084 	bne.w	8013a50 <_strtod_l+0x8b8>
 8013948:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801394c:	2b00      	cmp	r3, #0
 801394e:	d17f      	bne.n	8013a50 <_strtod_l+0x8b8>
 8013950:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013954:	0d1b      	lsrs	r3, r3, #20
 8013956:	051b      	lsls	r3, r3, #20
 8013958:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801395c:	d978      	bls.n	8013a50 <_strtod_l+0x8b8>
 801395e:	696b      	ldr	r3, [r5, #20]
 8013960:	b913      	cbnz	r3, 8013968 <_strtod_l+0x7d0>
 8013962:	692b      	ldr	r3, [r5, #16]
 8013964:	2b01      	cmp	r3, #1
 8013966:	dd73      	ble.n	8013a50 <_strtod_l+0x8b8>
 8013968:	4629      	mov	r1, r5
 801396a:	2201      	movs	r2, #1
 801396c:	4620      	mov	r0, r4
 801396e:	f003 f8ad 	bl	8016acc <__lshift>
 8013972:	4659      	mov	r1, fp
 8013974:	4605      	mov	r5, r0
 8013976:	f003 f915 	bl	8016ba4 <__mcmp>
 801397a:	2800      	cmp	r0, #0
 801397c:	dd68      	ble.n	8013a50 <_strtod_l+0x8b8>
 801397e:	9904      	ldr	r1, [sp, #16]
 8013980:	4a54      	ldr	r2, [pc, #336]	; (8013ad4 <_strtod_l+0x93c>)
 8013982:	464b      	mov	r3, r9
 8013984:	2900      	cmp	r1, #0
 8013986:	f000 8084 	beq.w	8013a92 <_strtod_l+0x8fa>
 801398a:	ea02 0109 	and.w	r1, r2, r9
 801398e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8013992:	dc7e      	bgt.n	8013a92 <_strtod_l+0x8fa>
 8013994:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8013998:	f77f aeb3 	ble.w	8013702 <_strtod_l+0x56a>
 801399c:	4b4e      	ldr	r3, [pc, #312]	; (8013ad8 <_strtod_l+0x940>)
 801399e:	4640      	mov	r0, r8
 80139a0:	4649      	mov	r1, r9
 80139a2:	2200      	movs	r2, #0
 80139a4:	f7ec fe28 	bl	80005f8 <__aeabi_dmul>
 80139a8:	4b4a      	ldr	r3, [pc, #296]	; (8013ad4 <_strtod_l+0x93c>)
 80139aa:	400b      	ands	r3, r1
 80139ac:	4680      	mov	r8, r0
 80139ae:	4689      	mov	r9, r1
 80139b0:	2b00      	cmp	r3, #0
 80139b2:	f47f ae3f 	bne.w	8013634 <_strtod_l+0x49c>
 80139b6:	2322      	movs	r3, #34	; 0x22
 80139b8:	6023      	str	r3, [r4, #0]
 80139ba:	e63b      	b.n	8013634 <_strtod_l+0x49c>
 80139bc:	f04f 32ff 	mov.w	r2, #4294967295
 80139c0:	fa02 f303 	lsl.w	r3, r2, r3
 80139c4:	ea03 0808 	and.w	r8, r3, r8
 80139c8:	e6e8      	b.n	801379c <_strtod_l+0x604>
 80139ca:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80139ce:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80139d2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80139d6:	36e2      	adds	r6, #226	; 0xe2
 80139d8:	fa01 f306 	lsl.w	r3, r1, r6
 80139dc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 80139e0:	e748      	b.n	8013874 <_strtod_l+0x6dc>
 80139e2:	2100      	movs	r1, #0
 80139e4:	2301      	movs	r3, #1
 80139e6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 80139ea:	e743      	b.n	8013874 <_strtod_l+0x6dc>
 80139ec:	9916      	ldr	r1, [sp, #88]	; 0x58
 80139ee:	4632      	mov	r2, r6
 80139f0:	4620      	mov	r0, r4
 80139f2:	f003 f86b 	bl	8016acc <__lshift>
 80139f6:	9016      	str	r0, [sp, #88]	; 0x58
 80139f8:	2800      	cmp	r0, #0
 80139fa:	f47f af6b 	bne.w	80138d4 <_strtod_l+0x73c>
 80139fe:	e60f      	b.n	8013620 <_strtod_l+0x488>
 8013a00:	46ca      	mov	sl, r9
 8013a02:	d171      	bne.n	8013ae8 <_strtod_l+0x950>
 8013a04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013a06:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013a0a:	b352      	cbz	r2, 8013a62 <_strtod_l+0x8ca>
 8013a0c:	4a33      	ldr	r2, [pc, #204]	; (8013adc <_strtod_l+0x944>)
 8013a0e:	4293      	cmp	r3, r2
 8013a10:	d12a      	bne.n	8013a68 <_strtod_l+0x8d0>
 8013a12:	9b04      	ldr	r3, [sp, #16]
 8013a14:	4641      	mov	r1, r8
 8013a16:	b1fb      	cbz	r3, 8013a58 <_strtod_l+0x8c0>
 8013a18:	4b2e      	ldr	r3, [pc, #184]	; (8013ad4 <_strtod_l+0x93c>)
 8013a1a:	ea09 0303 	and.w	r3, r9, r3
 8013a1e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013a22:	f04f 32ff 	mov.w	r2, #4294967295
 8013a26:	d81a      	bhi.n	8013a5e <_strtod_l+0x8c6>
 8013a28:	0d1b      	lsrs	r3, r3, #20
 8013a2a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8013a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8013a32:	4299      	cmp	r1, r3
 8013a34:	d118      	bne.n	8013a68 <_strtod_l+0x8d0>
 8013a36:	4b2a      	ldr	r3, [pc, #168]	; (8013ae0 <_strtod_l+0x948>)
 8013a38:	459a      	cmp	sl, r3
 8013a3a:	d102      	bne.n	8013a42 <_strtod_l+0x8aa>
 8013a3c:	3101      	adds	r1, #1
 8013a3e:	f43f adef 	beq.w	8013620 <_strtod_l+0x488>
 8013a42:	4b24      	ldr	r3, [pc, #144]	; (8013ad4 <_strtod_l+0x93c>)
 8013a44:	ea0a 0303 	and.w	r3, sl, r3
 8013a48:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8013a4c:	f04f 0800 	mov.w	r8, #0
 8013a50:	9b04      	ldr	r3, [sp, #16]
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d1a2      	bne.n	801399c <_strtod_l+0x804>
 8013a56:	e5ed      	b.n	8013634 <_strtod_l+0x49c>
 8013a58:	f04f 33ff 	mov.w	r3, #4294967295
 8013a5c:	e7e9      	b.n	8013a32 <_strtod_l+0x89a>
 8013a5e:	4613      	mov	r3, r2
 8013a60:	e7e7      	b.n	8013a32 <_strtod_l+0x89a>
 8013a62:	ea53 0308 	orrs.w	r3, r3, r8
 8013a66:	d08a      	beq.n	801397e <_strtod_l+0x7e6>
 8013a68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a6a:	b1e3      	cbz	r3, 8013aa6 <_strtod_l+0x90e>
 8013a6c:	ea13 0f0a 	tst.w	r3, sl
 8013a70:	d0ee      	beq.n	8013a50 <_strtod_l+0x8b8>
 8013a72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013a74:	9a04      	ldr	r2, [sp, #16]
 8013a76:	4640      	mov	r0, r8
 8013a78:	4649      	mov	r1, r9
 8013a7a:	b1c3      	cbz	r3, 8013aae <_strtod_l+0x916>
 8013a7c:	f7ff fb6e 	bl	801315c <sulp>
 8013a80:	4602      	mov	r2, r0
 8013a82:	460b      	mov	r3, r1
 8013a84:	ec51 0b18 	vmov	r0, r1, d8
 8013a88:	f7ec fc00 	bl	800028c <__adddf3>
 8013a8c:	4680      	mov	r8, r0
 8013a8e:	4689      	mov	r9, r1
 8013a90:	e7de      	b.n	8013a50 <_strtod_l+0x8b8>
 8013a92:	4013      	ands	r3, r2
 8013a94:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8013a98:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8013a9c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8013aa0:	f04f 38ff 	mov.w	r8, #4294967295
 8013aa4:	e7d4      	b.n	8013a50 <_strtod_l+0x8b8>
 8013aa6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013aa8:	ea13 0f08 	tst.w	r3, r8
 8013aac:	e7e0      	b.n	8013a70 <_strtod_l+0x8d8>
 8013aae:	f7ff fb55 	bl	801315c <sulp>
 8013ab2:	4602      	mov	r2, r0
 8013ab4:	460b      	mov	r3, r1
 8013ab6:	ec51 0b18 	vmov	r0, r1, d8
 8013aba:	f7ec fbe5 	bl	8000288 <__aeabi_dsub>
 8013abe:	2200      	movs	r2, #0
 8013ac0:	2300      	movs	r3, #0
 8013ac2:	4680      	mov	r8, r0
 8013ac4:	4689      	mov	r9, r1
 8013ac6:	f7ec ffff 	bl	8000ac8 <__aeabi_dcmpeq>
 8013aca:	2800      	cmp	r0, #0
 8013acc:	d0c0      	beq.n	8013a50 <_strtod_l+0x8b8>
 8013ace:	e618      	b.n	8013702 <_strtod_l+0x56a>
 8013ad0:	fffffc02 	.word	0xfffffc02
 8013ad4:	7ff00000 	.word	0x7ff00000
 8013ad8:	39500000 	.word	0x39500000
 8013adc:	000fffff 	.word	0x000fffff
 8013ae0:	7fefffff 	.word	0x7fefffff
 8013ae4:	0801ac18 	.word	0x0801ac18
 8013ae8:	4659      	mov	r1, fp
 8013aea:	4628      	mov	r0, r5
 8013aec:	f003 f9ca 	bl	8016e84 <__ratio>
 8013af0:	ec57 6b10 	vmov	r6, r7, d0
 8013af4:	ee10 0a10 	vmov	r0, s0
 8013af8:	2200      	movs	r2, #0
 8013afa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013afe:	4639      	mov	r1, r7
 8013b00:	f7ec fff6 	bl	8000af0 <__aeabi_dcmple>
 8013b04:	2800      	cmp	r0, #0
 8013b06:	d071      	beq.n	8013bec <_strtod_l+0xa54>
 8013b08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d17c      	bne.n	8013c08 <_strtod_l+0xa70>
 8013b0e:	f1b8 0f00 	cmp.w	r8, #0
 8013b12:	d15a      	bne.n	8013bca <_strtod_l+0xa32>
 8013b14:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d15d      	bne.n	8013bd8 <_strtod_l+0xa40>
 8013b1c:	4b90      	ldr	r3, [pc, #576]	; (8013d60 <_strtod_l+0xbc8>)
 8013b1e:	2200      	movs	r2, #0
 8013b20:	4630      	mov	r0, r6
 8013b22:	4639      	mov	r1, r7
 8013b24:	f7ec ffda 	bl	8000adc <__aeabi_dcmplt>
 8013b28:	2800      	cmp	r0, #0
 8013b2a:	d15c      	bne.n	8013be6 <_strtod_l+0xa4e>
 8013b2c:	4630      	mov	r0, r6
 8013b2e:	4639      	mov	r1, r7
 8013b30:	4b8c      	ldr	r3, [pc, #560]	; (8013d64 <_strtod_l+0xbcc>)
 8013b32:	2200      	movs	r2, #0
 8013b34:	f7ec fd60 	bl	80005f8 <__aeabi_dmul>
 8013b38:	4606      	mov	r6, r0
 8013b3a:	460f      	mov	r7, r1
 8013b3c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8013b40:	9606      	str	r6, [sp, #24]
 8013b42:	9307      	str	r3, [sp, #28]
 8013b44:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013b48:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8013b4c:	4b86      	ldr	r3, [pc, #536]	; (8013d68 <_strtod_l+0xbd0>)
 8013b4e:	ea0a 0303 	and.w	r3, sl, r3
 8013b52:	930d      	str	r3, [sp, #52]	; 0x34
 8013b54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013b56:	4b85      	ldr	r3, [pc, #532]	; (8013d6c <_strtod_l+0xbd4>)
 8013b58:	429a      	cmp	r2, r3
 8013b5a:	f040 8090 	bne.w	8013c7e <_strtod_l+0xae6>
 8013b5e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8013b62:	ec49 8b10 	vmov	d0, r8, r9
 8013b66:	f003 f8c3 	bl	8016cf0 <__ulp>
 8013b6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013b6e:	ec51 0b10 	vmov	r0, r1, d0
 8013b72:	f7ec fd41 	bl	80005f8 <__aeabi_dmul>
 8013b76:	4642      	mov	r2, r8
 8013b78:	464b      	mov	r3, r9
 8013b7a:	f7ec fb87 	bl	800028c <__adddf3>
 8013b7e:	460b      	mov	r3, r1
 8013b80:	4979      	ldr	r1, [pc, #484]	; (8013d68 <_strtod_l+0xbd0>)
 8013b82:	4a7b      	ldr	r2, [pc, #492]	; (8013d70 <_strtod_l+0xbd8>)
 8013b84:	4019      	ands	r1, r3
 8013b86:	4291      	cmp	r1, r2
 8013b88:	4680      	mov	r8, r0
 8013b8a:	d944      	bls.n	8013c16 <_strtod_l+0xa7e>
 8013b8c:	ee18 2a90 	vmov	r2, s17
 8013b90:	4b78      	ldr	r3, [pc, #480]	; (8013d74 <_strtod_l+0xbdc>)
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d104      	bne.n	8013ba0 <_strtod_l+0xa08>
 8013b96:	ee18 3a10 	vmov	r3, s16
 8013b9a:	3301      	adds	r3, #1
 8013b9c:	f43f ad40 	beq.w	8013620 <_strtod_l+0x488>
 8013ba0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8013d74 <_strtod_l+0xbdc>
 8013ba4:	f04f 38ff 	mov.w	r8, #4294967295
 8013ba8:	9916      	ldr	r1, [sp, #88]	; 0x58
 8013baa:	4620      	mov	r0, r4
 8013bac:	f002 fd74 	bl	8016698 <_Bfree>
 8013bb0:	9905      	ldr	r1, [sp, #20]
 8013bb2:	4620      	mov	r0, r4
 8013bb4:	f002 fd70 	bl	8016698 <_Bfree>
 8013bb8:	4659      	mov	r1, fp
 8013bba:	4620      	mov	r0, r4
 8013bbc:	f002 fd6c 	bl	8016698 <_Bfree>
 8013bc0:	4629      	mov	r1, r5
 8013bc2:	4620      	mov	r0, r4
 8013bc4:	f002 fd68 	bl	8016698 <_Bfree>
 8013bc8:	e609      	b.n	80137de <_strtod_l+0x646>
 8013bca:	f1b8 0f01 	cmp.w	r8, #1
 8013bce:	d103      	bne.n	8013bd8 <_strtod_l+0xa40>
 8013bd0:	f1b9 0f00 	cmp.w	r9, #0
 8013bd4:	f43f ad95 	beq.w	8013702 <_strtod_l+0x56a>
 8013bd8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8013d30 <_strtod_l+0xb98>
 8013bdc:	4f60      	ldr	r7, [pc, #384]	; (8013d60 <_strtod_l+0xbc8>)
 8013bde:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013be2:	2600      	movs	r6, #0
 8013be4:	e7ae      	b.n	8013b44 <_strtod_l+0x9ac>
 8013be6:	4f5f      	ldr	r7, [pc, #380]	; (8013d64 <_strtod_l+0xbcc>)
 8013be8:	2600      	movs	r6, #0
 8013bea:	e7a7      	b.n	8013b3c <_strtod_l+0x9a4>
 8013bec:	4b5d      	ldr	r3, [pc, #372]	; (8013d64 <_strtod_l+0xbcc>)
 8013bee:	4630      	mov	r0, r6
 8013bf0:	4639      	mov	r1, r7
 8013bf2:	2200      	movs	r2, #0
 8013bf4:	f7ec fd00 	bl	80005f8 <__aeabi_dmul>
 8013bf8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013bfa:	4606      	mov	r6, r0
 8013bfc:	460f      	mov	r7, r1
 8013bfe:	2b00      	cmp	r3, #0
 8013c00:	d09c      	beq.n	8013b3c <_strtod_l+0x9a4>
 8013c02:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8013c06:	e79d      	b.n	8013b44 <_strtod_l+0x9ac>
 8013c08:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8013d38 <_strtod_l+0xba0>
 8013c0c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8013c10:	ec57 6b17 	vmov	r6, r7, d7
 8013c14:	e796      	b.n	8013b44 <_strtod_l+0x9ac>
 8013c16:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8013c1a:	9b04      	ldr	r3, [sp, #16]
 8013c1c:	46ca      	mov	sl, r9
 8013c1e:	2b00      	cmp	r3, #0
 8013c20:	d1c2      	bne.n	8013ba8 <_strtod_l+0xa10>
 8013c22:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013c26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013c28:	0d1b      	lsrs	r3, r3, #20
 8013c2a:	051b      	lsls	r3, r3, #20
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d1bb      	bne.n	8013ba8 <_strtod_l+0xa10>
 8013c30:	4630      	mov	r0, r6
 8013c32:	4639      	mov	r1, r7
 8013c34:	f7ed f840 	bl	8000cb8 <__aeabi_d2lz>
 8013c38:	f7ec fcb0 	bl	800059c <__aeabi_l2d>
 8013c3c:	4602      	mov	r2, r0
 8013c3e:	460b      	mov	r3, r1
 8013c40:	4630      	mov	r0, r6
 8013c42:	4639      	mov	r1, r7
 8013c44:	f7ec fb20 	bl	8000288 <__aeabi_dsub>
 8013c48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8013c4a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013c4e:	ea43 0308 	orr.w	r3, r3, r8
 8013c52:	4313      	orrs	r3, r2
 8013c54:	4606      	mov	r6, r0
 8013c56:	460f      	mov	r7, r1
 8013c58:	d054      	beq.n	8013d04 <_strtod_l+0xb6c>
 8013c5a:	a339      	add	r3, pc, #228	; (adr r3, 8013d40 <_strtod_l+0xba8>)
 8013c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c60:	f7ec ff3c 	bl	8000adc <__aeabi_dcmplt>
 8013c64:	2800      	cmp	r0, #0
 8013c66:	f47f ace5 	bne.w	8013634 <_strtod_l+0x49c>
 8013c6a:	a337      	add	r3, pc, #220	; (adr r3, 8013d48 <_strtod_l+0xbb0>)
 8013c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c70:	4630      	mov	r0, r6
 8013c72:	4639      	mov	r1, r7
 8013c74:	f7ec ff50 	bl	8000b18 <__aeabi_dcmpgt>
 8013c78:	2800      	cmp	r0, #0
 8013c7a:	d095      	beq.n	8013ba8 <_strtod_l+0xa10>
 8013c7c:	e4da      	b.n	8013634 <_strtod_l+0x49c>
 8013c7e:	9b04      	ldr	r3, [sp, #16]
 8013c80:	b333      	cbz	r3, 8013cd0 <_strtod_l+0xb38>
 8013c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013c84:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8013c88:	d822      	bhi.n	8013cd0 <_strtod_l+0xb38>
 8013c8a:	a331      	add	r3, pc, #196	; (adr r3, 8013d50 <_strtod_l+0xbb8>)
 8013c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013c90:	4630      	mov	r0, r6
 8013c92:	4639      	mov	r1, r7
 8013c94:	f7ec ff2c 	bl	8000af0 <__aeabi_dcmple>
 8013c98:	b1a0      	cbz	r0, 8013cc4 <_strtod_l+0xb2c>
 8013c9a:	4639      	mov	r1, r7
 8013c9c:	4630      	mov	r0, r6
 8013c9e:	f7ec ff83 	bl	8000ba8 <__aeabi_d2uiz>
 8013ca2:	2801      	cmp	r0, #1
 8013ca4:	bf38      	it	cc
 8013ca6:	2001      	movcc	r0, #1
 8013ca8:	f7ec fc2c 	bl	8000504 <__aeabi_ui2d>
 8013cac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013cae:	4606      	mov	r6, r0
 8013cb0:	460f      	mov	r7, r1
 8013cb2:	bb23      	cbnz	r3, 8013cfe <_strtod_l+0xb66>
 8013cb4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013cb8:	9010      	str	r0, [sp, #64]	; 0x40
 8013cba:	9311      	str	r3, [sp, #68]	; 0x44
 8013cbc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8013cc0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8013cc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013cc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013cc8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013ccc:	1a9b      	subs	r3, r3, r2
 8013cce:	930f      	str	r3, [sp, #60]	; 0x3c
 8013cd0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013cd4:	eeb0 0a48 	vmov.f32	s0, s16
 8013cd8:	eef0 0a68 	vmov.f32	s1, s17
 8013cdc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8013ce0:	f003 f806 	bl	8016cf0 <__ulp>
 8013ce4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8013ce8:	ec53 2b10 	vmov	r2, r3, d0
 8013cec:	f7ec fc84 	bl	80005f8 <__aeabi_dmul>
 8013cf0:	ec53 2b18 	vmov	r2, r3, d8
 8013cf4:	f7ec faca 	bl	800028c <__adddf3>
 8013cf8:	4680      	mov	r8, r0
 8013cfa:	4689      	mov	r9, r1
 8013cfc:	e78d      	b.n	8013c1a <_strtod_l+0xa82>
 8013cfe:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8013d02:	e7db      	b.n	8013cbc <_strtod_l+0xb24>
 8013d04:	a314      	add	r3, pc, #80	; (adr r3, 8013d58 <_strtod_l+0xbc0>)
 8013d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013d0a:	f7ec fee7 	bl	8000adc <__aeabi_dcmplt>
 8013d0e:	e7b3      	b.n	8013c78 <_strtod_l+0xae0>
 8013d10:	2300      	movs	r3, #0
 8013d12:	930a      	str	r3, [sp, #40]	; 0x28
 8013d14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013d18:	6013      	str	r3, [r2, #0]
 8013d1a:	f7ff ba7c 	b.w	8013216 <_strtod_l+0x7e>
 8013d1e:	2a65      	cmp	r2, #101	; 0x65
 8013d20:	f43f ab75 	beq.w	801340e <_strtod_l+0x276>
 8013d24:	2a45      	cmp	r2, #69	; 0x45
 8013d26:	f43f ab72 	beq.w	801340e <_strtod_l+0x276>
 8013d2a:	2301      	movs	r3, #1
 8013d2c:	f7ff bbaa 	b.w	8013484 <_strtod_l+0x2ec>
 8013d30:	00000000 	.word	0x00000000
 8013d34:	bff00000 	.word	0xbff00000
 8013d38:	00000000 	.word	0x00000000
 8013d3c:	3ff00000 	.word	0x3ff00000
 8013d40:	94a03595 	.word	0x94a03595
 8013d44:	3fdfffff 	.word	0x3fdfffff
 8013d48:	35afe535 	.word	0x35afe535
 8013d4c:	3fe00000 	.word	0x3fe00000
 8013d50:	ffc00000 	.word	0xffc00000
 8013d54:	41dfffff 	.word	0x41dfffff
 8013d58:	94a03595 	.word	0x94a03595
 8013d5c:	3fcfffff 	.word	0x3fcfffff
 8013d60:	3ff00000 	.word	0x3ff00000
 8013d64:	3fe00000 	.word	0x3fe00000
 8013d68:	7ff00000 	.word	0x7ff00000
 8013d6c:	7fe00000 	.word	0x7fe00000
 8013d70:	7c9fffff 	.word	0x7c9fffff
 8013d74:	7fefffff 	.word	0x7fefffff

08013d78 <_strtod_r>:
 8013d78:	4b01      	ldr	r3, [pc, #4]	; (8013d80 <_strtod_r+0x8>)
 8013d7a:	f7ff ba0d 	b.w	8013198 <_strtod_l>
 8013d7e:	bf00      	nop
 8013d80:	20000138 	.word	0x20000138

08013d84 <strtof>:
 8013d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013d88:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8013e4c <strtof+0xc8>
 8013d8c:	4b2a      	ldr	r3, [pc, #168]	; (8013e38 <strtof+0xb4>)
 8013d8e:	460a      	mov	r2, r1
 8013d90:	ed2d 8b02 	vpush	{d8}
 8013d94:	4601      	mov	r1, r0
 8013d96:	f8d8 0000 	ldr.w	r0, [r8]
 8013d9a:	f7ff f9fd 	bl	8013198 <_strtod_l>
 8013d9e:	ec55 4b10 	vmov	r4, r5, d0
 8013da2:	ee10 2a10 	vmov	r2, s0
 8013da6:	ee10 0a10 	vmov	r0, s0
 8013daa:	462b      	mov	r3, r5
 8013dac:	4629      	mov	r1, r5
 8013dae:	f7ec febd 	bl	8000b2c <__aeabi_dcmpun>
 8013db2:	b190      	cbz	r0, 8013dda <strtof+0x56>
 8013db4:	2d00      	cmp	r5, #0
 8013db6:	4821      	ldr	r0, [pc, #132]	; (8013e3c <strtof+0xb8>)
 8013db8:	da09      	bge.n	8013dce <strtof+0x4a>
 8013dba:	f001 f9d9 	bl	8015170 <nanf>
 8013dbe:	eeb1 8a40 	vneg.f32	s16, s0
 8013dc2:	eeb0 0a48 	vmov.f32	s0, s16
 8013dc6:	ecbd 8b02 	vpop	{d8}
 8013dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013dce:	ecbd 8b02 	vpop	{d8}
 8013dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013dd6:	f001 b9cb 	b.w	8015170 <nanf>
 8013dda:	4620      	mov	r0, r4
 8013ddc:	4629      	mov	r1, r5
 8013dde:	f7ec ff03 	bl	8000be8 <__aeabi_d2f>
 8013de2:	ee08 0a10 	vmov	s16, r0
 8013de6:	eddf 7a16 	vldr	s15, [pc, #88]	; 8013e40 <strtof+0xbc>
 8013dea:	eeb0 7ac8 	vabs.f32	s14, s16
 8013dee:	eeb4 7a67 	vcmp.f32	s14, s15
 8013df2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013df6:	dd11      	ble.n	8013e1c <strtof+0x98>
 8013df8:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8013dfc:	4b11      	ldr	r3, [pc, #68]	; (8013e44 <strtof+0xc0>)
 8013dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8013e02:	4620      	mov	r0, r4
 8013e04:	4639      	mov	r1, r7
 8013e06:	f7ec fe91 	bl	8000b2c <__aeabi_dcmpun>
 8013e0a:	b980      	cbnz	r0, 8013e2e <strtof+0xaa>
 8013e0c:	4b0d      	ldr	r3, [pc, #52]	; (8013e44 <strtof+0xc0>)
 8013e0e:	f04f 32ff 	mov.w	r2, #4294967295
 8013e12:	4620      	mov	r0, r4
 8013e14:	4639      	mov	r1, r7
 8013e16:	f7ec fe6b 	bl	8000af0 <__aeabi_dcmple>
 8013e1a:	b940      	cbnz	r0, 8013e2e <strtof+0xaa>
 8013e1c:	ee18 3a10 	vmov	r3, s16
 8013e20:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8013e24:	d1cd      	bne.n	8013dc2 <strtof+0x3e>
 8013e26:	4b08      	ldr	r3, [pc, #32]	; (8013e48 <strtof+0xc4>)
 8013e28:	402b      	ands	r3, r5
 8013e2a:	2b00      	cmp	r3, #0
 8013e2c:	d0c9      	beq.n	8013dc2 <strtof+0x3e>
 8013e2e:	f8d8 3000 	ldr.w	r3, [r8]
 8013e32:	2222      	movs	r2, #34	; 0x22
 8013e34:	601a      	str	r2, [r3, #0]
 8013e36:	e7c4      	b.n	8013dc2 <strtof+0x3e>
 8013e38:	20000138 	.word	0x20000138
 8013e3c:	0801ae2e 	.word	0x0801ae2e
 8013e40:	7f7fffff 	.word	0x7f7fffff
 8013e44:	7fefffff 	.word	0x7fefffff
 8013e48:	7ff00000 	.word	0x7ff00000
 8013e4c:	200002f0 	.word	0x200002f0

08013e50 <_strtol_l.constprop.0>:
 8013e50:	2b01      	cmp	r3, #1
 8013e52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e56:	d001      	beq.n	8013e5c <_strtol_l.constprop.0+0xc>
 8013e58:	2b24      	cmp	r3, #36	; 0x24
 8013e5a:	d906      	bls.n	8013e6a <_strtol_l.constprop.0+0x1a>
 8013e5c:	f001 f93c 	bl	80150d8 <__errno>
 8013e60:	2316      	movs	r3, #22
 8013e62:	6003      	str	r3, [r0, #0]
 8013e64:	2000      	movs	r0, #0
 8013e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013e6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8013f50 <_strtol_l.constprop.0+0x100>
 8013e6e:	460d      	mov	r5, r1
 8013e70:	462e      	mov	r6, r5
 8013e72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013e76:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8013e7a:	f017 0708 	ands.w	r7, r7, #8
 8013e7e:	d1f7      	bne.n	8013e70 <_strtol_l.constprop.0+0x20>
 8013e80:	2c2d      	cmp	r4, #45	; 0x2d
 8013e82:	d132      	bne.n	8013eea <_strtol_l.constprop.0+0x9a>
 8013e84:	782c      	ldrb	r4, [r5, #0]
 8013e86:	2701      	movs	r7, #1
 8013e88:	1cb5      	adds	r5, r6, #2
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d05b      	beq.n	8013f46 <_strtol_l.constprop.0+0xf6>
 8013e8e:	2b10      	cmp	r3, #16
 8013e90:	d109      	bne.n	8013ea6 <_strtol_l.constprop.0+0x56>
 8013e92:	2c30      	cmp	r4, #48	; 0x30
 8013e94:	d107      	bne.n	8013ea6 <_strtol_l.constprop.0+0x56>
 8013e96:	782c      	ldrb	r4, [r5, #0]
 8013e98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8013e9c:	2c58      	cmp	r4, #88	; 0x58
 8013e9e:	d14d      	bne.n	8013f3c <_strtol_l.constprop.0+0xec>
 8013ea0:	786c      	ldrb	r4, [r5, #1]
 8013ea2:	2310      	movs	r3, #16
 8013ea4:	3502      	adds	r5, #2
 8013ea6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8013eaa:	f108 38ff 	add.w	r8, r8, #4294967295
 8013eae:	f04f 0e00 	mov.w	lr, #0
 8013eb2:	fbb8 f9f3 	udiv	r9, r8, r3
 8013eb6:	4676      	mov	r6, lr
 8013eb8:	fb03 8a19 	mls	sl, r3, r9, r8
 8013ebc:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8013ec0:	f1bc 0f09 	cmp.w	ip, #9
 8013ec4:	d816      	bhi.n	8013ef4 <_strtol_l.constprop.0+0xa4>
 8013ec6:	4664      	mov	r4, ip
 8013ec8:	42a3      	cmp	r3, r4
 8013eca:	dd24      	ble.n	8013f16 <_strtol_l.constprop.0+0xc6>
 8013ecc:	f1be 3fff 	cmp.w	lr, #4294967295
 8013ed0:	d008      	beq.n	8013ee4 <_strtol_l.constprop.0+0x94>
 8013ed2:	45b1      	cmp	r9, r6
 8013ed4:	d31c      	bcc.n	8013f10 <_strtol_l.constprop.0+0xc0>
 8013ed6:	d101      	bne.n	8013edc <_strtol_l.constprop.0+0x8c>
 8013ed8:	45a2      	cmp	sl, r4
 8013eda:	db19      	blt.n	8013f10 <_strtol_l.constprop.0+0xc0>
 8013edc:	fb06 4603 	mla	r6, r6, r3, r4
 8013ee0:	f04f 0e01 	mov.w	lr, #1
 8013ee4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8013ee8:	e7e8      	b.n	8013ebc <_strtol_l.constprop.0+0x6c>
 8013eea:	2c2b      	cmp	r4, #43	; 0x2b
 8013eec:	bf04      	itt	eq
 8013eee:	782c      	ldrbeq	r4, [r5, #0]
 8013ef0:	1cb5      	addeq	r5, r6, #2
 8013ef2:	e7ca      	b.n	8013e8a <_strtol_l.constprop.0+0x3a>
 8013ef4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8013ef8:	f1bc 0f19 	cmp.w	ip, #25
 8013efc:	d801      	bhi.n	8013f02 <_strtol_l.constprop.0+0xb2>
 8013efe:	3c37      	subs	r4, #55	; 0x37
 8013f00:	e7e2      	b.n	8013ec8 <_strtol_l.constprop.0+0x78>
 8013f02:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8013f06:	f1bc 0f19 	cmp.w	ip, #25
 8013f0a:	d804      	bhi.n	8013f16 <_strtol_l.constprop.0+0xc6>
 8013f0c:	3c57      	subs	r4, #87	; 0x57
 8013f0e:	e7db      	b.n	8013ec8 <_strtol_l.constprop.0+0x78>
 8013f10:	f04f 3eff 	mov.w	lr, #4294967295
 8013f14:	e7e6      	b.n	8013ee4 <_strtol_l.constprop.0+0x94>
 8013f16:	f1be 3fff 	cmp.w	lr, #4294967295
 8013f1a:	d105      	bne.n	8013f28 <_strtol_l.constprop.0+0xd8>
 8013f1c:	2322      	movs	r3, #34	; 0x22
 8013f1e:	6003      	str	r3, [r0, #0]
 8013f20:	4646      	mov	r6, r8
 8013f22:	b942      	cbnz	r2, 8013f36 <_strtol_l.constprop.0+0xe6>
 8013f24:	4630      	mov	r0, r6
 8013f26:	e79e      	b.n	8013e66 <_strtol_l.constprop.0+0x16>
 8013f28:	b107      	cbz	r7, 8013f2c <_strtol_l.constprop.0+0xdc>
 8013f2a:	4276      	negs	r6, r6
 8013f2c:	2a00      	cmp	r2, #0
 8013f2e:	d0f9      	beq.n	8013f24 <_strtol_l.constprop.0+0xd4>
 8013f30:	f1be 0f00 	cmp.w	lr, #0
 8013f34:	d000      	beq.n	8013f38 <_strtol_l.constprop.0+0xe8>
 8013f36:	1e69      	subs	r1, r5, #1
 8013f38:	6011      	str	r1, [r2, #0]
 8013f3a:	e7f3      	b.n	8013f24 <_strtol_l.constprop.0+0xd4>
 8013f3c:	2430      	movs	r4, #48	; 0x30
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	d1b1      	bne.n	8013ea6 <_strtol_l.constprop.0+0x56>
 8013f42:	2308      	movs	r3, #8
 8013f44:	e7af      	b.n	8013ea6 <_strtol_l.constprop.0+0x56>
 8013f46:	2c30      	cmp	r4, #48	; 0x30
 8013f48:	d0a5      	beq.n	8013e96 <_strtol_l.constprop.0+0x46>
 8013f4a:	230a      	movs	r3, #10
 8013f4c:	e7ab      	b.n	8013ea6 <_strtol_l.constprop.0+0x56>
 8013f4e:	bf00      	nop
 8013f50:	0801ac41 	.word	0x0801ac41

08013f54 <_strtol_r>:
 8013f54:	f7ff bf7c 	b.w	8013e50 <_strtol_l.constprop.0>

08013f58 <strtol>:
 8013f58:	4613      	mov	r3, r2
 8013f5a:	460a      	mov	r2, r1
 8013f5c:	4601      	mov	r1, r0
 8013f5e:	4802      	ldr	r0, [pc, #8]	; (8013f68 <strtol+0x10>)
 8013f60:	6800      	ldr	r0, [r0, #0]
 8013f62:	f7ff bf75 	b.w	8013e50 <_strtol_l.constprop.0>
 8013f66:	bf00      	nop
 8013f68:	200002f0 	.word	0x200002f0

08013f6c <__cvt>:
 8013f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013f70:	ec55 4b10 	vmov	r4, r5, d0
 8013f74:	2d00      	cmp	r5, #0
 8013f76:	460e      	mov	r6, r1
 8013f78:	4619      	mov	r1, r3
 8013f7a:	462b      	mov	r3, r5
 8013f7c:	bfbb      	ittet	lt
 8013f7e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013f82:	461d      	movlt	r5, r3
 8013f84:	2300      	movge	r3, #0
 8013f86:	232d      	movlt	r3, #45	; 0x2d
 8013f88:	700b      	strb	r3, [r1, #0]
 8013f8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013f8c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013f90:	4691      	mov	r9, r2
 8013f92:	f023 0820 	bic.w	r8, r3, #32
 8013f96:	bfbc      	itt	lt
 8013f98:	4622      	movlt	r2, r4
 8013f9a:	4614      	movlt	r4, r2
 8013f9c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013fa0:	d005      	beq.n	8013fae <__cvt+0x42>
 8013fa2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013fa6:	d100      	bne.n	8013faa <__cvt+0x3e>
 8013fa8:	3601      	adds	r6, #1
 8013faa:	2102      	movs	r1, #2
 8013fac:	e000      	b.n	8013fb0 <__cvt+0x44>
 8013fae:	2103      	movs	r1, #3
 8013fb0:	ab03      	add	r3, sp, #12
 8013fb2:	9301      	str	r3, [sp, #4]
 8013fb4:	ab02      	add	r3, sp, #8
 8013fb6:	9300      	str	r3, [sp, #0]
 8013fb8:	ec45 4b10 	vmov	d0, r4, r5
 8013fbc:	4653      	mov	r3, sl
 8013fbe:	4632      	mov	r2, r6
 8013fc0:	f001 f982 	bl	80152c8 <_dtoa_r>
 8013fc4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013fc8:	4607      	mov	r7, r0
 8013fca:	d102      	bne.n	8013fd2 <__cvt+0x66>
 8013fcc:	f019 0f01 	tst.w	r9, #1
 8013fd0:	d022      	beq.n	8014018 <__cvt+0xac>
 8013fd2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013fd6:	eb07 0906 	add.w	r9, r7, r6
 8013fda:	d110      	bne.n	8013ffe <__cvt+0x92>
 8013fdc:	783b      	ldrb	r3, [r7, #0]
 8013fde:	2b30      	cmp	r3, #48	; 0x30
 8013fe0:	d10a      	bne.n	8013ff8 <__cvt+0x8c>
 8013fe2:	2200      	movs	r2, #0
 8013fe4:	2300      	movs	r3, #0
 8013fe6:	4620      	mov	r0, r4
 8013fe8:	4629      	mov	r1, r5
 8013fea:	f7ec fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8013fee:	b918      	cbnz	r0, 8013ff8 <__cvt+0x8c>
 8013ff0:	f1c6 0601 	rsb	r6, r6, #1
 8013ff4:	f8ca 6000 	str.w	r6, [sl]
 8013ff8:	f8da 3000 	ldr.w	r3, [sl]
 8013ffc:	4499      	add	r9, r3
 8013ffe:	2200      	movs	r2, #0
 8014000:	2300      	movs	r3, #0
 8014002:	4620      	mov	r0, r4
 8014004:	4629      	mov	r1, r5
 8014006:	f7ec fd5f 	bl	8000ac8 <__aeabi_dcmpeq>
 801400a:	b108      	cbz	r0, 8014010 <__cvt+0xa4>
 801400c:	f8cd 900c 	str.w	r9, [sp, #12]
 8014010:	2230      	movs	r2, #48	; 0x30
 8014012:	9b03      	ldr	r3, [sp, #12]
 8014014:	454b      	cmp	r3, r9
 8014016:	d307      	bcc.n	8014028 <__cvt+0xbc>
 8014018:	9b03      	ldr	r3, [sp, #12]
 801401a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801401c:	1bdb      	subs	r3, r3, r7
 801401e:	4638      	mov	r0, r7
 8014020:	6013      	str	r3, [r2, #0]
 8014022:	b004      	add	sp, #16
 8014024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014028:	1c59      	adds	r1, r3, #1
 801402a:	9103      	str	r1, [sp, #12]
 801402c:	701a      	strb	r2, [r3, #0]
 801402e:	e7f0      	b.n	8014012 <__cvt+0xa6>

08014030 <__exponent>:
 8014030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014032:	4603      	mov	r3, r0
 8014034:	2900      	cmp	r1, #0
 8014036:	bfb8      	it	lt
 8014038:	4249      	neglt	r1, r1
 801403a:	f803 2b02 	strb.w	r2, [r3], #2
 801403e:	bfb4      	ite	lt
 8014040:	222d      	movlt	r2, #45	; 0x2d
 8014042:	222b      	movge	r2, #43	; 0x2b
 8014044:	2909      	cmp	r1, #9
 8014046:	7042      	strb	r2, [r0, #1]
 8014048:	dd2a      	ble.n	80140a0 <__exponent+0x70>
 801404a:	f10d 0207 	add.w	r2, sp, #7
 801404e:	4617      	mov	r7, r2
 8014050:	260a      	movs	r6, #10
 8014052:	4694      	mov	ip, r2
 8014054:	fb91 f5f6 	sdiv	r5, r1, r6
 8014058:	fb06 1415 	mls	r4, r6, r5, r1
 801405c:	3430      	adds	r4, #48	; 0x30
 801405e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8014062:	460c      	mov	r4, r1
 8014064:	2c63      	cmp	r4, #99	; 0x63
 8014066:	f102 32ff 	add.w	r2, r2, #4294967295
 801406a:	4629      	mov	r1, r5
 801406c:	dcf1      	bgt.n	8014052 <__exponent+0x22>
 801406e:	3130      	adds	r1, #48	; 0x30
 8014070:	f1ac 0402 	sub.w	r4, ip, #2
 8014074:	f802 1c01 	strb.w	r1, [r2, #-1]
 8014078:	1c41      	adds	r1, r0, #1
 801407a:	4622      	mov	r2, r4
 801407c:	42ba      	cmp	r2, r7
 801407e:	d30a      	bcc.n	8014096 <__exponent+0x66>
 8014080:	f10d 0209 	add.w	r2, sp, #9
 8014084:	eba2 020c 	sub.w	r2, r2, ip
 8014088:	42bc      	cmp	r4, r7
 801408a:	bf88      	it	hi
 801408c:	2200      	movhi	r2, #0
 801408e:	4413      	add	r3, r2
 8014090:	1a18      	subs	r0, r3, r0
 8014092:	b003      	add	sp, #12
 8014094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014096:	f812 5b01 	ldrb.w	r5, [r2], #1
 801409a:	f801 5f01 	strb.w	r5, [r1, #1]!
 801409e:	e7ed      	b.n	801407c <__exponent+0x4c>
 80140a0:	2330      	movs	r3, #48	; 0x30
 80140a2:	3130      	adds	r1, #48	; 0x30
 80140a4:	7083      	strb	r3, [r0, #2]
 80140a6:	70c1      	strb	r1, [r0, #3]
 80140a8:	1d03      	adds	r3, r0, #4
 80140aa:	e7f1      	b.n	8014090 <__exponent+0x60>

080140ac <_printf_float>:
 80140ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140b0:	ed2d 8b02 	vpush	{d8}
 80140b4:	b08d      	sub	sp, #52	; 0x34
 80140b6:	460c      	mov	r4, r1
 80140b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80140bc:	4616      	mov	r6, r2
 80140be:	461f      	mov	r7, r3
 80140c0:	4605      	mov	r5, r0
 80140c2:	f000 ffaf 	bl	8015024 <_localeconv_r>
 80140c6:	f8d0 a000 	ldr.w	sl, [r0]
 80140ca:	4650      	mov	r0, sl
 80140cc:	f7ec f8d0 	bl	8000270 <strlen>
 80140d0:	2300      	movs	r3, #0
 80140d2:	930a      	str	r3, [sp, #40]	; 0x28
 80140d4:	6823      	ldr	r3, [r4, #0]
 80140d6:	9305      	str	r3, [sp, #20]
 80140d8:	f8d8 3000 	ldr.w	r3, [r8]
 80140dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80140e0:	3307      	adds	r3, #7
 80140e2:	f023 0307 	bic.w	r3, r3, #7
 80140e6:	f103 0208 	add.w	r2, r3, #8
 80140ea:	f8c8 2000 	str.w	r2, [r8]
 80140ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80140f2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80140f6:	9307      	str	r3, [sp, #28]
 80140f8:	f8cd 8018 	str.w	r8, [sp, #24]
 80140fc:	ee08 0a10 	vmov	s16, r0
 8014100:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8014104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014108:	4b9e      	ldr	r3, [pc, #632]	; (8014384 <_printf_float+0x2d8>)
 801410a:	f04f 32ff 	mov.w	r2, #4294967295
 801410e:	f7ec fd0d 	bl	8000b2c <__aeabi_dcmpun>
 8014112:	bb88      	cbnz	r0, 8014178 <_printf_float+0xcc>
 8014114:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014118:	4b9a      	ldr	r3, [pc, #616]	; (8014384 <_printf_float+0x2d8>)
 801411a:	f04f 32ff 	mov.w	r2, #4294967295
 801411e:	f7ec fce7 	bl	8000af0 <__aeabi_dcmple>
 8014122:	bb48      	cbnz	r0, 8014178 <_printf_float+0xcc>
 8014124:	2200      	movs	r2, #0
 8014126:	2300      	movs	r3, #0
 8014128:	4640      	mov	r0, r8
 801412a:	4649      	mov	r1, r9
 801412c:	f7ec fcd6 	bl	8000adc <__aeabi_dcmplt>
 8014130:	b110      	cbz	r0, 8014138 <_printf_float+0x8c>
 8014132:	232d      	movs	r3, #45	; 0x2d
 8014134:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014138:	4a93      	ldr	r2, [pc, #588]	; (8014388 <_printf_float+0x2dc>)
 801413a:	4b94      	ldr	r3, [pc, #592]	; (801438c <_printf_float+0x2e0>)
 801413c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8014140:	bf94      	ite	ls
 8014142:	4690      	movls	r8, r2
 8014144:	4698      	movhi	r8, r3
 8014146:	2303      	movs	r3, #3
 8014148:	6123      	str	r3, [r4, #16]
 801414a:	9b05      	ldr	r3, [sp, #20]
 801414c:	f023 0304 	bic.w	r3, r3, #4
 8014150:	6023      	str	r3, [r4, #0]
 8014152:	f04f 0900 	mov.w	r9, #0
 8014156:	9700      	str	r7, [sp, #0]
 8014158:	4633      	mov	r3, r6
 801415a:	aa0b      	add	r2, sp, #44	; 0x2c
 801415c:	4621      	mov	r1, r4
 801415e:	4628      	mov	r0, r5
 8014160:	f000 f9da 	bl	8014518 <_printf_common>
 8014164:	3001      	adds	r0, #1
 8014166:	f040 8090 	bne.w	801428a <_printf_float+0x1de>
 801416a:	f04f 30ff 	mov.w	r0, #4294967295
 801416e:	b00d      	add	sp, #52	; 0x34
 8014170:	ecbd 8b02 	vpop	{d8}
 8014174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014178:	4642      	mov	r2, r8
 801417a:	464b      	mov	r3, r9
 801417c:	4640      	mov	r0, r8
 801417e:	4649      	mov	r1, r9
 8014180:	f7ec fcd4 	bl	8000b2c <__aeabi_dcmpun>
 8014184:	b140      	cbz	r0, 8014198 <_printf_float+0xec>
 8014186:	464b      	mov	r3, r9
 8014188:	2b00      	cmp	r3, #0
 801418a:	bfbc      	itt	lt
 801418c:	232d      	movlt	r3, #45	; 0x2d
 801418e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8014192:	4a7f      	ldr	r2, [pc, #508]	; (8014390 <_printf_float+0x2e4>)
 8014194:	4b7f      	ldr	r3, [pc, #508]	; (8014394 <_printf_float+0x2e8>)
 8014196:	e7d1      	b.n	801413c <_printf_float+0x90>
 8014198:	6863      	ldr	r3, [r4, #4]
 801419a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801419e:	9206      	str	r2, [sp, #24]
 80141a0:	1c5a      	adds	r2, r3, #1
 80141a2:	d13f      	bne.n	8014224 <_printf_float+0x178>
 80141a4:	2306      	movs	r3, #6
 80141a6:	6063      	str	r3, [r4, #4]
 80141a8:	9b05      	ldr	r3, [sp, #20]
 80141aa:	6861      	ldr	r1, [r4, #4]
 80141ac:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80141b0:	2300      	movs	r3, #0
 80141b2:	9303      	str	r3, [sp, #12]
 80141b4:	ab0a      	add	r3, sp, #40	; 0x28
 80141b6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80141ba:	ab09      	add	r3, sp, #36	; 0x24
 80141bc:	ec49 8b10 	vmov	d0, r8, r9
 80141c0:	9300      	str	r3, [sp, #0]
 80141c2:	6022      	str	r2, [r4, #0]
 80141c4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80141c8:	4628      	mov	r0, r5
 80141ca:	f7ff fecf 	bl	8013f6c <__cvt>
 80141ce:	9b06      	ldr	r3, [sp, #24]
 80141d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80141d2:	2b47      	cmp	r3, #71	; 0x47
 80141d4:	4680      	mov	r8, r0
 80141d6:	d108      	bne.n	80141ea <_printf_float+0x13e>
 80141d8:	1cc8      	adds	r0, r1, #3
 80141da:	db02      	blt.n	80141e2 <_printf_float+0x136>
 80141dc:	6863      	ldr	r3, [r4, #4]
 80141de:	4299      	cmp	r1, r3
 80141e0:	dd41      	ble.n	8014266 <_printf_float+0x1ba>
 80141e2:	f1ab 0302 	sub.w	r3, fp, #2
 80141e6:	fa5f fb83 	uxtb.w	fp, r3
 80141ea:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80141ee:	d820      	bhi.n	8014232 <_printf_float+0x186>
 80141f0:	3901      	subs	r1, #1
 80141f2:	465a      	mov	r2, fp
 80141f4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80141f8:	9109      	str	r1, [sp, #36]	; 0x24
 80141fa:	f7ff ff19 	bl	8014030 <__exponent>
 80141fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014200:	1813      	adds	r3, r2, r0
 8014202:	2a01      	cmp	r2, #1
 8014204:	4681      	mov	r9, r0
 8014206:	6123      	str	r3, [r4, #16]
 8014208:	dc02      	bgt.n	8014210 <_printf_float+0x164>
 801420a:	6822      	ldr	r2, [r4, #0]
 801420c:	07d2      	lsls	r2, r2, #31
 801420e:	d501      	bpl.n	8014214 <_printf_float+0x168>
 8014210:	3301      	adds	r3, #1
 8014212:	6123      	str	r3, [r4, #16]
 8014214:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8014218:	2b00      	cmp	r3, #0
 801421a:	d09c      	beq.n	8014156 <_printf_float+0xaa>
 801421c:	232d      	movs	r3, #45	; 0x2d
 801421e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014222:	e798      	b.n	8014156 <_printf_float+0xaa>
 8014224:	9a06      	ldr	r2, [sp, #24]
 8014226:	2a47      	cmp	r2, #71	; 0x47
 8014228:	d1be      	bne.n	80141a8 <_printf_float+0xfc>
 801422a:	2b00      	cmp	r3, #0
 801422c:	d1bc      	bne.n	80141a8 <_printf_float+0xfc>
 801422e:	2301      	movs	r3, #1
 8014230:	e7b9      	b.n	80141a6 <_printf_float+0xfa>
 8014232:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8014236:	d118      	bne.n	801426a <_printf_float+0x1be>
 8014238:	2900      	cmp	r1, #0
 801423a:	6863      	ldr	r3, [r4, #4]
 801423c:	dd0b      	ble.n	8014256 <_printf_float+0x1aa>
 801423e:	6121      	str	r1, [r4, #16]
 8014240:	b913      	cbnz	r3, 8014248 <_printf_float+0x19c>
 8014242:	6822      	ldr	r2, [r4, #0]
 8014244:	07d0      	lsls	r0, r2, #31
 8014246:	d502      	bpl.n	801424e <_printf_float+0x1a2>
 8014248:	3301      	adds	r3, #1
 801424a:	440b      	add	r3, r1
 801424c:	6123      	str	r3, [r4, #16]
 801424e:	65a1      	str	r1, [r4, #88]	; 0x58
 8014250:	f04f 0900 	mov.w	r9, #0
 8014254:	e7de      	b.n	8014214 <_printf_float+0x168>
 8014256:	b913      	cbnz	r3, 801425e <_printf_float+0x1b2>
 8014258:	6822      	ldr	r2, [r4, #0]
 801425a:	07d2      	lsls	r2, r2, #31
 801425c:	d501      	bpl.n	8014262 <_printf_float+0x1b6>
 801425e:	3302      	adds	r3, #2
 8014260:	e7f4      	b.n	801424c <_printf_float+0x1a0>
 8014262:	2301      	movs	r3, #1
 8014264:	e7f2      	b.n	801424c <_printf_float+0x1a0>
 8014266:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801426a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801426c:	4299      	cmp	r1, r3
 801426e:	db05      	blt.n	801427c <_printf_float+0x1d0>
 8014270:	6823      	ldr	r3, [r4, #0]
 8014272:	6121      	str	r1, [r4, #16]
 8014274:	07d8      	lsls	r0, r3, #31
 8014276:	d5ea      	bpl.n	801424e <_printf_float+0x1a2>
 8014278:	1c4b      	adds	r3, r1, #1
 801427a:	e7e7      	b.n	801424c <_printf_float+0x1a0>
 801427c:	2900      	cmp	r1, #0
 801427e:	bfd4      	ite	le
 8014280:	f1c1 0202 	rsble	r2, r1, #2
 8014284:	2201      	movgt	r2, #1
 8014286:	4413      	add	r3, r2
 8014288:	e7e0      	b.n	801424c <_printf_float+0x1a0>
 801428a:	6823      	ldr	r3, [r4, #0]
 801428c:	055a      	lsls	r2, r3, #21
 801428e:	d407      	bmi.n	80142a0 <_printf_float+0x1f4>
 8014290:	6923      	ldr	r3, [r4, #16]
 8014292:	4642      	mov	r2, r8
 8014294:	4631      	mov	r1, r6
 8014296:	4628      	mov	r0, r5
 8014298:	47b8      	blx	r7
 801429a:	3001      	adds	r0, #1
 801429c:	d12c      	bne.n	80142f8 <_printf_float+0x24c>
 801429e:	e764      	b.n	801416a <_printf_float+0xbe>
 80142a0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80142a4:	f240 80e0 	bls.w	8014468 <_printf_float+0x3bc>
 80142a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80142ac:	2200      	movs	r2, #0
 80142ae:	2300      	movs	r3, #0
 80142b0:	f7ec fc0a 	bl	8000ac8 <__aeabi_dcmpeq>
 80142b4:	2800      	cmp	r0, #0
 80142b6:	d034      	beq.n	8014322 <_printf_float+0x276>
 80142b8:	4a37      	ldr	r2, [pc, #220]	; (8014398 <_printf_float+0x2ec>)
 80142ba:	2301      	movs	r3, #1
 80142bc:	4631      	mov	r1, r6
 80142be:	4628      	mov	r0, r5
 80142c0:	47b8      	blx	r7
 80142c2:	3001      	adds	r0, #1
 80142c4:	f43f af51 	beq.w	801416a <_printf_float+0xbe>
 80142c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142cc:	429a      	cmp	r2, r3
 80142ce:	db02      	blt.n	80142d6 <_printf_float+0x22a>
 80142d0:	6823      	ldr	r3, [r4, #0]
 80142d2:	07d8      	lsls	r0, r3, #31
 80142d4:	d510      	bpl.n	80142f8 <_printf_float+0x24c>
 80142d6:	ee18 3a10 	vmov	r3, s16
 80142da:	4652      	mov	r2, sl
 80142dc:	4631      	mov	r1, r6
 80142de:	4628      	mov	r0, r5
 80142e0:	47b8      	blx	r7
 80142e2:	3001      	adds	r0, #1
 80142e4:	f43f af41 	beq.w	801416a <_printf_float+0xbe>
 80142e8:	f04f 0800 	mov.w	r8, #0
 80142ec:	f104 091a 	add.w	r9, r4, #26
 80142f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80142f2:	3b01      	subs	r3, #1
 80142f4:	4543      	cmp	r3, r8
 80142f6:	dc09      	bgt.n	801430c <_printf_float+0x260>
 80142f8:	6823      	ldr	r3, [r4, #0]
 80142fa:	079b      	lsls	r3, r3, #30
 80142fc:	f100 8107 	bmi.w	801450e <_printf_float+0x462>
 8014300:	68e0      	ldr	r0, [r4, #12]
 8014302:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8014304:	4298      	cmp	r0, r3
 8014306:	bfb8      	it	lt
 8014308:	4618      	movlt	r0, r3
 801430a:	e730      	b.n	801416e <_printf_float+0xc2>
 801430c:	2301      	movs	r3, #1
 801430e:	464a      	mov	r2, r9
 8014310:	4631      	mov	r1, r6
 8014312:	4628      	mov	r0, r5
 8014314:	47b8      	blx	r7
 8014316:	3001      	adds	r0, #1
 8014318:	f43f af27 	beq.w	801416a <_printf_float+0xbe>
 801431c:	f108 0801 	add.w	r8, r8, #1
 8014320:	e7e6      	b.n	80142f0 <_printf_float+0x244>
 8014322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014324:	2b00      	cmp	r3, #0
 8014326:	dc39      	bgt.n	801439c <_printf_float+0x2f0>
 8014328:	4a1b      	ldr	r2, [pc, #108]	; (8014398 <_printf_float+0x2ec>)
 801432a:	2301      	movs	r3, #1
 801432c:	4631      	mov	r1, r6
 801432e:	4628      	mov	r0, r5
 8014330:	47b8      	blx	r7
 8014332:	3001      	adds	r0, #1
 8014334:	f43f af19 	beq.w	801416a <_printf_float+0xbe>
 8014338:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801433c:	4313      	orrs	r3, r2
 801433e:	d102      	bne.n	8014346 <_printf_float+0x29a>
 8014340:	6823      	ldr	r3, [r4, #0]
 8014342:	07d9      	lsls	r1, r3, #31
 8014344:	d5d8      	bpl.n	80142f8 <_printf_float+0x24c>
 8014346:	ee18 3a10 	vmov	r3, s16
 801434a:	4652      	mov	r2, sl
 801434c:	4631      	mov	r1, r6
 801434e:	4628      	mov	r0, r5
 8014350:	47b8      	blx	r7
 8014352:	3001      	adds	r0, #1
 8014354:	f43f af09 	beq.w	801416a <_printf_float+0xbe>
 8014358:	f04f 0900 	mov.w	r9, #0
 801435c:	f104 0a1a 	add.w	sl, r4, #26
 8014360:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014362:	425b      	negs	r3, r3
 8014364:	454b      	cmp	r3, r9
 8014366:	dc01      	bgt.n	801436c <_printf_float+0x2c0>
 8014368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801436a:	e792      	b.n	8014292 <_printf_float+0x1e6>
 801436c:	2301      	movs	r3, #1
 801436e:	4652      	mov	r2, sl
 8014370:	4631      	mov	r1, r6
 8014372:	4628      	mov	r0, r5
 8014374:	47b8      	blx	r7
 8014376:	3001      	adds	r0, #1
 8014378:	f43f aef7 	beq.w	801416a <_printf_float+0xbe>
 801437c:	f109 0901 	add.w	r9, r9, #1
 8014380:	e7ee      	b.n	8014360 <_printf_float+0x2b4>
 8014382:	bf00      	nop
 8014384:	7fefffff 	.word	0x7fefffff
 8014388:	0801ad41 	.word	0x0801ad41
 801438c:	0801ad45 	.word	0x0801ad45
 8014390:	0801ad49 	.word	0x0801ad49
 8014394:	0801ad4d 	.word	0x0801ad4d
 8014398:	0801ad51 	.word	0x0801ad51
 801439c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801439e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80143a0:	429a      	cmp	r2, r3
 80143a2:	bfa8      	it	ge
 80143a4:	461a      	movge	r2, r3
 80143a6:	2a00      	cmp	r2, #0
 80143a8:	4691      	mov	r9, r2
 80143aa:	dc37      	bgt.n	801441c <_printf_float+0x370>
 80143ac:	f04f 0b00 	mov.w	fp, #0
 80143b0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80143b4:	f104 021a 	add.w	r2, r4, #26
 80143b8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80143ba:	9305      	str	r3, [sp, #20]
 80143bc:	eba3 0309 	sub.w	r3, r3, r9
 80143c0:	455b      	cmp	r3, fp
 80143c2:	dc33      	bgt.n	801442c <_printf_float+0x380>
 80143c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80143c8:	429a      	cmp	r2, r3
 80143ca:	db3b      	blt.n	8014444 <_printf_float+0x398>
 80143cc:	6823      	ldr	r3, [r4, #0]
 80143ce:	07da      	lsls	r2, r3, #31
 80143d0:	d438      	bmi.n	8014444 <_printf_float+0x398>
 80143d2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80143d6:	eba2 0903 	sub.w	r9, r2, r3
 80143da:	9b05      	ldr	r3, [sp, #20]
 80143dc:	1ad2      	subs	r2, r2, r3
 80143de:	4591      	cmp	r9, r2
 80143e0:	bfa8      	it	ge
 80143e2:	4691      	movge	r9, r2
 80143e4:	f1b9 0f00 	cmp.w	r9, #0
 80143e8:	dc35      	bgt.n	8014456 <_printf_float+0x3aa>
 80143ea:	f04f 0800 	mov.w	r8, #0
 80143ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80143f2:	f104 0a1a 	add.w	sl, r4, #26
 80143f6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80143fa:	1a9b      	subs	r3, r3, r2
 80143fc:	eba3 0309 	sub.w	r3, r3, r9
 8014400:	4543      	cmp	r3, r8
 8014402:	f77f af79 	ble.w	80142f8 <_printf_float+0x24c>
 8014406:	2301      	movs	r3, #1
 8014408:	4652      	mov	r2, sl
 801440a:	4631      	mov	r1, r6
 801440c:	4628      	mov	r0, r5
 801440e:	47b8      	blx	r7
 8014410:	3001      	adds	r0, #1
 8014412:	f43f aeaa 	beq.w	801416a <_printf_float+0xbe>
 8014416:	f108 0801 	add.w	r8, r8, #1
 801441a:	e7ec      	b.n	80143f6 <_printf_float+0x34a>
 801441c:	4613      	mov	r3, r2
 801441e:	4631      	mov	r1, r6
 8014420:	4642      	mov	r2, r8
 8014422:	4628      	mov	r0, r5
 8014424:	47b8      	blx	r7
 8014426:	3001      	adds	r0, #1
 8014428:	d1c0      	bne.n	80143ac <_printf_float+0x300>
 801442a:	e69e      	b.n	801416a <_printf_float+0xbe>
 801442c:	2301      	movs	r3, #1
 801442e:	4631      	mov	r1, r6
 8014430:	4628      	mov	r0, r5
 8014432:	9205      	str	r2, [sp, #20]
 8014434:	47b8      	blx	r7
 8014436:	3001      	adds	r0, #1
 8014438:	f43f ae97 	beq.w	801416a <_printf_float+0xbe>
 801443c:	9a05      	ldr	r2, [sp, #20]
 801443e:	f10b 0b01 	add.w	fp, fp, #1
 8014442:	e7b9      	b.n	80143b8 <_printf_float+0x30c>
 8014444:	ee18 3a10 	vmov	r3, s16
 8014448:	4652      	mov	r2, sl
 801444a:	4631      	mov	r1, r6
 801444c:	4628      	mov	r0, r5
 801444e:	47b8      	blx	r7
 8014450:	3001      	adds	r0, #1
 8014452:	d1be      	bne.n	80143d2 <_printf_float+0x326>
 8014454:	e689      	b.n	801416a <_printf_float+0xbe>
 8014456:	9a05      	ldr	r2, [sp, #20]
 8014458:	464b      	mov	r3, r9
 801445a:	4442      	add	r2, r8
 801445c:	4631      	mov	r1, r6
 801445e:	4628      	mov	r0, r5
 8014460:	47b8      	blx	r7
 8014462:	3001      	adds	r0, #1
 8014464:	d1c1      	bne.n	80143ea <_printf_float+0x33e>
 8014466:	e680      	b.n	801416a <_printf_float+0xbe>
 8014468:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801446a:	2a01      	cmp	r2, #1
 801446c:	dc01      	bgt.n	8014472 <_printf_float+0x3c6>
 801446e:	07db      	lsls	r3, r3, #31
 8014470:	d53a      	bpl.n	80144e8 <_printf_float+0x43c>
 8014472:	2301      	movs	r3, #1
 8014474:	4642      	mov	r2, r8
 8014476:	4631      	mov	r1, r6
 8014478:	4628      	mov	r0, r5
 801447a:	47b8      	blx	r7
 801447c:	3001      	adds	r0, #1
 801447e:	f43f ae74 	beq.w	801416a <_printf_float+0xbe>
 8014482:	ee18 3a10 	vmov	r3, s16
 8014486:	4652      	mov	r2, sl
 8014488:	4631      	mov	r1, r6
 801448a:	4628      	mov	r0, r5
 801448c:	47b8      	blx	r7
 801448e:	3001      	adds	r0, #1
 8014490:	f43f ae6b 	beq.w	801416a <_printf_float+0xbe>
 8014494:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014498:	2200      	movs	r2, #0
 801449a:	2300      	movs	r3, #0
 801449c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80144a0:	f7ec fb12 	bl	8000ac8 <__aeabi_dcmpeq>
 80144a4:	b9d8      	cbnz	r0, 80144de <_printf_float+0x432>
 80144a6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80144aa:	f108 0201 	add.w	r2, r8, #1
 80144ae:	4631      	mov	r1, r6
 80144b0:	4628      	mov	r0, r5
 80144b2:	47b8      	blx	r7
 80144b4:	3001      	adds	r0, #1
 80144b6:	d10e      	bne.n	80144d6 <_printf_float+0x42a>
 80144b8:	e657      	b.n	801416a <_printf_float+0xbe>
 80144ba:	2301      	movs	r3, #1
 80144bc:	4652      	mov	r2, sl
 80144be:	4631      	mov	r1, r6
 80144c0:	4628      	mov	r0, r5
 80144c2:	47b8      	blx	r7
 80144c4:	3001      	adds	r0, #1
 80144c6:	f43f ae50 	beq.w	801416a <_printf_float+0xbe>
 80144ca:	f108 0801 	add.w	r8, r8, #1
 80144ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80144d0:	3b01      	subs	r3, #1
 80144d2:	4543      	cmp	r3, r8
 80144d4:	dcf1      	bgt.n	80144ba <_printf_float+0x40e>
 80144d6:	464b      	mov	r3, r9
 80144d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80144dc:	e6da      	b.n	8014294 <_printf_float+0x1e8>
 80144de:	f04f 0800 	mov.w	r8, #0
 80144e2:	f104 0a1a 	add.w	sl, r4, #26
 80144e6:	e7f2      	b.n	80144ce <_printf_float+0x422>
 80144e8:	2301      	movs	r3, #1
 80144ea:	4642      	mov	r2, r8
 80144ec:	e7df      	b.n	80144ae <_printf_float+0x402>
 80144ee:	2301      	movs	r3, #1
 80144f0:	464a      	mov	r2, r9
 80144f2:	4631      	mov	r1, r6
 80144f4:	4628      	mov	r0, r5
 80144f6:	47b8      	blx	r7
 80144f8:	3001      	adds	r0, #1
 80144fa:	f43f ae36 	beq.w	801416a <_printf_float+0xbe>
 80144fe:	f108 0801 	add.w	r8, r8, #1
 8014502:	68e3      	ldr	r3, [r4, #12]
 8014504:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8014506:	1a5b      	subs	r3, r3, r1
 8014508:	4543      	cmp	r3, r8
 801450a:	dcf0      	bgt.n	80144ee <_printf_float+0x442>
 801450c:	e6f8      	b.n	8014300 <_printf_float+0x254>
 801450e:	f04f 0800 	mov.w	r8, #0
 8014512:	f104 0919 	add.w	r9, r4, #25
 8014516:	e7f4      	b.n	8014502 <_printf_float+0x456>

08014518 <_printf_common>:
 8014518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801451c:	4616      	mov	r6, r2
 801451e:	4699      	mov	r9, r3
 8014520:	688a      	ldr	r2, [r1, #8]
 8014522:	690b      	ldr	r3, [r1, #16]
 8014524:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014528:	4293      	cmp	r3, r2
 801452a:	bfb8      	it	lt
 801452c:	4613      	movlt	r3, r2
 801452e:	6033      	str	r3, [r6, #0]
 8014530:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014534:	4607      	mov	r7, r0
 8014536:	460c      	mov	r4, r1
 8014538:	b10a      	cbz	r2, 801453e <_printf_common+0x26>
 801453a:	3301      	adds	r3, #1
 801453c:	6033      	str	r3, [r6, #0]
 801453e:	6823      	ldr	r3, [r4, #0]
 8014540:	0699      	lsls	r1, r3, #26
 8014542:	bf42      	ittt	mi
 8014544:	6833      	ldrmi	r3, [r6, #0]
 8014546:	3302      	addmi	r3, #2
 8014548:	6033      	strmi	r3, [r6, #0]
 801454a:	6825      	ldr	r5, [r4, #0]
 801454c:	f015 0506 	ands.w	r5, r5, #6
 8014550:	d106      	bne.n	8014560 <_printf_common+0x48>
 8014552:	f104 0a19 	add.w	sl, r4, #25
 8014556:	68e3      	ldr	r3, [r4, #12]
 8014558:	6832      	ldr	r2, [r6, #0]
 801455a:	1a9b      	subs	r3, r3, r2
 801455c:	42ab      	cmp	r3, r5
 801455e:	dc26      	bgt.n	80145ae <_printf_common+0x96>
 8014560:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014564:	1e13      	subs	r3, r2, #0
 8014566:	6822      	ldr	r2, [r4, #0]
 8014568:	bf18      	it	ne
 801456a:	2301      	movne	r3, #1
 801456c:	0692      	lsls	r2, r2, #26
 801456e:	d42b      	bmi.n	80145c8 <_printf_common+0xb0>
 8014570:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014574:	4649      	mov	r1, r9
 8014576:	4638      	mov	r0, r7
 8014578:	47c0      	blx	r8
 801457a:	3001      	adds	r0, #1
 801457c:	d01e      	beq.n	80145bc <_printf_common+0xa4>
 801457e:	6823      	ldr	r3, [r4, #0]
 8014580:	6922      	ldr	r2, [r4, #16]
 8014582:	f003 0306 	and.w	r3, r3, #6
 8014586:	2b04      	cmp	r3, #4
 8014588:	bf02      	ittt	eq
 801458a:	68e5      	ldreq	r5, [r4, #12]
 801458c:	6833      	ldreq	r3, [r6, #0]
 801458e:	1aed      	subeq	r5, r5, r3
 8014590:	68a3      	ldr	r3, [r4, #8]
 8014592:	bf0c      	ite	eq
 8014594:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014598:	2500      	movne	r5, #0
 801459a:	4293      	cmp	r3, r2
 801459c:	bfc4      	itt	gt
 801459e:	1a9b      	subgt	r3, r3, r2
 80145a0:	18ed      	addgt	r5, r5, r3
 80145a2:	2600      	movs	r6, #0
 80145a4:	341a      	adds	r4, #26
 80145a6:	42b5      	cmp	r5, r6
 80145a8:	d11a      	bne.n	80145e0 <_printf_common+0xc8>
 80145aa:	2000      	movs	r0, #0
 80145ac:	e008      	b.n	80145c0 <_printf_common+0xa8>
 80145ae:	2301      	movs	r3, #1
 80145b0:	4652      	mov	r2, sl
 80145b2:	4649      	mov	r1, r9
 80145b4:	4638      	mov	r0, r7
 80145b6:	47c0      	blx	r8
 80145b8:	3001      	adds	r0, #1
 80145ba:	d103      	bne.n	80145c4 <_printf_common+0xac>
 80145bc:	f04f 30ff 	mov.w	r0, #4294967295
 80145c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145c4:	3501      	adds	r5, #1
 80145c6:	e7c6      	b.n	8014556 <_printf_common+0x3e>
 80145c8:	18e1      	adds	r1, r4, r3
 80145ca:	1c5a      	adds	r2, r3, #1
 80145cc:	2030      	movs	r0, #48	; 0x30
 80145ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80145d2:	4422      	add	r2, r4
 80145d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80145d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80145dc:	3302      	adds	r3, #2
 80145de:	e7c7      	b.n	8014570 <_printf_common+0x58>
 80145e0:	2301      	movs	r3, #1
 80145e2:	4622      	mov	r2, r4
 80145e4:	4649      	mov	r1, r9
 80145e6:	4638      	mov	r0, r7
 80145e8:	47c0      	blx	r8
 80145ea:	3001      	adds	r0, #1
 80145ec:	d0e6      	beq.n	80145bc <_printf_common+0xa4>
 80145ee:	3601      	adds	r6, #1
 80145f0:	e7d9      	b.n	80145a6 <_printf_common+0x8e>
	...

080145f4 <_printf_i>:
 80145f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80145f8:	7e0f      	ldrb	r7, [r1, #24]
 80145fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80145fc:	2f78      	cmp	r7, #120	; 0x78
 80145fe:	4691      	mov	r9, r2
 8014600:	4680      	mov	r8, r0
 8014602:	460c      	mov	r4, r1
 8014604:	469a      	mov	sl, r3
 8014606:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801460a:	d807      	bhi.n	801461c <_printf_i+0x28>
 801460c:	2f62      	cmp	r7, #98	; 0x62
 801460e:	d80a      	bhi.n	8014626 <_printf_i+0x32>
 8014610:	2f00      	cmp	r7, #0
 8014612:	f000 80d4 	beq.w	80147be <_printf_i+0x1ca>
 8014616:	2f58      	cmp	r7, #88	; 0x58
 8014618:	f000 80c0 	beq.w	801479c <_printf_i+0x1a8>
 801461c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014620:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014624:	e03a      	b.n	801469c <_printf_i+0xa8>
 8014626:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801462a:	2b15      	cmp	r3, #21
 801462c:	d8f6      	bhi.n	801461c <_printf_i+0x28>
 801462e:	a101      	add	r1, pc, #4	; (adr r1, 8014634 <_printf_i+0x40>)
 8014630:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014634:	0801468d 	.word	0x0801468d
 8014638:	080146a1 	.word	0x080146a1
 801463c:	0801461d 	.word	0x0801461d
 8014640:	0801461d 	.word	0x0801461d
 8014644:	0801461d 	.word	0x0801461d
 8014648:	0801461d 	.word	0x0801461d
 801464c:	080146a1 	.word	0x080146a1
 8014650:	0801461d 	.word	0x0801461d
 8014654:	0801461d 	.word	0x0801461d
 8014658:	0801461d 	.word	0x0801461d
 801465c:	0801461d 	.word	0x0801461d
 8014660:	080147a5 	.word	0x080147a5
 8014664:	080146cd 	.word	0x080146cd
 8014668:	0801475f 	.word	0x0801475f
 801466c:	0801461d 	.word	0x0801461d
 8014670:	0801461d 	.word	0x0801461d
 8014674:	080147c7 	.word	0x080147c7
 8014678:	0801461d 	.word	0x0801461d
 801467c:	080146cd 	.word	0x080146cd
 8014680:	0801461d 	.word	0x0801461d
 8014684:	0801461d 	.word	0x0801461d
 8014688:	08014767 	.word	0x08014767
 801468c:	682b      	ldr	r3, [r5, #0]
 801468e:	1d1a      	adds	r2, r3, #4
 8014690:	681b      	ldr	r3, [r3, #0]
 8014692:	602a      	str	r2, [r5, #0]
 8014694:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014698:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801469c:	2301      	movs	r3, #1
 801469e:	e09f      	b.n	80147e0 <_printf_i+0x1ec>
 80146a0:	6820      	ldr	r0, [r4, #0]
 80146a2:	682b      	ldr	r3, [r5, #0]
 80146a4:	0607      	lsls	r7, r0, #24
 80146a6:	f103 0104 	add.w	r1, r3, #4
 80146aa:	6029      	str	r1, [r5, #0]
 80146ac:	d501      	bpl.n	80146b2 <_printf_i+0xbe>
 80146ae:	681e      	ldr	r6, [r3, #0]
 80146b0:	e003      	b.n	80146ba <_printf_i+0xc6>
 80146b2:	0646      	lsls	r6, r0, #25
 80146b4:	d5fb      	bpl.n	80146ae <_printf_i+0xba>
 80146b6:	f9b3 6000 	ldrsh.w	r6, [r3]
 80146ba:	2e00      	cmp	r6, #0
 80146bc:	da03      	bge.n	80146c6 <_printf_i+0xd2>
 80146be:	232d      	movs	r3, #45	; 0x2d
 80146c0:	4276      	negs	r6, r6
 80146c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80146c6:	485a      	ldr	r0, [pc, #360]	; (8014830 <_printf_i+0x23c>)
 80146c8:	230a      	movs	r3, #10
 80146ca:	e012      	b.n	80146f2 <_printf_i+0xfe>
 80146cc:	682b      	ldr	r3, [r5, #0]
 80146ce:	6820      	ldr	r0, [r4, #0]
 80146d0:	1d19      	adds	r1, r3, #4
 80146d2:	6029      	str	r1, [r5, #0]
 80146d4:	0605      	lsls	r5, r0, #24
 80146d6:	d501      	bpl.n	80146dc <_printf_i+0xe8>
 80146d8:	681e      	ldr	r6, [r3, #0]
 80146da:	e002      	b.n	80146e2 <_printf_i+0xee>
 80146dc:	0641      	lsls	r1, r0, #25
 80146de:	d5fb      	bpl.n	80146d8 <_printf_i+0xe4>
 80146e0:	881e      	ldrh	r6, [r3, #0]
 80146e2:	4853      	ldr	r0, [pc, #332]	; (8014830 <_printf_i+0x23c>)
 80146e4:	2f6f      	cmp	r7, #111	; 0x6f
 80146e6:	bf0c      	ite	eq
 80146e8:	2308      	moveq	r3, #8
 80146ea:	230a      	movne	r3, #10
 80146ec:	2100      	movs	r1, #0
 80146ee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80146f2:	6865      	ldr	r5, [r4, #4]
 80146f4:	60a5      	str	r5, [r4, #8]
 80146f6:	2d00      	cmp	r5, #0
 80146f8:	bfa2      	ittt	ge
 80146fa:	6821      	ldrge	r1, [r4, #0]
 80146fc:	f021 0104 	bicge.w	r1, r1, #4
 8014700:	6021      	strge	r1, [r4, #0]
 8014702:	b90e      	cbnz	r6, 8014708 <_printf_i+0x114>
 8014704:	2d00      	cmp	r5, #0
 8014706:	d04b      	beq.n	80147a0 <_printf_i+0x1ac>
 8014708:	4615      	mov	r5, r2
 801470a:	fbb6 f1f3 	udiv	r1, r6, r3
 801470e:	fb03 6711 	mls	r7, r3, r1, r6
 8014712:	5dc7      	ldrb	r7, [r0, r7]
 8014714:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014718:	4637      	mov	r7, r6
 801471a:	42bb      	cmp	r3, r7
 801471c:	460e      	mov	r6, r1
 801471e:	d9f4      	bls.n	801470a <_printf_i+0x116>
 8014720:	2b08      	cmp	r3, #8
 8014722:	d10b      	bne.n	801473c <_printf_i+0x148>
 8014724:	6823      	ldr	r3, [r4, #0]
 8014726:	07de      	lsls	r6, r3, #31
 8014728:	d508      	bpl.n	801473c <_printf_i+0x148>
 801472a:	6923      	ldr	r3, [r4, #16]
 801472c:	6861      	ldr	r1, [r4, #4]
 801472e:	4299      	cmp	r1, r3
 8014730:	bfde      	ittt	le
 8014732:	2330      	movle	r3, #48	; 0x30
 8014734:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014738:	f105 35ff 	addle.w	r5, r5, #4294967295
 801473c:	1b52      	subs	r2, r2, r5
 801473e:	6122      	str	r2, [r4, #16]
 8014740:	f8cd a000 	str.w	sl, [sp]
 8014744:	464b      	mov	r3, r9
 8014746:	aa03      	add	r2, sp, #12
 8014748:	4621      	mov	r1, r4
 801474a:	4640      	mov	r0, r8
 801474c:	f7ff fee4 	bl	8014518 <_printf_common>
 8014750:	3001      	adds	r0, #1
 8014752:	d14a      	bne.n	80147ea <_printf_i+0x1f6>
 8014754:	f04f 30ff 	mov.w	r0, #4294967295
 8014758:	b004      	add	sp, #16
 801475a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801475e:	6823      	ldr	r3, [r4, #0]
 8014760:	f043 0320 	orr.w	r3, r3, #32
 8014764:	6023      	str	r3, [r4, #0]
 8014766:	4833      	ldr	r0, [pc, #204]	; (8014834 <_printf_i+0x240>)
 8014768:	2778      	movs	r7, #120	; 0x78
 801476a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801476e:	6823      	ldr	r3, [r4, #0]
 8014770:	6829      	ldr	r1, [r5, #0]
 8014772:	061f      	lsls	r7, r3, #24
 8014774:	f851 6b04 	ldr.w	r6, [r1], #4
 8014778:	d402      	bmi.n	8014780 <_printf_i+0x18c>
 801477a:	065f      	lsls	r7, r3, #25
 801477c:	bf48      	it	mi
 801477e:	b2b6      	uxthmi	r6, r6
 8014780:	07df      	lsls	r7, r3, #31
 8014782:	bf48      	it	mi
 8014784:	f043 0320 	orrmi.w	r3, r3, #32
 8014788:	6029      	str	r1, [r5, #0]
 801478a:	bf48      	it	mi
 801478c:	6023      	strmi	r3, [r4, #0]
 801478e:	b91e      	cbnz	r6, 8014798 <_printf_i+0x1a4>
 8014790:	6823      	ldr	r3, [r4, #0]
 8014792:	f023 0320 	bic.w	r3, r3, #32
 8014796:	6023      	str	r3, [r4, #0]
 8014798:	2310      	movs	r3, #16
 801479a:	e7a7      	b.n	80146ec <_printf_i+0xf8>
 801479c:	4824      	ldr	r0, [pc, #144]	; (8014830 <_printf_i+0x23c>)
 801479e:	e7e4      	b.n	801476a <_printf_i+0x176>
 80147a0:	4615      	mov	r5, r2
 80147a2:	e7bd      	b.n	8014720 <_printf_i+0x12c>
 80147a4:	682b      	ldr	r3, [r5, #0]
 80147a6:	6826      	ldr	r6, [r4, #0]
 80147a8:	6961      	ldr	r1, [r4, #20]
 80147aa:	1d18      	adds	r0, r3, #4
 80147ac:	6028      	str	r0, [r5, #0]
 80147ae:	0635      	lsls	r5, r6, #24
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	d501      	bpl.n	80147b8 <_printf_i+0x1c4>
 80147b4:	6019      	str	r1, [r3, #0]
 80147b6:	e002      	b.n	80147be <_printf_i+0x1ca>
 80147b8:	0670      	lsls	r0, r6, #25
 80147ba:	d5fb      	bpl.n	80147b4 <_printf_i+0x1c0>
 80147bc:	8019      	strh	r1, [r3, #0]
 80147be:	2300      	movs	r3, #0
 80147c0:	6123      	str	r3, [r4, #16]
 80147c2:	4615      	mov	r5, r2
 80147c4:	e7bc      	b.n	8014740 <_printf_i+0x14c>
 80147c6:	682b      	ldr	r3, [r5, #0]
 80147c8:	1d1a      	adds	r2, r3, #4
 80147ca:	602a      	str	r2, [r5, #0]
 80147cc:	681d      	ldr	r5, [r3, #0]
 80147ce:	6862      	ldr	r2, [r4, #4]
 80147d0:	2100      	movs	r1, #0
 80147d2:	4628      	mov	r0, r5
 80147d4:	f7eb fcfc 	bl	80001d0 <memchr>
 80147d8:	b108      	cbz	r0, 80147de <_printf_i+0x1ea>
 80147da:	1b40      	subs	r0, r0, r5
 80147dc:	6060      	str	r0, [r4, #4]
 80147de:	6863      	ldr	r3, [r4, #4]
 80147e0:	6123      	str	r3, [r4, #16]
 80147e2:	2300      	movs	r3, #0
 80147e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80147e8:	e7aa      	b.n	8014740 <_printf_i+0x14c>
 80147ea:	6923      	ldr	r3, [r4, #16]
 80147ec:	462a      	mov	r2, r5
 80147ee:	4649      	mov	r1, r9
 80147f0:	4640      	mov	r0, r8
 80147f2:	47d0      	blx	sl
 80147f4:	3001      	adds	r0, #1
 80147f6:	d0ad      	beq.n	8014754 <_printf_i+0x160>
 80147f8:	6823      	ldr	r3, [r4, #0]
 80147fa:	079b      	lsls	r3, r3, #30
 80147fc:	d413      	bmi.n	8014826 <_printf_i+0x232>
 80147fe:	68e0      	ldr	r0, [r4, #12]
 8014800:	9b03      	ldr	r3, [sp, #12]
 8014802:	4298      	cmp	r0, r3
 8014804:	bfb8      	it	lt
 8014806:	4618      	movlt	r0, r3
 8014808:	e7a6      	b.n	8014758 <_printf_i+0x164>
 801480a:	2301      	movs	r3, #1
 801480c:	4632      	mov	r2, r6
 801480e:	4649      	mov	r1, r9
 8014810:	4640      	mov	r0, r8
 8014812:	47d0      	blx	sl
 8014814:	3001      	adds	r0, #1
 8014816:	d09d      	beq.n	8014754 <_printf_i+0x160>
 8014818:	3501      	adds	r5, #1
 801481a:	68e3      	ldr	r3, [r4, #12]
 801481c:	9903      	ldr	r1, [sp, #12]
 801481e:	1a5b      	subs	r3, r3, r1
 8014820:	42ab      	cmp	r3, r5
 8014822:	dcf2      	bgt.n	801480a <_printf_i+0x216>
 8014824:	e7eb      	b.n	80147fe <_printf_i+0x20a>
 8014826:	2500      	movs	r5, #0
 8014828:	f104 0619 	add.w	r6, r4, #25
 801482c:	e7f5      	b.n	801481a <_printf_i+0x226>
 801482e:	bf00      	nop
 8014830:	0801ad53 	.word	0x0801ad53
 8014834:	0801ad64 	.word	0x0801ad64

08014838 <_scanf_float>:
 8014838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801483c:	b087      	sub	sp, #28
 801483e:	4617      	mov	r7, r2
 8014840:	9303      	str	r3, [sp, #12]
 8014842:	688b      	ldr	r3, [r1, #8]
 8014844:	1e5a      	subs	r2, r3, #1
 8014846:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801484a:	bf83      	ittte	hi
 801484c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8014850:	195b      	addhi	r3, r3, r5
 8014852:	9302      	strhi	r3, [sp, #8]
 8014854:	2300      	movls	r3, #0
 8014856:	bf86      	itte	hi
 8014858:	f240 135d 	movwhi	r3, #349	; 0x15d
 801485c:	608b      	strhi	r3, [r1, #8]
 801485e:	9302      	strls	r3, [sp, #8]
 8014860:	680b      	ldr	r3, [r1, #0]
 8014862:	468b      	mov	fp, r1
 8014864:	2500      	movs	r5, #0
 8014866:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801486a:	f84b 3b1c 	str.w	r3, [fp], #28
 801486e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8014872:	4680      	mov	r8, r0
 8014874:	460c      	mov	r4, r1
 8014876:	465e      	mov	r6, fp
 8014878:	46aa      	mov	sl, r5
 801487a:	46a9      	mov	r9, r5
 801487c:	9501      	str	r5, [sp, #4]
 801487e:	68a2      	ldr	r2, [r4, #8]
 8014880:	b152      	cbz	r2, 8014898 <_scanf_float+0x60>
 8014882:	683b      	ldr	r3, [r7, #0]
 8014884:	781b      	ldrb	r3, [r3, #0]
 8014886:	2b4e      	cmp	r3, #78	; 0x4e
 8014888:	d864      	bhi.n	8014954 <_scanf_float+0x11c>
 801488a:	2b40      	cmp	r3, #64	; 0x40
 801488c:	d83c      	bhi.n	8014908 <_scanf_float+0xd0>
 801488e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8014892:	b2c8      	uxtb	r0, r1
 8014894:	280e      	cmp	r0, #14
 8014896:	d93a      	bls.n	801490e <_scanf_float+0xd6>
 8014898:	f1b9 0f00 	cmp.w	r9, #0
 801489c:	d003      	beq.n	80148a6 <_scanf_float+0x6e>
 801489e:	6823      	ldr	r3, [r4, #0]
 80148a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80148a4:	6023      	str	r3, [r4, #0]
 80148a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80148aa:	f1ba 0f01 	cmp.w	sl, #1
 80148ae:	f200 8113 	bhi.w	8014ad8 <_scanf_float+0x2a0>
 80148b2:	455e      	cmp	r6, fp
 80148b4:	f200 8105 	bhi.w	8014ac2 <_scanf_float+0x28a>
 80148b8:	2501      	movs	r5, #1
 80148ba:	4628      	mov	r0, r5
 80148bc:	b007      	add	sp, #28
 80148be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148c2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80148c6:	2a0d      	cmp	r2, #13
 80148c8:	d8e6      	bhi.n	8014898 <_scanf_float+0x60>
 80148ca:	a101      	add	r1, pc, #4	; (adr r1, 80148d0 <_scanf_float+0x98>)
 80148cc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80148d0:	08014a0f 	.word	0x08014a0f
 80148d4:	08014899 	.word	0x08014899
 80148d8:	08014899 	.word	0x08014899
 80148dc:	08014899 	.word	0x08014899
 80148e0:	08014a6f 	.word	0x08014a6f
 80148e4:	08014a47 	.word	0x08014a47
 80148e8:	08014899 	.word	0x08014899
 80148ec:	08014899 	.word	0x08014899
 80148f0:	08014a1d 	.word	0x08014a1d
 80148f4:	08014899 	.word	0x08014899
 80148f8:	08014899 	.word	0x08014899
 80148fc:	08014899 	.word	0x08014899
 8014900:	08014899 	.word	0x08014899
 8014904:	080149d5 	.word	0x080149d5
 8014908:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801490c:	e7db      	b.n	80148c6 <_scanf_float+0x8e>
 801490e:	290e      	cmp	r1, #14
 8014910:	d8c2      	bhi.n	8014898 <_scanf_float+0x60>
 8014912:	a001      	add	r0, pc, #4	; (adr r0, 8014918 <_scanf_float+0xe0>)
 8014914:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8014918:	080149c7 	.word	0x080149c7
 801491c:	08014899 	.word	0x08014899
 8014920:	080149c7 	.word	0x080149c7
 8014924:	08014a5b 	.word	0x08014a5b
 8014928:	08014899 	.word	0x08014899
 801492c:	08014975 	.word	0x08014975
 8014930:	080149b1 	.word	0x080149b1
 8014934:	080149b1 	.word	0x080149b1
 8014938:	080149b1 	.word	0x080149b1
 801493c:	080149b1 	.word	0x080149b1
 8014940:	080149b1 	.word	0x080149b1
 8014944:	080149b1 	.word	0x080149b1
 8014948:	080149b1 	.word	0x080149b1
 801494c:	080149b1 	.word	0x080149b1
 8014950:	080149b1 	.word	0x080149b1
 8014954:	2b6e      	cmp	r3, #110	; 0x6e
 8014956:	d809      	bhi.n	801496c <_scanf_float+0x134>
 8014958:	2b60      	cmp	r3, #96	; 0x60
 801495a:	d8b2      	bhi.n	80148c2 <_scanf_float+0x8a>
 801495c:	2b54      	cmp	r3, #84	; 0x54
 801495e:	d077      	beq.n	8014a50 <_scanf_float+0x218>
 8014960:	2b59      	cmp	r3, #89	; 0x59
 8014962:	d199      	bne.n	8014898 <_scanf_float+0x60>
 8014964:	2d07      	cmp	r5, #7
 8014966:	d197      	bne.n	8014898 <_scanf_float+0x60>
 8014968:	2508      	movs	r5, #8
 801496a:	e029      	b.n	80149c0 <_scanf_float+0x188>
 801496c:	2b74      	cmp	r3, #116	; 0x74
 801496e:	d06f      	beq.n	8014a50 <_scanf_float+0x218>
 8014970:	2b79      	cmp	r3, #121	; 0x79
 8014972:	e7f6      	b.n	8014962 <_scanf_float+0x12a>
 8014974:	6821      	ldr	r1, [r4, #0]
 8014976:	05c8      	lsls	r0, r1, #23
 8014978:	d51a      	bpl.n	80149b0 <_scanf_float+0x178>
 801497a:	9b02      	ldr	r3, [sp, #8]
 801497c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8014980:	6021      	str	r1, [r4, #0]
 8014982:	f109 0901 	add.w	r9, r9, #1
 8014986:	b11b      	cbz	r3, 8014990 <_scanf_float+0x158>
 8014988:	3b01      	subs	r3, #1
 801498a:	3201      	adds	r2, #1
 801498c:	9302      	str	r3, [sp, #8]
 801498e:	60a2      	str	r2, [r4, #8]
 8014990:	68a3      	ldr	r3, [r4, #8]
 8014992:	3b01      	subs	r3, #1
 8014994:	60a3      	str	r3, [r4, #8]
 8014996:	6923      	ldr	r3, [r4, #16]
 8014998:	3301      	adds	r3, #1
 801499a:	6123      	str	r3, [r4, #16]
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	3b01      	subs	r3, #1
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	607b      	str	r3, [r7, #4]
 80149a4:	f340 8084 	ble.w	8014ab0 <_scanf_float+0x278>
 80149a8:	683b      	ldr	r3, [r7, #0]
 80149aa:	3301      	adds	r3, #1
 80149ac:	603b      	str	r3, [r7, #0]
 80149ae:	e766      	b.n	801487e <_scanf_float+0x46>
 80149b0:	eb1a 0f05 	cmn.w	sl, r5
 80149b4:	f47f af70 	bne.w	8014898 <_scanf_float+0x60>
 80149b8:	6822      	ldr	r2, [r4, #0]
 80149ba:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80149be:	6022      	str	r2, [r4, #0]
 80149c0:	f806 3b01 	strb.w	r3, [r6], #1
 80149c4:	e7e4      	b.n	8014990 <_scanf_float+0x158>
 80149c6:	6822      	ldr	r2, [r4, #0]
 80149c8:	0610      	lsls	r0, r2, #24
 80149ca:	f57f af65 	bpl.w	8014898 <_scanf_float+0x60>
 80149ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80149d2:	e7f4      	b.n	80149be <_scanf_float+0x186>
 80149d4:	f1ba 0f00 	cmp.w	sl, #0
 80149d8:	d10e      	bne.n	80149f8 <_scanf_float+0x1c0>
 80149da:	f1b9 0f00 	cmp.w	r9, #0
 80149de:	d10e      	bne.n	80149fe <_scanf_float+0x1c6>
 80149e0:	6822      	ldr	r2, [r4, #0]
 80149e2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80149e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80149ea:	d108      	bne.n	80149fe <_scanf_float+0x1c6>
 80149ec:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80149f0:	6022      	str	r2, [r4, #0]
 80149f2:	f04f 0a01 	mov.w	sl, #1
 80149f6:	e7e3      	b.n	80149c0 <_scanf_float+0x188>
 80149f8:	f1ba 0f02 	cmp.w	sl, #2
 80149fc:	d055      	beq.n	8014aaa <_scanf_float+0x272>
 80149fe:	2d01      	cmp	r5, #1
 8014a00:	d002      	beq.n	8014a08 <_scanf_float+0x1d0>
 8014a02:	2d04      	cmp	r5, #4
 8014a04:	f47f af48 	bne.w	8014898 <_scanf_float+0x60>
 8014a08:	3501      	adds	r5, #1
 8014a0a:	b2ed      	uxtb	r5, r5
 8014a0c:	e7d8      	b.n	80149c0 <_scanf_float+0x188>
 8014a0e:	f1ba 0f01 	cmp.w	sl, #1
 8014a12:	f47f af41 	bne.w	8014898 <_scanf_float+0x60>
 8014a16:	f04f 0a02 	mov.w	sl, #2
 8014a1a:	e7d1      	b.n	80149c0 <_scanf_float+0x188>
 8014a1c:	b97d      	cbnz	r5, 8014a3e <_scanf_float+0x206>
 8014a1e:	f1b9 0f00 	cmp.w	r9, #0
 8014a22:	f47f af3c 	bne.w	801489e <_scanf_float+0x66>
 8014a26:	6822      	ldr	r2, [r4, #0]
 8014a28:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8014a2c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8014a30:	f47f af39 	bne.w	80148a6 <_scanf_float+0x6e>
 8014a34:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014a38:	6022      	str	r2, [r4, #0]
 8014a3a:	2501      	movs	r5, #1
 8014a3c:	e7c0      	b.n	80149c0 <_scanf_float+0x188>
 8014a3e:	2d03      	cmp	r5, #3
 8014a40:	d0e2      	beq.n	8014a08 <_scanf_float+0x1d0>
 8014a42:	2d05      	cmp	r5, #5
 8014a44:	e7de      	b.n	8014a04 <_scanf_float+0x1cc>
 8014a46:	2d02      	cmp	r5, #2
 8014a48:	f47f af26 	bne.w	8014898 <_scanf_float+0x60>
 8014a4c:	2503      	movs	r5, #3
 8014a4e:	e7b7      	b.n	80149c0 <_scanf_float+0x188>
 8014a50:	2d06      	cmp	r5, #6
 8014a52:	f47f af21 	bne.w	8014898 <_scanf_float+0x60>
 8014a56:	2507      	movs	r5, #7
 8014a58:	e7b2      	b.n	80149c0 <_scanf_float+0x188>
 8014a5a:	6822      	ldr	r2, [r4, #0]
 8014a5c:	0591      	lsls	r1, r2, #22
 8014a5e:	f57f af1b 	bpl.w	8014898 <_scanf_float+0x60>
 8014a62:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8014a66:	6022      	str	r2, [r4, #0]
 8014a68:	f8cd 9004 	str.w	r9, [sp, #4]
 8014a6c:	e7a8      	b.n	80149c0 <_scanf_float+0x188>
 8014a6e:	6822      	ldr	r2, [r4, #0]
 8014a70:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8014a74:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8014a78:	d006      	beq.n	8014a88 <_scanf_float+0x250>
 8014a7a:	0550      	lsls	r0, r2, #21
 8014a7c:	f57f af0c 	bpl.w	8014898 <_scanf_float+0x60>
 8014a80:	f1b9 0f00 	cmp.w	r9, #0
 8014a84:	f43f af0f 	beq.w	80148a6 <_scanf_float+0x6e>
 8014a88:	0591      	lsls	r1, r2, #22
 8014a8a:	bf58      	it	pl
 8014a8c:	9901      	ldrpl	r1, [sp, #4]
 8014a8e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8014a92:	bf58      	it	pl
 8014a94:	eba9 0101 	subpl.w	r1, r9, r1
 8014a98:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8014a9c:	bf58      	it	pl
 8014a9e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8014aa2:	6022      	str	r2, [r4, #0]
 8014aa4:	f04f 0900 	mov.w	r9, #0
 8014aa8:	e78a      	b.n	80149c0 <_scanf_float+0x188>
 8014aaa:	f04f 0a03 	mov.w	sl, #3
 8014aae:	e787      	b.n	80149c0 <_scanf_float+0x188>
 8014ab0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8014ab4:	4639      	mov	r1, r7
 8014ab6:	4640      	mov	r0, r8
 8014ab8:	4798      	blx	r3
 8014aba:	2800      	cmp	r0, #0
 8014abc:	f43f aedf 	beq.w	801487e <_scanf_float+0x46>
 8014ac0:	e6ea      	b.n	8014898 <_scanf_float+0x60>
 8014ac2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014ac6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014aca:	463a      	mov	r2, r7
 8014acc:	4640      	mov	r0, r8
 8014ace:	4798      	blx	r3
 8014ad0:	6923      	ldr	r3, [r4, #16]
 8014ad2:	3b01      	subs	r3, #1
 8014ad4:	6123      	str	r3, [r4, #16]
 8014ad6:	e6ec      	b.n	80148b2 <_scanf_float+0x7a>
 8014ad8:	1e6b      	subs	r3, r5, #1
 8014ada:	2b06      	cmp	r3, #6
 8014adc:	d825      	bhi.n	8014b2a <_scanf_float+0x2f2>
 8014ade:	2d02      	cmp	r5, #2
 8014ae0:	d836      	bhi.n	8014b50 <_scanf_float+0x318>
 8014ae2:	455e      	cmp	r6, fp
 8014ae4:	f67f aee8 	bls.w	80148b8 <_scanf_float+0x80>
 8014ae8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014aec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014af0:	463a      	mov	r2, r7
 8014af2:	4640      	mov	r0, r8
 8014af4:	4798      	blx	r3
 8014af6:	6923      	ldr	r3, [r4, #16]
 8014af8:	3b01      	subs	r3, #1
 8014afa:	6123      	str	r3, [r4, #16]
 8014afc:	e7f1      	b.n	8014ae2 <_scanf_float+0x2aa>
 8014afe:	9802      	ldr	r0, [sp, #8]
 8014b00:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014b04:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8014b08:	9002      	str	r0, [sp, #8]
 8014b0a:	463a      	mov	r2, r7
 8014b0c:	4640      	mov	r0, r8
 8014b0e:	4798      	blx	r3
 8014b10:	6923      	ldr	r3, [r4, #16]
 8014b12:	3b01      	subs	r3, #1
 8014b14:	6123      	str	r3, [r4, #16]
 8014b16:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014b1a:	fa5f fa8a 	uxtb.w	sl, sl
 8014b1e:	f1ba 0f02 	cmp.w	sl, #2
 8014b22:	d1ec      	bne.n	8014afe <_scanf_float+0x2c6>
 8014b24:	3d03      	subs	r5, #3
 8014b26:	b2ed      	uxtb	r5, r5
 8014b28:	1b76      	subs	r6, r6, r5
 8014b2a:	6823      	ldr	r3, [r4, #0]
 8014b2c:	05da      	lsls	r2, r3, #23
 8014b2e:	d52f      	bpl.n	8014b90 <_scanf_float+0x358>
 8014b30:	055b      	lsls	r3, r3, #21
 8014b32:	d510      	bpl.n	8014b56 <_scanf_float+0x31e>
 8014b34:	455e      	cmp	r6, fp
 8014b36:	f67f aebf 	bls.w	80148b8 <_scanf_float+0x80>
 8014b3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014b3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8014b42:	463a      	mov	r2, r7
 8014b44:	4640      	mov	r0, r8
 8014b46:	4798      	blx	r3
 8014b48:	6923      	ldr	r3, [r4, #16]
 8014b4a:	3b01      	subs	r3, #1
 8014b4c:	6123      	str	r3, [r4, #16]
 8014b4e:	e7f1      	b.n	8014b34 <_scanf_float+0x2fc>
 8014b50:	46aa      	mov	sl, r5
 8014b52:	9602      	str	r6, [sp, #8]
 8014b54:	e7df      	b.n	8014b16 <_scanf_float+0x2de>
 8014b56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8014b5a:	6923      	ldr	r3, [r4, #16]
 8014b5c:	2965      	cmp	r1, #101	; 0x65
 8014b5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8014b62:	f106 35ff 	add.w	r5, r6, #4294967295
 8014b66:	6123      	str	r3, [r4, #16]
 8014b68:	d00c      	beq.n	8014b84 <_scanf_float+0x34c>
 8014b6a:	2945      	cmp	r1, #69	; 0x45
 8014b6c:	d00a      	beq.n	8014b84 <_scanf_float+0x34c>
 8014b6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014b72:	463a      	mov	r2, r7
 8014b74:	4640      	mov	r0, r8
 8014b76:	4798      	blx	r3
 8014b78:	6923      	ldr	r3, [r4, #16]
 8014b7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8014b7e:	3b01      	subs	r3, #1
 8014b80:	1eb5      	subs	r5, r6, #2
 8014b82:	6123      	str	r3, [r4, #16]
 8014b84:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8014b88:	463a      	mov	r2, r7
 8014b8a:	4640      	mov	r0, r8
 8014b8c:	4798      	blx	r3
 8014b8e:	462e      	mov	r6, r5
 8014b90:	6825      	ldr	r5, [r4, #0]
 8014b92:	f015 0510 	ands.w	r5, r5, #16
 8014b96:	d158      	bne.n	8014c4a <_scanf_float+0x412>
 8014b98:	7035      	strb	r5, [r6, #0]
 8014b9a:	6823      	ldr	r3, [r4, #0]
 8014b9c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8014ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8014ba4:	d11c      	bne.n	8014be0 <_scanf_float+0x3a8>
 8014ba6:	9b01      	ldr	r3, [sp, #4]
 8014ba8:	454b      	cmp	r3, r9
 8014baa:	eba3 0209 	sub.w	r2, r3, r9
 8014bae:	d124      	bne.n	8014bfa <_scanf_float+0x3c2>
 8014bb0:	2200      	movs	r2, #0
 8014bb2:	4659      	mov	r1, fp
 8014bb4:	4640      	mov	r0, r8
 8014bb6:	f7ff f8df 	bl	8013d78 <_strtod_r>
 8014bba:	9b03      	ldr	r3, [sp, #12]
 8014bbc:	6821      	ldr	r1, [r4, #0]
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	f011 0f02 	tst.w	r1, #2
 8014bc4:	ec57 6b10 	vmov	r6, r7, d0
 8014bc8:	f103 0204 	add.w	r2, r3, #4
 8014bcc:	d020      	beq.n	8014c10 <_scanf_float+0x3d8>
 8014bce:	9903      	ldr	r1, [sp, #12]
 8014bd0:	600a      	str	r2, [r1, #0]
 8014bd2:	681b      	ldr	r3, [r3, #0]
 8014bd4:	e9c3 6700 	strd	r6, r7, [r3]
 8014bd8:	68e3      	ldr	r3, [r4, #12]
 8014bda:	3301      	adds	r3, #1
 8014bdc:	60e3      	str	r3, [r4, #12]
 8014bde:	e66c      	b.n	80148ba <_scanf_float+0x82>
 8014be0:	9b04      	ldr	r3, [sp, #16]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d0e4      	beq.n	8014bb0 <_scanf_float+0x378>
 8014be6:	9905      	ldr	r1, [sp, #20]
 8014be8:	230a      	movs	r3, #10
 8014bea:	462a      	mov	r2, r5
 8014bec:	3101      	adds	r1, #1
 8014bee:	4640      	mov	r0, r8
 8014bf0:	f7ff f9b0 	bl	8013f54 <_strtol_r>
 8014bf4:	9b04      	ldr	r3, [sp, #16]
 8014bf6:	9e05      	ldr	r6, [sp, #20]
 8014bf8:	1ac2      	subs	r2, r0, r3
 8014bfa:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8014bfe:	429e      	cmp	r6, r3
 8014c00:	bf28      	it	cs
 8014c02:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8014c06:	4912      	ldr	r1, [pc, #72]	; (8014c50 <_scanf_float+0x418>)
 8014c08:	4630      	mov	r0, r6
 8014c0a:	f000 f91b 	bl	8014e44 <siprintf>
 8014c0e:	e7cf      	b.n	8014bb0 <_scanf_float+0x378>
 8014c10:	f011 0f04 	tst.w	r1, #4
 8014c14:	9903      	ldr	r1, [sp, #12]
 8014c16:	600a      	str	r2, [r1, #0]
 8014c18:	d1db      	bne.n	8014bd2 <_scanf_float+0x39a>
 8014c1a:	f8d3 8000 	ldr.w	r8, [r3]
 8014c1e:	ee10 2a10 	vmov	r2, s0
 8014c22:	ee10 0a10 	vmov	r0, s0
 8014c26:	463b      	mov	r3, r7
 8014c28:	4639      	mov	r1, r7
 8014c2a:	f7eb ff7f 	bl	8000b2c <__aeabi_dcmpun>
 8014c2e:	b128      	cbz	r0, 8014c3c <_scanf_float+0x404>
 8014c30:	4808      	ldr	r0, [pc, #32]	; (8014c54 <_scanf_float+0x41c>)
 8014c32:	f000 fa9d 	bl	8015170 <nanf>
 8014c36:	ed88 0a00 	vstr	s0, [r8]
 8014c3a:	e7cd      	b.n	8014bd8 <_scanf_float+0x3a0>
 8014c3c:	4630      	mov	r0, r6
 8014c3e:	4639      	mov	r1, r7
 8014c40:	f7eb ffd2 	bl	8000be8 <__aeabi_d2f>
 8014c44:	f8c8 0000 	str.w	r0, [r8]
 8014c48:	e7c6      	b.n	8014bd8 <_scanf_float+0x3a0>
 8014c4a:	2500      	movs	r5, #0
 8014c4c:	e635      	b.n	80148ba <_scanf_float+0x82>
 8014c4e:	bf00      	nop
 8014c50:	0801ad75 	.word	0x0801ad75
 8014c54:	0801ae2e 	.word	0x0801ae2e

08014c58 <std>:
 8014c58:	2300      	movs	r3, #0
 8014c5a:	b510      	push	{r4, lr}
 8014c5c:	4604      	mov	r4, r0
 8014c5e:	e9c0 3300 	strd	r3, r3, [r0]
 8014c62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014c66:	6083      	str	r3, [r0, #8]
 8014c68:	8181      	strh	r1, [r0, #12]
 8014c6a:	6643      	str	r3, [r0, #100]	; 0x64
 8014c6c:	81c2      	strh	r2, [r0, #14]
 8014c6e:	6183      	str	r3, [r0, #24]
 8014c70:	4619      	mov	r1, r3
 8014c72:	2208      	movs	r2, #8
 8014c74:	305c      	adds	r0, #92	; 0x5c
 8014c76:	f000 f948 	bl	8014f0a <memset>
 8014c7a:	4b0d      	ldr	r3, [pc, #52]	; (8014cb0 <std+0x58>)
 8014c7c:	6263      	str	r3, [r4, #36]	; 0x24
 8014c7e:	4b0d      	ldr	r3, [pc, #52]	; (8014cb4 <std+0x5c>)
 8014c80:	62a3      	str	r3, [r4, #40]	; 0x28
 8014c82:	4b0d      	ldr	r3, [pc, #52]	; (8014cb8 <std+0x60>)
 8014c84:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014c86:	4b0d      	ldr	r3, [pc, #52]	; (8014cbc <std+0x64>)
 8014c88:	6323      	str	r3, [r4, #48]	; 0x30
 8014c8a:	4b0d      	ldr	r3, [pc, #52]	; (8014cc0 <std+0x68>)
 8014c8c:	6224      	str	r4, [r4, #32]
 8014c8e:	429c      	cmp	r4, r3
 8014c90:	d006      	beq.n	8014ca0 <std+0x48>
 8014c92:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8014c96:	4294      	cmp	r4, r2
 8014c98:	d002      	beq.n	8014ca0 <std+0x48>
 8014c9a:	33d0      	adds	r3, #208	; 0xd0
 8014c9c:	429c      	cmp	r4, r3
 8014c9e:	d105      	bne.n	8014cac <std+0x54>
 8014ca0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014ca4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014ca8:	f000 ba40 	b.w	801512c <__retarget_lock_init_recursive>
 8014cac:	bd10      	pop	{r4, pc}
 8014cae:	bf00      	nop
 8014cb0:	08014e85 	.word	0x08014e85
 8014cb4:	08014ea7 	.word	0x08014ea7
 8014cb8:	08014edf 	.word	0x08014edf
 8014cbc:	08014f03 	.word	0x08014f03
 8014cc0:	2000224c 	.word	0x2000224c

08014cc4 <stdio_exit_handler>:
 8014cc4:	4a02      	ldr	r2, [pc, #8]	; (8014cd0 <stdio_exit_handler+0xc>)
 8014cc6:	4903      	ldr	r1, [pc, #12]	; (8014cd4 <stdio_exit_handler+0x10>)
 8014cc8:	4803      	ldr	r0, [pc, #12]	; (8014cd8 <stdio_exit_handler+0x14>)
 8014cca:	f000 b869 	b.w	8014da0 <_fwalk_sglue>
 8014cce:	bf00      	nop
 8014cd0:	2000012c 	.word	0x2000012c
 8014cd4:	08017349 	.word	0x08017349
 8014cd8:	200002a4 	.word	0x200002a4

08014cdc <cleanup_stdio>:
 8014cdc:	6841      	ldr	r1, [r0, #4]
 8014cde:	4b0c      	ldr	r3, [pc, #48]	; (8014d10 <cleanup_stdio+0x34>)
 8014ce0:	4299      	cmp	r1, r3
 8014ce2:	b510      	push	{r4, lr}
 8014ce4:	4604      	mov	r4, r0
 8014ce6:	d001      	beq.n	8014cec <cleanup_stdio+0x10>
 8014ce8:	f002 fb2e 	bl	8017348 <_fflush_r>
 8014cec:	68a1      	ldr	r1, [r4, #8]
 8014cee:	4b09      	ldr	r3, [pc, #36]	; (8014d14 <cleanup_stdio+0x38>)
 8014cf0:	4299      	cmp	r1, r3
 8014cf2:	d002      	beq.n	8014cfa <cleanup_stdio+0x1e>
 8014cf4:	4620      	mov	r0, r4
 8014cf6:	f002 fb27 	bl	8017348 <_fflush_r>
 8014cfa:	68e1      	ldr	r1, [r4, #12]
 8014cfc:	4b06      	ldr	r3, [pc, #24]	; (8014d18 <cleanup_stdio+0x3c>)
 8014cfe:	4299      	cmp	r1, r3
 8014d00:	d004      	beq.n	8014d0c <cleanup_stdio+0x30>
 8014d02:	4620      	mov	r0, r4
 8014d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d08:	f002 bb1e 	b.w	8017348 <_fflush_r>
 8014d0c:	bd10      	pop	{r4, pc}
 8014d0e:	bf00      	nop
 8014d10:	2000224c 	.word	0x2000224c
 8014d14:	200022b4 	.word	0x200022b4
 8014d18:	2000231c 	.word	0x2000231c

08014d1c <global_stdio_init.part.0>:
 8014d1c:	b510      	push	{r4, lr}
 8014d1e:	4b0b      	ldr	r3, [pc, #44]	; (8014d4c <global_stdio_init.part.0+0x30>)
 8014d20:	4c0b      	ldr	r4, [pc, #44]	; (8014d50 <global_stdio_init.part.0+0x34>)
 8014d22:	4a0c      	ldr	r2, [pc, #48]	; (8014d54 <global_stdio_init.part.0+0x38>)
 8014d24:	601a      	str	r2, [r3, #0]
 8014d26:	4620      	mov	r0, r4
 8014d28:	2200      	movs	r2, #0
 8014d2a:	2104      	movs	r1, #4
 8014d2c:	f7ff ff94 	bl	8014c58 <std>
 8014d30:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8014d34:	2201      	movs	r2, #1
 8014d36:	2109      	movs	r1, #9
 8014d38:	f7ff ff8e 	bl	8014c58 <std>
 8014d3c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8014d40:	2202      	movs	r2, #2
 8014d42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d46:	2112      	movs	r1, #18
 8014d48:	f7ff bf86 	b.w	8014c58 <std>
 8014d4c:	20002384 	.word	0x20002384
 8014d50:	2000224c 	.word	0x2000224c
 8014d54:	08014cc5 	.word	0x08014cc5

08014d58 <__sfp_lock_acquire>:
 8014d58:	4801      	ldr	r0, [pc, #4]	; (8014d60 <__sfp_lock_acquire+0x8>)
 8014d5a:	f000 b9e8 	b.w	801512e <__retarget_lock_acquire_recursive>
 8014d5e:	bf00      	nop
 8014d60:	2000238d 	.word	0x2000238d

08014d64 <__sfp_lock_release>:
 8014d64:	4801      	ldr	r0, [pc, #4]	; (8014d6c <__sfp_lock_release+0x8>)
 8014d66:	f000 b9e3 	b.w	8015130 <__retarget_lock_release_recursive>
 8014d6a:	bf00      	nop
 8014d6c:	2000238d 	.word	0x2000238d

08014d70 <__sinit>:
 8014d70:	b510      	push	{r4, lr}
 8014d72:	4604      	mov	r4, r0
 8014d74:	f7ff fff0 	bl	8014d58 <__sfp_lock_acquire>
 8014d78:	6a23      	ldr	r3, [r4, #32]
 8014d7a:	b11b      	cbz	r3, 8014d84 <__sinit+0x14>
 8014d7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d80:	f7ff bff0 	b.w	8014d64 <__sfp_lock_release>
 8014d84:	4b04      	ldr	r3, [pc, #16]	; (8014d98 <__sinit+0x28>)
 8014d86:	6223      	str	r3, [r4, #32]
 8014d88:	4b04      	ldr	r3, [pc, #16]	; (8014d9c <__sinit+0x2c>)
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	2b00      	cmp	r3, #0
 8014d8e:	d1f5      	bne.n	8014d7c <__sinit+0xc>
 8014d90:	f7ff ffc4 	bl	8014d1c <global_stdio_init.part.0>
 8014d94:	e7f2      	b.n	8014d7c <__sinit+0xc>
 8014d96:	bf00      	nop
 8014d98:	08014cdd 	.word	0x08014cdd
 8014d9c:	20002384 	.word	0x20002384

08014da0 <_fwalk_sglue>:
 8014da0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014da4:	4607      	mov	r7, r0
 8014da6:	4688      	mov	r8, r1
 8014da8:	4614      	mov	r4, r2
 8014daa:	2600      	movs	r6, #0
 8014dac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014db0:	f1b9 0901 	subs.w	r9, r9, #1
 8014db4:	d505      	bpl.n	8014dc2 <_fwalk_sglue+0x22>
 8014db6:	6824      	ldr	r4, [r4, #0]
 8014db8:	2c00      	cmp	r4, #0
 8014dba:	d1f7      	bne.n	8014dac <_fwalk_sglue+0xc>
 8014dbc:	4630      	mov	r0, r6
 8014dbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014dc2:	89ab      	ldrh	r3, [r5, #12]
 8014dc4:	2b01      	cmp	r3, #1
 8014dc6:	d907      	bls.n	8014dd8 <_fwalk_sglue+0x38>
 8014dc8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014dcc:	3301      	adds	r3, #1
 8014dce:	d003      	beq.n	8014dd8 <_fwalk_sglue+0x38>
 8014dd0:	4629      	mov	r1, r5
 8014dd2:	4638      	mov	r0, r7
 8014dd4:	47c0      	blx	r8
 8014dd6:	4306      	orrs	r6, r0
 8014dd8:	3568      	adds	r5, #104	; 0x68
 8014dda:	e7e9      	b.n	8014db0 <_fwalk_sglue+0x10>

08014ddc <sniprintf>:
 8014ddc:	b40c      	push	{r2, r3}
 8014dde:	b530      	push	{r4, r5, lr}
 8014de0:	4b17      	ldr	r3, [pc, #92]	; (8014e40 <sniprintf+0x64>)
 8014de2:	1e0c      	subs	r4, r1, #0
 8014de4:	681d      	ldr	r5, [r3, #0]
 8014de6:	b09d      	sub	sp, #116	; 0x74
 8014de8:	da08      	bge.n	8014dfc <sniprintf+0x20>
 8014dea:	238b      	movs	r3, #139	; 0x8b
 8014dec:	602b      	str	r3, [r5, #0]
 8014dee:	f04f 30ff 	mov.w	r0, #4294967295
 8014df2:	b01d      	add	sp, #116	; 0x74
 8014df4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014df8:	b002      	add	sp, #8
 8014dfa:	4770      	bx	lr
 8014dfc:	f44f 7302 	mov.w	r3, #520	; 0x208
 8014e00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8014e04:	bf14      	ite	ne
 8014e06:	f104 33ff 	addne.w	r3, r4, #4294967295
 8014e0a:	4623      	moveq	r3, r4
 8014e0c:	9304      	str	r3, [sp, #16]
 8014e0e:	9307      	str	r3, [sp, #28]
 8014e10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8014e14:	9002      	str	r0, [sp, #8]
 8014e16:	9006      	str	r0, [sp, #24]
 8014e18:	f8ad 3016 	strh.w	r3, [sp, #22]
 8014e1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014e1e:	ab21      	add	r3, sp, #132	; 0x84
 8014e20:	a902      	add	r1, sp, #8
 8014e22:	4628      	mov	r0, r5
 8014e24:	9301      	str	r3, [sp, #4]
 8014e26:	f002 f90b 	bl	8017040 <_svfiprintf_r>
 8014e2a:	1c43      	adds	r3, r0, #1
 8014e2c:	bfbc      	itt	lt
 8014e2e:	238b      	movlt	r3, #139	; 0x8b
 8014e30:	602b      	strlt	r3, [r5, #0]
 8014e32:	2c00      	cmp	r4, #0
 8014e34:	d0dd      	beq.n	8014df2 <sniprintf+0x16>
 8014e36:	9b02      	ldr	r3, [sp, #8]
 8014e38:	2200      	movs	r2, #0
 8014e3a:	701a      	strb	r2, [r3, #0]
 8014e3c:	e7d9      	b.n	8014df2 <sniprintf+0x16>
 8014e3e:	bf00      	nop
 8014e40:	200002f0 	.word	0x200002f0

08014e44 <siprintf>:
 8014e44:	b40e      	push	{r1, r2, r3}
 8014e46:	b500      	push	{lr}
 8014e48:	b09c      	sub	sp, #112	; 0x70
 8014e4a:	ab1d      	add	r3, sp, #116	; 0x74
 8014e4c:	9002      	str	r0, [sp, #8]
 8014e4e:	9006      	str	r0, [sp, #24]
 8014e50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014e54:	4809      	ldr	r0, [pc, #36]	; (8014e7c <siprintf+0x38>)
 8014e56:	9107      	str	r1, [sp, #28]
 8014e58:	9104      	str	r1, [sp, #16]
 8014e5a:	4909      	ldr	r1, [pc, #36]	; (8014e80 <siprintf+0x3c>)
 8014e5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e60:	9105      	str	r1, [sp, #20]
 8014e62:	6800      	ldr	r0, [r0, #0]
 8014e64:	9301      	str	r3, [sp, #4]
 8014e66:	a902      	add	r1, sp, #8
 8014e68:	f002 f8ea 	bl	8017040 <_svfiprintf_r>
 8014e6c:	9b02      	ldr	r3, [sp, #8]
 8014e6e:	2200      	movs	r2, #0
 8014e70:	701a      	strb	r2, [r3, #0]
 8014e72:	b01c      	add	sp, #112	; 0x70
 8014e74:	f85d eb04 	ldr.w	lr, [sp], #4
 8014e78:	b003      	add	sp, #12
 8014e7a:	4770      	bx	lr
 8014e7c:	200002f0 	.word	0x200002f0
 8014e80:	ffff0208 	.word	0xffff0208

08014e84 <__sread>:
 8014e84:	b510      	push	{r4, lr}
 8014e86:	460c      	mov	r4, r1
 8014e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e8c:	f000 f8f0 	bl	8015070 <_read_r>
 8014e90:	2800      	cmp	r0, #0
 8014e92:	bfab      	itete	ge
 8014e94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014e96:	89a3      	ldrhlt	r3, [r4, #12]
 8014e98:	181b      	addge	r3, r3, r0
 8014e9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014e9e:	bfac      	ite	ge
 8014ea0:	6563      	strge	r3, [r4, #84]	; 0x54
 8014ea2:	81a3      	strhlt	r3, [r4, #12]
 8014ea4:	bd10      	pop	{r4, pc}

08014ea6 <__swrite>:
 8014ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014eaa:	461f      	mov	r7, r3
 8014eac:	898b      	ldrh	r3, [r1, #12]
 8014eae:	05db      	lsls	r3, r3, #23
 8014eb0:	4605      	mov	r5, r0
 8014eb2:	460c      	mov	r4, r1
 8014eb4:	4616      	mov	r6, r2
 8014eb6:	d505      	bpl.n	8014ec4 <__swrite+0x1e>
 8014eb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ebc:	2302      	movs	r3, #2
 8014ebe:	2200      	movs	r2, #0
 8014ec0:	f000 f8c4 	bl	801504c <_lseek_r>
 8014ec4:	89a3      	ldrh	r3, [r4, #12]
 8014ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014eca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014ece:	81a3      	strh	r3, [r4, #12]
 8014ed0:	4632      	mov	r2, r6
 8014ed2:	463b      	mov	r3, r7
 8014ed4:	4628      	mov	r0, r5
 8014ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014eda:	f000 b8eb 	b.w	80150b4 <_write_r>

08014ede <__sseek>:
 8014ede:	b510      	push	{r4, lr}
 8014ee0:	460c      	mov	r4, r1
 8014ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ee6:	f000 f8b1 	bl	801504c <_lseek_r>
 8014eea:	1c43      	adds	r3, r0, #1
 8014eec:	89a3      	ldrh	r3, [r4, #12]
 8014eee:	bf15      	itete	ne
 8014ef0:	6560      	strne	r0, [r4, #84]	; 0x54
 8014ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014efa:	81a3      	strheq	r3, [r4, #12]
 8014efc:	bf18      	it	ne
 8014efe:	81a3      	strhne	r3, [r4, #12]
 8014f00:	bd10      	pop	{r4, pc}

08014f02 <__sclose>:
 8014f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014f06:	f000 b891 	b.w	801502c <_close_r>

08014f0a <memset>:
 8014f0a:	4402      	add	r2, r0
 8014f0c:	4603      	mov	r3, r0
 8014f0e:	4293      	cmp	r3, r2
 8014f10:	d100      	bne.n	8014f14 <memset+0xa>
 8014f12:	4770      	bx	lr
 8014f14:	f803 1b01 	strb.w	r1, [r3], #1
 8014f18:	e7f9      	b.n	8014f0e <memset+0x4>

08014f1a <strncmp>:
 8014f1a:	b510      	push	{r4, lr}
 8014f1c:	b16a      	cbz	r2, 8014f3a <strncmp+0x20>
 8014f1e:	3901      	subs	r1, #1
 8014f20:	1884      	adds	r4, r0, r2
 8014f22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014f26:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8014f2a:	429a      	cmp	r2, r3
 8014f2c:	d103      	bne.n	8014f36 <strncmp+0x1c>
 8014f2e:	42a0      	cmp	r0, r4
 8014f30:	d001      	beq.n	8014f36 <strncmp+0x1c>
 8014f32:	2a00      	cmp	r2, #0
 8014f34:	d1f5      	bne.n	8014f22 <strncmp+0x8>
 8014f36:	1ad0      	subs	r0, r2, r3
 8014f38:	bd10      	pop	{r4, pc}
 8014f3a:	4610      	mov	r0, r2
 8014f3c:	e7fc      	b.n	8014f38 <strncmp+0x1e>
	...

08014f40 <strtok>:
 8014f40:	4b16      	ldr	r3, [pc, #88]	; (8014f9c <strtok+0x5c>)
 8014f42:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014f44:	681e      	ldr	r6, [r3, #0]
 8014f46:	6c74      	ldr	r4, [r6, #68]	; 0x44
 8014f48:	4605      	mov	r5, r0
 8014f4a:	b9fc      	cbnz	r4, 8014f8c <strtok+0x4c>
 8014f4c:	2050      	movs	r0, #80	; 0x50
 8014f4e:	9101      	str	r1, [sp, #4]
 8014f50:	f7fe f848 	bl	8012fe4 <malloc>
 8014f54:	9901      	ldr	r1, [sp, #4]
 8014f56:	6470      	str	r0, [r6, #68]	; 0x44
 8014f58:	4602      	mov	r2, r0
 8014f5a:	b920      	cbnz	r0, 8014f66 <strtok+0x26>
 8014f5c:	4b10      	ldr	r3, [pc, #64]	; (8014fa0 <strtok+0x60>)
 8014f5e:	4811      	ldr	r0, [pc, #68]	; (8014fa4 <strtok+0x64>)
 8014f60:	215b      	movs	r1, #91	; 0x5b
 8014f62:	f000 f90b 	bl	801517c <__assert_func>
 8014f66:	e9c0 4400 	strd	r4, r4, [r0]
 8014f6a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8014f6e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8014f72:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8014f76:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8014f7a:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8014f7e:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8014f82:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8014f86:	6184      	str	r4, [r0, #24]
 8014f88:	7704      	strb	r4, [r0, #28]
 8014f8a:	6244      	str	r4, [r0, #36]	; 0x24
 8014f8c:	6c72      	ldr	r2, [r6, #68]	; 0x44
 8014f8e:	2301      	movs	r3, #1
 8014f90:	4628      	mov	r0, r5
 8014f92:	b002      	add	sp, #8
 8014f94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014f98:	f000 b806 	b.w	8014fa8 <__strtok_r>
 8014f9c:	200002f0 	.word	0x200002f0
 8014fa0:	0801ad7a 	.word	0x0801ad7a
 8014fa4:	0801ad91 	.word	0x0801ad91

08014fa8 <__strtok_r>:
 8014fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014faa:	b908      	cbnz	r0, 8014fb0 <__strtok_r+0x8>
 8014fac:	6810      	ldr	r0, [r2, #0]
 8014fae:	b188      	cbz	r0, 8014fd4 <__strtok_r+0x2c>
 8014fb0:	4604      	mov	r4, r0
 8014fb2:	4620      	mov	r0, r4
 8014fb4:	f814 5b01 	ldrb.w	r5, [r4], #1
 8014fb8:	460f      	mov	r7, r1
 8014fba:	f817 6b01 	ldrb.w	r6, [r7], #1
 8014fbe:	b91e      	cbnz	r6, 8014fc8 <__strtok_r+0x20>
 8014fc0:	b965      	cbnz	r5, 8014fdc <__strtok_r+0x34>
 8014fc2:	6015      	str	r5, [r2, #0]
 8014fc4:	4628      	mov	r0, r5
 8014fc6:	e005      	b.n	8014fd4 <__strtok_r+0x2c>
 8014fc8:	42b5      	cmp	r5, r6
 8014fca:	d1f6      	bne.n	8014fba <__strtok_r+0x12>
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d1f0      	bne.n	8014fb2 <__strtok_r+0xa>
 8014fd0:	6014      	str	r4, [r2, #0]
 8014fd2:	7003      	strb	r3, [r0, #0]
 8014fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014fd6:	461c      	mov	r4, r3
 8014fd8:	e00c      	b.n	8014ff4 <__strtok_r+0x4c>
 8014fda:	b915      	cbnz	r5, 8014fe2 <__strtok_r+0x3a>
 8014fdc:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014fe0:	460e      	mov	r6, r1
 8014fe2:	f816 5b01 	ldrb.w	r5, [r6], #1
 8014fe6:	42ab      	cmp	r3, r5
 8014fe8:	d1f7      	bne.n	8014fda <__strtok_r+0x32>
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	d0f3      	beq.n	8014fd6 <__strtok_r+0x2e>
 8014fee:	2300      	movs	r3, #0
 8014ff0:	f804 3c01 	strb.w	r3, [r4, #-1]
 8014ff4:	6014      	str	r4, [r2, #0]
 8014ff6:	e7ed      	b.n	8014fd4 <__strtok_r+0x2c>

08014ff8 <strstr>:
 8014ff8:	780a      	ldrb	r2, [r1, #0]
 8014ffa:	b570      	push	{r4, r5, r6, lr}
 8014ffc:	b96a      	cbnz	r2, 801501a <strstr+0x22>
 8014ffe:	bd70      	pop	{r4, r5, r6, pc}
 8015000:	429a      	cmp	r2, r3
 8015002:	d109      	bne.n	8015018 <strstr+0x20>
 8015004:	460c      	mov	r4, r1
 8015006:	4605      	mov	r5, r0
 8015008:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801500c:	2b00      	cmp	r3, #0
 801500e:	d0f6      	beq.n	8014ffe <strstr+0x6>
 8015010:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8015014:	429e      	cmp	r6, r3
 8015016:	d0f7      	beq.n	8015008 <strstr+0x10>
 8015018:	3001      	adds	r0, #1
 801501a:	7803      	ldrb	r3, [r0, #0]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d1ef      	bne.n	8015000 <strstr+0x8>
 8015020:	4618      	mov	r0, r3
 8015022:	e7ec      	b.n	8014ffe <strstr+0x6>

08015024 <_localeconv_r>:
 8015024:	4800      	ldr	r0, [pc, #0]	; (8015028 <_localeconv_r+0x4>)
 8015026:	4770      	bx	lr
 8015028:	20000228 	.word	0x20000228

0801502c <_close_r>:
 801502c:	b538      	push	{r3, r4, r5, lr}
 801502e:	4d06      	ldr	r5, [pc, #24]	; (8015048 <_close_r+0x1c>)
 8015030:	2300      	movs	r3, #0
 8015032:	4604      	mov	r4, r0
 8015034:	4608      	mov	r0, r1
 8015036:	602b      	str	r3, [r5, #0]
 8015038:	f7ef fdf5 	bl	8004c26 <_close>
 801503c:	1c43      	adds	r3, r0, #1
 801503e:	d102      	bne.n	8015046 <_close_r+0x1a>
 8015040:	682b      	ldr	r3, [r5, #0]
 8015042:	b103      	cbz	r3, 8015046 <_close_r+0x1a>
 8015044:	6023      	str	r3, [r4, #0]
 8015046:	bd38      	pop	{r3, r4, r5, pc}
 8015048:	20002388 	.word	0x20002388

0801504c <_lseek_r>:
 801504c:	b538      	push	{r3, r4, r5, lr}
 801504e:	4d07      	ldr	r5, [pc, #28]	; (801506c <_lseek_r+0x20>)
 8015050:	4604      	mov	r4, r0
 8015052:	4608      	mov	r0, r1
 8015054:	4611      	mov	r1, r2
 8015056:	2200      	movs	r2, #0
 8015058:	602a      	str	r2, [r5, #0]
 801505a:	461a      	mov	r2, r3
 801505c:	f7ef fe0a 	bl	8004c74 <_lseek>
 8015060:	1c43      	adds	r3, r0, #1
 8015062:	d102      	bne.n	801506a <_lseek_r+0x1e>
 8015064:	682b      	ldr	r3, [r5, #0]
 8015066:	b103      	cbz	r3, 801506a <_lseek_r+0x1e>
 8015068:	6023      	str	r3, [r4, #0]
 801506a:	bd38      	pop	{r3, r4, r5, pc}
 801506c:	20002388 	.word	0x20002388

08015070 <_read_r>:
 8015070:	b538      	push	{r3, r4, r5, lr}
 8015072:	4d07      	ldr	r5, [pc, #28]	; (8015090 <_read_r+0x20>)
 8015074:	4604      	mov	r4, r0
 8015076:	4608      	mov	r0, r1
 8015078:	4611      	mov	r1, r2
 801507a:	2200      	movs	r2, #0
 801507c:	602a      	str	r2, [r5, #0]
 801507e:	461a      	mov	r2, r3
 8015080:	f7ef fd98 	bl	8004bb4 <_read>
 8015084:	1c43      	adds	r3, r0, #1
 8015086:	d102      	bne.n	801508e <_read_r+0x1e>
 8015088:	682b      	ldr	r3, [r5, #0]
 801508a:	b103      	cbz	r3, 801508e <_read_r+0x1e>
 801508c:	6023      	str	r3, [r4, #0]
 801508e:	bd38      	pop	{r3, r4, r5, pc}
 8015090:	20002388 	.word	0x20002388

08015094 <_sbrk_r>:
 8015094:	b538      	push	{r3, r4, r5, lr}
 8015096:	4d06      	ldr	r5, [pc, #24]	; (80150b0 <_sbrk_r+0x1c>)
 8015098:	2300      	movs	r3, #0
 801509a:	4604      	mov	r4, r0
 801509c:	4608      	mov	r0, r1
 801509e:	602b      	str	r3, [r5, #0]
 80150a0:	f7ef fdf6 	bl	8004c90 <_sbrk>
 80150a4:	1c43      	adds	r3, r0, #1
 80150a6:	d102      	bne.n	80150ae <_sbrk_r+0x1a>
 80150a8:	682b      	ldr	r3, [r5, #0]
 80150aa:	b103      	cbz	r3, 80150ae <_sbrk_r+0x1a>
 80150ac:	6023      	str	r3, [r4, #0]
 80150ae:	bd38      	pop	{r3, r4, r5, pc}
 80150b0:	20002388 	.word	0x20002388

080150b4 <_write_r>:
 80150b4:	b538      	push	{r3, r4, r5, lr}
 80150b6:	4d07      	ldr	r5, [pc, #28]	; (80150d4 <_write_r+0x20>)
 80150b8:	4604      	mov	r4, r0
 80150ba:	4608      	mov	r0, r1
 80150bc:	4611      	mov	r1, r2
 80150be:	2200      	movs	r2, #0
 80150c0:	602a      	str	r2, [r5, #0]
 80150c2:	461a      	mov	r2, r3
 80150c4:	f7ef fd93 	bl	8004bee <_write>
 80150c8:	1c43      	adds	r3, r0, #1
 80150ca:	d102      	bne.n	80150d2 <_write_r+0x1e>
 80150cc:	682b      	ldr	r3, [r5, #0]
 80150ce:	b103      	cbz	r3, 80150d2 <_write_r+0x1e>
 80150d0:	6023      	str	r3, [r4, #0]
 80150d2:	bd38      	pop	{r3, r4, r5, pc}
 80150d4:	20002388 	.word	0x20002388

080150d8 <__errno>:
 80150d8:	4b01      	ldr	r3, [pc, #4]	; (80150e0 <__errno+0x8>)
 80150da:	6818      	ldr	r0, [r3, #0]
 80150dc:	4770      	bx	lr
 80150de:	bf00      	nop
 80150e0:	200002f0 	.word	0x200002f0

080150e4 <__libc_init_array>:
 80150e4:	b570      	push	{r4, r5, r6, lr}
 80150e6:	4d0d      	ldr	r5, [pc, #52]	; (801511c <__libc_init_array+0x38>)
 80150e8:	4c0d      	ldr	r4, [pc, #52]	; (8015120 <__libc_init_array+0x3c>)
 80150ea:	1b64      	subs	r4, r4, r5
 80150ec:	10a4      	asrs	r4, r4, #2
 80150ee:	2600      	movs	r6, #0
 80150f0:	42a6      	cmp	r6, r4
 80150f2:	d109      	bne.n	8015108 <__libc_init_array+0x24>
 80150f4:	4d0b      	ldr	r5, [pc, #44]	; (8015124 <__libc_init_array+0x40>)
 80150f6:	4c0c      	ldr	r4, [pc, #48]	; (8015128 <__libc_init_array+0x44>)
 80150f8:	f003 fe38 	bl	8018d6c <_init>
 80150fc:	1b64      	subs	r4, r4, r5
 80150fe:	10a4      	asrs	r4, r4, #2
 8015100:	2600      	movs	r6, #0
 8015102:	42a6      	cmp	r6, r4
 8015104:	d105      	bne.n	8015112 <__libc_init_array+0x2e>
 8015106:	bd70      	pop	{r4, r5, r6, pc}
 8015108:	f855 3b04 	ldr.w	r3, [r5], #4
 801510c:	4798      	blx	r3
 801510e:	3601      	adds	r6, #1
 8015110:	e7ee      	b.n	80150f0 <__libc_init_array+0xc>
 8015112:	f855 3b04 	ldr.w	r3, [r5], #4
 8015116:	4798      	blx	r3
 8015118:	3601      	adds	r6, #1
 801511a:	e7f2      	b.n	8015102 <__libc_init_array+0x1e>
 801511c:	0801b268 	.word	0x0801b268
 8015120:	0801b268 	.word	0x0801b268
 8015124:	0801b268 	.word	0x0801b268
 8015128:	0801b26c 	.word	0x0801b26c

0801512c <__retarget_lock_init_recursive>:
 801512c:	4770      	bx	lr

0801512e <__retarget_lock_acquire_recursive>:
 801512e:	4770      	bx	lr

08015130 <__retarget_lock_release_recursive>:
 8015130:	4770      	bx	lr

08015132 <strcpy>:
 8015132:	4603      	mov	r3, r0
 8015134:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015138:	f803 2b01 	strb.w	r2, [r3], #1
 801513c:	2a00      	cmp	r2, #0
 801513e:	d1f9      	bne.n	8015134 <strcpy+0x2>
 8015140:	4770      	bx	lr

08015142 <memcpy>:
 8015142:	440a      	add	r2, r1
 8015144:	4291      	cmp	r1, r2
 8015146:	f100 33ff 	add.w	r3, r0, #4294967295
 801514a:	d100      	bne.n	801514e <memcpy+0xc>
 801514c:	4770      	bx	lr
 801514e:	b510      	push	{r4, lr}
 8015150:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015154:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015158:	4291      	cmp	r1, r2
 801515a:	d1f9      	bne.n	8015150 <memcpy+0xe>
 801515c:	bd10      	pop	{r4, pc}
	...

08015160 <nan>:
 8015160:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015168 <nan+0x8>
 8015164:	4770      	bx	lr
 8015166:	bf00      	nop
 8015168:	00000000 	.word	0x00000000
 801516c:	7ff80000 	.word	0x7ff80000

08015170 <nanf>:
 8015170:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8015178 <nanf+0x8>
 8015174:	4770      	bx	lr
 8015176:	bf00      	nop
 8015178:	7fc00000 	.word	0x7fc00000

0801517c <__assert_func>:
 801517c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801517e:	4614      	mov	r4, r2
 8015180:	461a      	mov	r2, r3
 8015182:	4b09      	ldr	r3, [pc, #36]	; (80151a8 <__assert_func+0x2c>)
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	4605      	mov	r5, r0
 8015188:	68d8      	ldr	r0, [r3, #12]
 801518a:	b14c      	cbz	r4, 80151a0 <__assert_func+0x24>
 801518c:	4b07      	ldr	r3, [pc, #28]	; (80151ac <__assert_func+0x30>)
 801518e:	9100      	str	r1, [sp, #0]
 8015190:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015194:	4906      	ldr	r1, [pc, #24]	; (80151b0 <__assert_func+0x34>)
 8015196:	462b      	mov	r3, r5
 8015198:	f002 f8fe 	bl	8017398 <fiprintf>
 801519c:	f002 f928 	bl	80173f0 <abort>
 80151a0:	4b04      	ldr	r3, [pc, #16]	; (80151b4 <__assert_func+0x38>)
 80151a2:	461c      	mov	r4, r3
 80151a4:	e7f3      	b.n	801518e <__assert_func+0x12>
 80151a6:	bf00      	nop
 80151a8:	200002f0 	.word	0x200002f0
 80151ac:	0801adf3 	.word	0x0801adf3
 80151b0:	0801ae00 	.word	0x0801ae00
 80151b4:	0801ae2e 	.word	0x0801ae2e

080151b8 <quorem>:
 80151b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151bc:	6903      	ldr	r3, [r0, #16]
 80151be:	690c      	ldr	r4, [r1, #16]
 80151c0:	42a3      	cmp	r3, r4
 80151c2:	4607      	mov	r7, r0
 80151c4:	db7e      	blt.n	80152c4 <quorem+0x10c>
 80151c6:	3c01      	subs	r4, #1
 80151c8:	f101 0814 	add.w	r8, r1, #20
 80151cc:	f100 0514 	add.w	r5, r0, #20
 80151d0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80151d4:	9301      	str	r3, [sp, #4]
 80151d6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80151da:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80151de:	3301      	adds	r3, #1
 80151e0:	429a      	cmp	r2, r3
 80151e2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80151e6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80151ea:	fbb2 f6f3 	udiv	r6, r2, r3
 80151ee:	d331      	bcc.n	8015254 <quorem+0x9c>
 80151f0:	f04f 0e00 	mov.w	lr, #0
 80151f4:	4640      	mov	r0, r8
 80151f6:	46ac      	mov	ip, r5
 80151f8:	46f2      	mov	sl, lr
 80151fa:	f850 2b04 	ldr.w	r2, [r0], #4
 80151fe:	b293      	uxth	r3, r2
 8015200:	fb06 e303 	mla	r3, r6, r3, lr
 8015204:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015208:	0c1a      	lsrs	r2, r3, #16
 801520a:	b29b      	uxth	r3, r3
 801520c:	ebaa 0303 	sub.w	r3, sl, r3
 8015210:	f8dc a000 	ldr.w	sl, [ip]
 8015214:	fa13 f38a 	uxtah	r3, r3, sl
 8015218:	fb06 220e 	mla	r2, r6, lr, r2
 801521c:	9300      	str	r3, [sp, #0]
 801521e:	9b00      	ldr	r3, [sp, #0]
 8015220:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015224:	b292      	uxth	r2, r2
 8015226:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801522a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801522e:	f8bd 3000 	ldrh.w	r3, [sp]
 8015232:	4581      	cmp	r9, r0
 8015234:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015238:	f84c 3b04 	str.w	r3, [ip], #4
 801523c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8015240:	d2db      	bcs.n	80151fa <quorem+0x42>
 8015242:	f855 300b 	ldr.w	r3, [r5, fp]
 8015246:	b92b      	cbnz	r3, 8015254 <quorem+0x9c>
 8015248:	9b01      	ldr	r3, [sp, #4]
 801524a:	3b04      	subs	r3, #4
 801524c:	429d      	cmp	r5, r3
 801524e:	461a      	mov	r2, r3
 8015250:	d32c      	bcc.n	80152ac <quorem+0xf4>
 8015252:	613c      	str	r4, [r7, #16]
 8015254:	4638      	mov	r0, r7
 8015256:	f001 fca5 	bl	8016ba4 <__mcmp>
 801525a:	2800      	cmp	r0, #0
 801525c:	db22      	blt.n	80152a4 <quorem+0xec>
 801525e:	3601      	adds	r6, #1
 8015260:	4629      	mov	r1, r5
 8015262:	2000      	movs	r0, #0
 8015264:	f858 2b04 	ldr.w	r2, [r8], #4
 8015268:	f8d1 c000 	ldr.w	ip, [r1]
 801526c:	b293      	uxth	r3, r2
 801526e:	1ac3      	subs	r3, r0, r3
 8015270:	0c12      	lsrs	r2, r2, #16
 8015272:	fa13 f38c 	uxtah	r3, r3, ip
 8015276:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 801527a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801527e:	b29b      	uxth	r3, r3
 8015280:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015284:	45c1      	cmp	r9, r8
 8015286:	f841 3b04 	str.w	r3, [r1], #4
 801528a:	ea4f 4022 	mov.w	r0, r2, asr #16
 801528e:	d2e9      	bcs.n	8015264 <quorem+0xac>
 8015290:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015294:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015298:	b922      	cbnz	r2, 80152a4 <quorem+0xec>
 801529a:	3b04      	subs	r3, #4
 801529c:	429d      	cmp	r5, r3
 801529e:	461a      	mov	r2, r3
 80152a0:	d30a      	bcc.n	80152b8 <quorem+0x100>
 80152a2:	613c      	str	r4, [r7, #16]
 80152a4:	4630      	mov	r0, r6
 80152a6:	b003      	add	sp, #12
 80152a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152ac:	6812      	ldr	r2, [r2, #0]
 80152ae:	3b04      	subs	r3, #4
 80152b0:	2a00      	cmp	r2, #0
 80152b2:	d1ce      	bne.n	8015252 <quorem+0x9a>
 80152b4:	3c01      	subs	r4, #1
 80152b6:	e7c9      	b.n	801524c <quorem+0x94>
 80152b8:	6812      	ldr	r2, [r2, #0]
 80152ba:	3b04      	subs	r3, #4
 80152bc:	2a00      	cmp	r2, #0
 80152be:	d1f0      	bne.n	80152a2 <quorem+0xea>
 80152c0:	3c01      	subs	r4, #1
 80152c2:	e7eb      	b.n	801529c <quorem+0xe4>
 80152c4:	2000      	movs	r0, #0
 80152c6:	e7ee      	b.n	80152a6 <quorem+0xee>

080152c8 <_dtoa_r>:
 80152c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152cc:	ed2d 8b04 	vpush	{d8-d9}
 80152d0:	69c5      	ldr	r5, [r0, #28]
 80152d2:	b093      	sub	sp, #76	; 0x4c
 80152d4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80152d8:	ec57 6b10 	vmov	r6, r7, d0
 80152dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80152e0:	9107      	str	r1, [sp, #28]
 80152e2:	4604      	mov	r4, r0
 80152e4:	920a      	str	r2, [sp, #40]	; 0x28
 80152e6:	930d      	str	r3, [sp, #52]	; 0x34
 80152e8:	b975      	cbnz	r5, 8015308 <_dtoa_r+0x40>
 80152ea:	2010      	movs	r0, #16
 80152ec:	f7fd fe7a 	bl	8012fe4 <malloc>
 80152f0:	4602      	mov	r2, r0
 80152f2:	61e0      	str	r0, [r4, #28]
 80152f4:	b920      	cbnz	r0, 8015300 <_dtoa_r+0x38>
 80152f6:	4bae      	ldr	r3, [pc, #696]	; (80155b0 <_dtoa_r+0x2e8>)
 80152f8:	21ef      	movs	r1, #239	; 0xef
 80152fa:	48ae      	ldr	r0, [pc, #696]	; (80155b4 <_dtoa_r+0x2ec>)
 80152fc:	f7ff ff3e 	bl	801517c <__assert_func>
 8015300:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8015304:	6005      	str	r5, [r0, #0]
 8015306:	60c5      	str	r5, [r0, #12]
 8015308:	69e3      	ldr	r3, [r4, #28]
 801530a:	6819      	ldr	r1, [r3, #0]
 801530c:	b151      	cbz	r1, 8015324 <_dtoa_r+0x5c>
 801530e:	685a      	ldr	r2, [r3, #4]
 8015310:	604a      	str	r2, [r1, #4]
 8015312:	2301      	movs	r3, #1
 8015314:	4093      	lsls	r3, r2
 8015316:	608b      	str	r3, [r1, #8]
 8015318:	4620      	mov	r0, r4
 801531a:	f001 f9bd 	bl	8016698 <_Bfree>
 801531e:	69e3      	ldr	r3, [r4, #28]
 8015320:	2200      	movs	r2, #0
 8015322:	601a      	str	r2, [r3, #0]
 8015324:	1e3b      	subs	r3, r7, #0
 8015326:	bfbb      	ittet	lt
 8015328:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801532c:	9303      	strlt	r3, [sp, #12]
 801532e:	2300      	movge	r3, #0
 8015330:	2201      	movlt	r2, #1
 8015332:	bfac      	ite	ge
 8015334:	f8c8 3000 	strge.w	r3, [r8]
 8015338:	f8c8 2000 	strlt.w	r2, [r8]
 801533c:	4b9e      	ldr	r3, [pc, #632]	; (80155b8 <_dtoa_r+0x2f0>)
 801533e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8015342:	ea33 0308 	bics.w	r3, r3, r8
 8015346:	d11b      	bne.n	8015380 <_dtoa_r+0xb8>
 8015348:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801534a:	f242 730f 	movw	r3, #9999	; 0x270f
 801534e:	6013      	str	r3, [r2, #0]
 8015350:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8015354:	4333      	orrs	r3, r6
 8015356:	f000 8593 	beq.w	8015e80 <_dtoa_r+0xbb8>
 801535a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801535c:	b963      	cbnz	r3, 8015378 <_dtoa_r+0xb0>
 801535e:	4b97      	ldr	r3, [pc, #604]	; (80155bc <_dtoa_r+0x2f4>)
 8015360:	e027      	b.n	80153b2 <_dtoa_r+0xea>
 8015362:	4b97      	ldr	r3, [pc, #604]	; (80155c0 <_dtoa_r+0x2f8>)
 8015364:	9300      	str	r3, [sp, #0]
 8015366:	3308      	adds	r3, #8
 8015368:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801536a:	6013      	str	r3, [r2, #0]
 801536c:	9800      	ldr	r0, [sp, #0]
 801536e:	b013      	add	sp, #76	; 0x4c
 8015370:	ecbd 8b04 	vpop	{d8-d9}
 8015374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015378:	4b90      	ldr	r3, [pc, #576]	; (80155bc <_dtoa_r+0x2f4>)
 801537a:	9300      	str	r3, [sp, #0]
 801537c:	3303      	adds	r3, #3
 801537e:	e7f3      	b.n	8015368 <_dtoa_r+0xa0>
 8015380:	ed9d 7b02 	vldr	d7, [sp, #8]
 8015384:	2200      	movs	r2, #0
 8015386:	ec51 0b17 	vmov	r0, r1, d7
 801538a:	eeb0 8a47 	vmov.f32	s16, s14
 801538e:	eef0 8a67 	vmov.f32	s17, s15
 8015392:	2300      	movs	r3, #0
 8015394:	f7eb fb98 	bl	8000ac8 <__aeabi_dcmpeq>
 8015398:	4681      	mov	r9, r0
 801539a:	b160      	cbz	r0, 80153b6 <_dtoa_r+0xee>
 801539c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801539e:	2301      	movs	r3, #1
 80153a0:	6013      	str	r3, [r2, #0]
 80153a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80153a4:	2b00      	cmp	r3, #0
 80153a6:	f000 8568 	beq.w	8015e7a <_dtoa_r+0xbb2>
 80153aa:	4b86      	ldr	r3, [pc, #536]	; (80155c4 <_dtoa_r+0x2fc>)
 80153ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80153ae:	6013      	str	r3, [r2, #0]
 80153b0:	3b01      	subs	r3, #1
 80153b2:	9300      	str	r3, [sp, #0]
 80153b4:	e7da      	b.n	801536c <_dtoa_r+0xa4>
 80153b6:	aa10      	add	r2, sp, #64	; 0x40
 80153b8:	a911      	add	r1, sp, #68	; 0x44
 80153ba:	4620      	mov	r0, r4
 80153bc:	eeb0 0a48 	vmov.f32	s0, s16
 80153c0:	eef0 0a68 	vmov.f32	s1, s17
 80153c4:	f001 fd04 	bl	8016dd0 <__d2b>
 80153c8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80153cc:	4682      	mov	sl, r0
 80153ce:	2d00      	cmp	r5, #0
 80153d0:	d07f      	beq.n	80154d2 <_dtoa_r+0x20a>
 80153d2:	ee18 3a90 	vmov	r3, s17
 80153d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80153da:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80153de:	ec51 0b18 	vmov	r0, r1, d8
 80153e2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80153e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80153ea:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80153ee:	4619      	mov	r1, r3
 80153f0:	2200      	movs	r2, #0
 80153f2:	4b75      	ldr	r3, [pc, #468]	; (80155c8 <_dtoa_r+0x300>)
 80153f4:	f7ea ff48 	bl	8000288 <__aeabi_dsub>
 80153f8:	a367      	add	r3, pc, #412	; (adr r3, 8015598 <_dtoa_r+0x2d0>)
 80153fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80153fe:	f7eb f8fb 	bl	80005f8 <__aeabi_dmul>
 8015402:	a367      	add	r3, pc, #412	; (adr r3, 80155a0 <_dtoa_r+0x2d8>)
 8015404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015408:	f7ea ff40 	bl	800028c <__adddf3>
 801540c:	4606      	mov	r6, r0
 801540e:	4628      	mov	r0, r5
 8015410:	460f      	mov	r7, r1
 8015412:	f7eb f887 	bl	8000524 <__aeabi_i2d>
 8015416:	a364      	add	r3, pc, #400	; (adr r3, 80155a8 <_dtoa_r+0x2e0>)
 8015418:	e9d3 2300 	ldrd	r2, r3, [r3]
 801541c:	f7eb f8ec 	bl	80005f8 <__aeabi_dmul>
 8015420:	4602      	mov	r2, r0
 8015422:	460b      	mov	r3, r1
 8015424:	4630      	mov	r0, r6
 8015426:	4639      	mov	r1, r7
 8015428:	f7ea ff30 	bl	800028c <__adddf3>
 801542c:	4606      	mov	r6, r0
 801542e:	460f      	mov	r7, r1
 8015430:	f7eb fb92 	bl	8000b58 <__aeabi_d2iz>
 8015434:	2200      	movs	r2, #0
 8015436:	4683      	mov	fp, r0
 8015438:	2300      	movs	r3, #0
 801543a:	4630      	mov	r0, r6
 801543c:	4639      	mov	r1, r7
 801543e:	f7eb fb4d 	bl	8000adc <__aeabi_dcmplt>
 8015442:	b148      	cbz	r0, 8015458 <_dtoa_r+0x190>
 8015444:	4658      	mov	r0, fp
 8015446:	f7eb f86d 	bl	8000524 <__aeabi_i2d>
 801544a:	4632      	mov	r2, r6
 801544c:	463b      	mov	r3, r7
 801544e:	f7eb fb3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8015452:	b908      	cbnz	r0, 8015458 <_dtoa_r+0x190>
 8015454:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015458:	f1bb 0f16 	cmp.w	fp, #22
 801545c:	d857      	bhi.n	801550e <_dtoa_r+0x246>
 801545e:	4b5b      	ldr	r3, [pc, #364]	; (80155cc <_dtoa_r+0x304>)
 8015460:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8015464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015468:	ec51 0b18 	vmov	r0, r1, d8
 801546c:	f7eb fb36 	bl	8000adc <__aeabi_dcmplt>
 8015470:	2800      	cmp	r0, #0
 8015472:	d04e      	beq.n	8015512 <_dtoa_r+0x24a>
 8015474:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015478:	2300      	movs	r3, #0
 801547a:	930c      	str	r3, [sp, #48]	; 0x30
 801547c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801547e:	1b5b      	subs	r3, r3, r5
 8015480:	1e5a      	subs	r2, r3, #1
 8015482:	bf45      	ittet	mi
 8015484:	f1c3 0301 	rsbmi	r3, r3, #1
 8015488:	9305      	strmi	r3, [sp, #20]
 801548a:	2300      	movpl	r3, #0
 801548c:	2300      	movmi	r3, #0
 801548e:	9206      	str	r2, [sp, #24]
 8015490:	bf54      	ite	pl
 8015492:	9305      	strpl	r3, [sp, #20]
 8015494:	9306      	strmi	r3, [sp, #24]
 8015496:	f1bb 0f00 	cmp.w	fp, #0
 801549a:	db3c      	blt.n	8015516 <_dtoa_r+0x24e>
 801549c:	9b06      	ldr	r3, [sp, #24]
 801549e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80154a2:	445b      	add	r3, fp
 80154a4:	9306      	str	r3, [sp, #24]
 80154a6:	2300      	movs	r3, #0
 80154a8:	9308      	str	r3, [sp, #32]
 80154aa:	9b07      	ldr	r3, [sp, #28]
 80154ac:	2b09      	cmp	r3, #9
 80154ae:	d868      	bhi.n	8015582 <_dtoa_r+0x2ba>
 80154b0:	2b05      	cmp	r3, #5
 80154b2:	bfc4      	itt	gt
 80154b4:	3b04      	subgt	r3, #4
 80154b6:	9307      	strgt	r3, [sp, #28]
 80154b8:	9b07      	ldr	r3, [sp, #28]
 80154ba:	f1a3 0302 	sub.w	r3, r3, #2
 80154be:	bfcc      	ite	gt
 80154c0:	2500      	movgt	r5, #0
 80154c2:	2501      	movle	r5, #1
 80154c4:	2b03      	cmp	r3, #3
 80154c6:	f200 8085 	bhi.w	80155d4 <_dtoa_r+0x30c>
 80154ca:	e8df f003 	tbb	[pc, r3]
 80154ce:	3b2e      	.short	0x3b2e
 80154d0:	5839      	.short	0x5839
 80154d2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80154d6:	441d      	add	r5, r3
 80154d8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80154dc:	2b20      	cmp	r3, #32
 80154de:	bfc1      	itttt	gt
 80154e0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80154e4:	fa08 f803 	lslgt.w	r8, r8, r3
 80154e8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80154ec:	fa26 f303 	lsrgt.w	r3, r6, r3
 80154f0:	bfd6      	itet	le
 80154f2:	f1c3 0320 	rsble	r3, r3, #32
 80154f6:	ea48 0003 	orrgt.w	r0, r8, r3
 80154fa:	fa06 f003 	lslle.w	r0, r6, r3
 80154fe:	f7eb f801 	bl	8000504 <__aeabi_ui2d>
 8015502:	2201      	movs	r2, #1
 8015504:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8015508:	3d01      	subs	r5, #1
 801550a:	920e      	str	r2, [sp, #56]	; 0x38
 801550c:	e76f      	b.n	80153ee <_dtoa_r+0x126>
 801550e:	2301      	movs	r3, #1
 8015510:	e7b3      	b.n	801547a <_dtoa_r+0x1b2>
 8015512:	900c      	str	r0, [sp, #48]	; 0x30
 8015514:	e7b2      	b.n	801547c <_dtoa_r+0x1b4>
 8015516:	9b05      	ldr	r3, [sp, #20]
 8015518:	eba3 030b 	sub.w	r3, r3, fp
 801551c:	9305      	str	r3, [sp, #20]
 801551e:	f1cb 0300 	rsb	r3, fp, #0
 8015522:	9308      	str	r3, [sp, #32]
 8015524:	2300      	movs	r3, #0
 8015526:	930b      	str	r3, [sp, #44]	; 0x2c
 8015528:	e7bf      	b.n	80154aa <_dtoa_r+0x1e2>
 801552a:	2300      	movs	r3, #0
 801552c:	9309      	str	r3, [sp, #36]	; 0x24
 801552e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015530:	2b00      	cmp	r3, #0
 8015532:	dc52      	bgt.n	80155da <_dtoa_r+0x312>
 8015534:	2301      	movs	r3, #1
 8015536:	9301      	str	r3, [sp, #4]
 8015538:	9304      	str	r3, [sp, #16]
 801553a:	461a      	mov	r2, r3
 801553c:	920a      	str	r2, [sp, #40]	; 0x28
 801553e:	e00b      	b.n	8015558 <_dtoa_r+0x290>
 8015540:	2301      	movs	r3, #1
 8015542:	e7f3      	b.n	801552c <_dtoa_r+0x264>
 8015544:	2300      	movs	r3, #0
 8015546:	9309      	str	r3, [sp, #36]	; 0x24
 8015548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801554a:	445b      	add	r3, fp
 801554c:	9301      	str	r3, [sp, #4]
 801554e:	3301      	adds	r3, #1
 8015550:	2b01      	cmp	r3, #1
 8015552:	9304      	str	r3, [sp, #16]
 8015554:	bfb8      	it	lt
 8015556:	2301      	movlt	r3, #1
 8015558:	69e0      	ldr	r0, [r4, #28]
 801555a:	2100      	movs	r1, #0
 801555c:	2204      	movs	r2, #4
 801555e:	f102 0614 	add.w	r6, r2, #20
 8015562:	429e      	cmp	r6, r3
 8015564:	d93d      	bls.n	80155e2 <_dtoa_r+0x31a>
 8015566:	6041      	str	r1, [r0, #4]
 8015568:	4620      	mov	r0, r4
 801556a:	f001 f855 	bl	8016618 <_Balloc>
 801556e:	9000      	str	r0, [sp, #0]
 8015570:	2800      	cmp	r0, #0
 8015572:	d139      	bne.n	80155e8 <_dtoa_r+0x320>
 8015574:	4b16      	ldr	r3, [pc, #88]	; (80155d0 <_dtoa_r+0x308>)
 8015576:	4602      	mov	r2, r0
 8015578:	f240 11af 	movw	r1, #431	; 0x1af
 801557c:	e6bd      	b.n	80152fa <_dtoa_r+0x32>
 801557e:	2301      	movs	r3, #1
 8015580:	e7e1      	b.n	8015546 <_dtoa_r+0x27e>
 8015582:	2501      	movs	r5, #1
 8015584:	2300      	movs	r3, #0
 8015586:	9307      	str	r3, [sp, #28]
 8015588:	9509      	str	r5, [sp, #36]	; 0x24
 801558a:	f04f 33ff 	mov.w	r3, #4294967295
 801558e:	9301      	str	r3, [sp, #4]
 8015590:	9304      	str	r3, [sp, #16]
 8015592:	2200      	movs	r2, #0
 8015594:	2312      	movs	r3, #18
 8015596:	e7d1      	b.n	801553c <_dtoa_r+0x274>
 8015598:	636f4361 	.word	0x636f4361
 801559c:	3fd287a7 	.word	0x3fd287a7
 80155a0:	8b60c8b3 	.word	0x8b60c8b3
 80155a4:	3fc68a28 	.word	0x3fc68a28
 80155a8:	509f79fb 	.word	0x509f79fb
 80155ac:	3fd34413 	.word	0x3fd34413
 80155b0:	0801ad7a 	.word	0x0801ad7a
 80155b4:	0801ae3c 	.word	0x0801ae3c
 80155b8:	7ff00000 	.word	0x7ff00000
 80155bc:	0801ae38 	.word	0x0801ae38
 80155c0:	0801ae2f 	.word	0x0801ae2f
 80155c4:	0801ad52 	.word	0x0801ad52
 80155c8:	3ff80000 	.word	0x3ff80000
 80155cc:	0801af88 	.word	0x0801af88
 80155d0:	0801ae94 	.word	0x0801ae94
 80155d4:	2301      	movs	r3, #1
 80155d6:	9309      	str	r3, [sp, #36]	; 0x24
 80155d8:	e7d7      	b.n	801558a <_dtoa_r+0x2c2>
 80155da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80155dc:	9301      	str	r3, [sp, #4]
 80155de:	9304      	str	r3, [sp, #16]
 80155e0:	e7ba      	b.n	8015558 <_dtoa_r+0x290>
 80155e2:	3101      	adds	r1, #1
 80155e4:	0052      	lsls	r2, r2, #1
 80155e6:	e7ba      	b.n	801555e <_dtoa_r+0x296>
 80155e8:	69e3      	ldr	r3, [r4, #28]
 80155ea:	9a00      	ldr	r2, [sp, #0]
 80155ec:	601a      	str	r2, [r3, #0]
 80155ee:	9b04      	ldr	r3, [sp, #16]
 80155f0:	2b0e      	cmp	r3, #14
 80155f2:	f200 80a8 	bhi.w	8015746 <_dtoa_r+0x47e>
 80155f6:	2d00      	cmp	r5, #0
 80155f8:	f000 80a5 	beq.w	8015746 <_dtoa_r+0x47e>
 80155fc:	f1bb 0f00 	cmp.w	fp, #0
 8015600:	dd38      	ble.n	8015674 <_dtoa_r+0x3ac>
 8015602:	4bc0      	ldr	r3, [pc, #768]	; (8015904 <_dtoa_r+0x63c>)
 8015604:	f00b 020f 	and.w	r2, fp, #15
 8015608:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801560c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8015610:	e9d3 6700 	ldrd	r6, r7, [r3]
 8015614:	ea4f 182b 	mov.w	r8, fp, asr #4
 8015618:	d019      	beq.n	801564e <_dtoa_r+0x386>
 801561a:	4bbb      	ldr	r3, [pc, #748]	; (8015908 <_dtoa_r+0x640>)
 801561c:	ec51 0b18 	vmov	r0, r1, d8
 8015620:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8015624:	f7eb f912 	bl	800084c <__aeabi_ddiv>
 8015628:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801562c:	f008 080f 	and.w	r8, r8, #15
 8015630:	2503      	movs	r5, #3
 8015632:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8015908 <_dtoa_r+0x640>
 8015636:	f1b8 0f00 	cmp.w	r8, #0
 801563a:	d10a      	bne.n	8015652 <_dtoa_r+0x38a>
 801563c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015640:	4632      	mov	r2, r6
 8015642:	463b      	mov	r3, r7
 8015644:	f7eb f902 	bl	800084c <__aeabi_ddiv>
 8015648:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801564c:	e02b      	b.n	80156a6 <_dtoa_r+0x3de>
 801564e:	2502      	movs	r5, #2
 8015650:	e7ef      	b.n	8015632 <_dtoa_r+0x36a>
 8015652:	f018 0f01 	tst.w	r8, #1
 8015656:	d008      	beq.n	801566a <_dtoa_r+0x3a2>
 8015658:	4630      	mov	r0, r6
 801565a:	4639      	mov	r1, r7
 801565c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8015660:	f7ea ffca 	bl	80005f8 <__aeabi_dmul>
 8015664:	3501      	adds	r5, #1
 8015666:	4606      	mov	r6, r0
 8015668:	460f      	mov	r7, r1
 801566a:	ea4f 0868 	mov.w	r8, r8, asr #1
 801566e:	f109 0908 	add.w	r9, r9, #8
 8015672:	e7e0      	b.n	8015636 <_dtoa_r+0x36e>
 8015674:	f000 809f 	beq.w	80157b6 <_dtoa_r+0x4ee>
 8015678:	f1cb 0600 	rsb	r6, fp, #0
 801567c:	4ba1      	ldr	r3, [pc, #644]	; (8015904 <_dtoa_r+0x63c>)
 801567e:	4fa2      	ldr	r7, [pc, #648]	; (8015908 <_dtoa_r+0x640>)
 8015680:	f006 020f 	and.w	r2, r6, #15
 8015684:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8015688:	e9d3 2300 	ldrd	r2, r3, [r3]
 801568c:	ec51 0b18 	vmov	r0, r1, d8
 8015690:	f7ea ffb2 	bl	80005f8 <__aeabi_dmul>
 8015694:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015698:	1136      	asrs	r6, r6, #4
 801569a:	2300      	movs	r3, #0
 801569c:	2502      	movs	r5, #2
 801569e:	2e00      	cmp	r6, #0
 80156a0:	d17e      	bne.n	80157a0 <_dtoa_r+0x4d8>
 80156a2:	2b00      	cmp	r3, #0
 80156a4:	d1d0      	bne.n	8015648 <_dtoa_r+0x380>
 80156a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80156a8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80156ac:	2b00      	cmp	r3, #0
 80156ae:	f000 8084 	beq.w	80157ba <_dtoa_r+0x4f2>
 80156b2:	4b96      	ldr	r3, [pc, #600]	; (801590c <_dtoa_r+0x644>)
 80156b4:	2200      	movs	r2, #0
 80156b6:	4640      	mov	r0, r8
 80156b8:	4649      	mov	r1, r9
 80156ba:	f7eb fa0f 	bl	8000adc <__aeabi_dcmplt>
 80156be:	2800      	cmp	r0, #0
 80156c0:	d07b      	beq.n	80157ba <_dtoa_r+0x4f2>
 80156c2:	9b04      	ldr	r3, [sp, #16]
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d078      	beq.n	80157ba <_dtoa_r+0x4f2>
 80156c8:	9b01      	ldr	r3, [sp, #4]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	dd39      	ble.n	8015742 <_dtoa_r+0x47a>
 80156ce:	4b90      	ldr	r3, [pc, #576]	; (8015910 <_dtoa_r+0x648>)
 80156d0:	2200      	movs	r2, #0
 80156d2:	4640      	mov	r0, r8
 80156d4:	4649      	mov	r1, r9
 80156d6:	f7ea ff8f 	bl	80005f8 <__aeabi_dmul>
 80156da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80156de:	9e01      	ldr	r6, [sp, #4]
 80156e0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80156e4:	3501      	adds	r5, #1
 80156e6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80156ea:	4628      	mov	r0, r5
 80156ec:	f7ea ff1a 	bl	8000524 <__aeabi_i2d>
 80156f0:	4642      	mov	r2, r8
 80156f2:	464b      	mov	r3, r9
 80156f4:	f7ea ff80 	bl	80005f8 <__aeabi_dmul>
 80156f8:	4b86      	ldr	r3, [pc, #536]	; (8015914 <_dtoa_r+0x64c>)
 80156fa:	2200      	movs	r2, #0
 80156fc:	f7ea fdc6 	bl	800028c <__adddf3>
 8015700:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8015704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015708:	9303      	str	r3, [sp, #12]
 801570a:	2e00      	cmp	r6, #0
 801570c:	d158      	bne.n	80157c0 <_dtoa_r+0x4f8>
 801570e:	4b82      	ldr	r3, [pc, #520]	; (8015918 <_dtoa_r+0x650>)
 8015710:	2200      	movs	r2, #0
 8015712:	4640      	mov	r0, r8
 8015714:	4649      	mov	r1, r9
 8015716:	f7ea fdb7 	bl	8000288 <__aeabi_dsub>
 801571a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801571e:	4680      	mov	r8, r0
 8015720:	4689      	mov	r9, r1
 8015722:	f7eb f9f9 	bl	8000b18 <__aeabi_dcmpgt>
 8015726:	2800      	cmp	r0, #0
 8015728:	f040 8296 	bne.w	8015c58 <_dtoa_r+0x990>
 801572c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8015730:	4640      	mov	r0, r8
 8015732:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015736:	4649      	mov	r1, r9
 8015738:	f7eb f9d0 	bl	8000adc <__aeabi_dcmplt>
 801573c:	2800      	cmp	r0, #0
 801573e:	f040 8289 	bne.w	8015c54 <_dtoa_r+0x98c>
 8015742:	ed8d 8b02 	vstr	d8, [sp, #8]
 8015746:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8015748:	2b00      	cmp	r3, #0
 801574a:	f2c0 814e 	blt.w	80159ea <_dtoa_r+0x722>
 801574e:	f1bb 0f0e 	cmp.w	fp, #14
 8015752:	f300 814a 	bgt.w	80159ea <_dtoa_r+0x722>
 8015756:	4b6b      	ldr	r3, [pc, #428]	; (8015904 <_dtoa_r+0x63c>)
 8015758:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 801575c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015760:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015762:	2b00      	cmp	r3, #0
 8015764:	f280 80dc 	bge.w	8015920 <_dtoa_r+0x658>
 8015768:	9b04      	ldr	r3, [sp, #16]
 801576a:	2b00      	cmp	r3, #0
 801576c:	f300 80d8 	bgt.w	8015920 <_dtoa_r+0x658>
 8015770:	f040 826f 	bne.w	8015c52 <_dtoa_r+0x98a>
 8015774:	4b68      	ldr	r3, [pc, #416]	; (8015918 <_dtoa_r+0x650>)
 8015776:	2200      	movs	r2, #0
 8015778:	4640      	mov	r0, r8
 801577a:	4649      	mov	r1, r9
 801577c:	f7ea ff3c 	bl	80005f8 <__aeabi_dmul>
 8015780:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015784:	f7eb f9be 	bl	8000b04 <__aeabi_dcmpge>
 8015788:	9e04      	ldr	r6, [sp, #16]
 801578a:	4637      	mov	r7, r6
 801578c:	2800      	cmp	r0, #0
 801578e:	f040 8245 	bne.w	8015c1c <_dtoa_r+0x954>
 8015792:	9d00      	ldr	r5, [sp, #0]
 8015794:	2331      	movs	r3, #49	; 0x31
 8015796:	f805 3b01 	strb.w	r3, [r5], #1
 801579a:	f10b 0b01 	add.w	fp, fp, #1
 801579e:	e241      	b.n	8015c24 <_dtoa_r+0x95c>
 80157a0:	07f2      	lsls	r2, r6, #31
 80157a2:	d505      	bpl.n	80157b0 <_dtoa_r+0x4e8>
 80157a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80157a8:	f7ea ff26 	bl	80005f8 <__aeabi_dmul>
 80157ac:	3501      	adds	r5, #1
 80157ae:	2301      	movs	r3, #1
 80157b0:	1076      	asrs	r6, r6, #1
 80157b2:	3708      	adds	r7, #8
 80157b4:	e773      	b.n	801569e <_dtoa_r+0x3d6>
 80157b6:	2502      	movs	r5, #2
 80157b8:	e775      	b.n	80156a6 <_dtoa_r+0x3de>
 80157ba:	9e04      	ldr	r6, [sp, #16]
 80157bc:	465f      	mov	r7, fp
 80157be:	e792      	b.n	80156e6 <_dtoa_r+0x41e>
 80157c0:	9900      	ldr	r1, [sp, #0]
 80157c2:	4b50      	ldr	r3, [pc, #320]	; (8015904 <_dtoa_r+0x63c>)
 80157c4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80157c8:	4431      	add	r1, r6
 80157ca:	9102      	str	r1, [sp, #8]
 80157cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80157ce:	eeb0 9a47 	vmov.f32	s18, s14
 80157d2:	eef0 9a67 	vmov.f32	s19, s15
 80157d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80157da:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80157de:	2900      	cmp	r1, #0
 80157e0:	d044      	beq.n	801586c <_dtoa_r+0x5a4>
 80157e2:	494e      	ldr	r1, [pc, #312]	; (801591c <_dtoa_r+0x654>)
 80157e4:	2000      	movs	r0, #0
 80157e6:	f7eb f831 	bl	800084c <__aeabi_ddiv>
 80157ea:	ec53 2b19 	vmov	r2, r3, d9
 80157ee:	f7ea fd4b 	bl	8000288 <__aeabi_dsub>
 80157f2:	9d00      	ldr	r5, [sp, #0]
 80157f4:	ec41 0b19 	vmov	d9, r0, r1
 80157f8:	4649      	mov	r1, r9
 80157fa:	4640      	mov	r0, r8
 80157fc:	f7eb f9ac 	bl	8000b58 <__aeabi_d2iz>
 8015800:	4606      	mov	r6, r0
 8015802:	f7ea fe8f 	bl	8000524 <__aeabi_i2d>
 8015806:	4602      	mov	r2, r0
 8015808:	460b      	mov	r3, r1
 801580a:	4640      	mov	r0, r8
 801580c:	4649      	mov	r1, r9
 801580e:	f7ea fd3b 	bl	8000288 <__aeabi_dsub>
 8015812:	3630      	adds	r6, #48	; 0x30
 8015814:	f805 6b01 	strb.w	r6, [r5], #1
 8015818:	ec53 2b19 	vmov	r2, r3, d9
 801581c:	4680      	mov	r8, r0
 801581e:	4689      	mov	r9, r1
 8015820:	f7eb f95c 	bl	8000adc <__aeabi_dcmplt>
 8015824:	2800      	cmp	r0, #0
 8015826:	d164      	bne.n	80158f2 <_dtoa_r+0x62a>
 8015828:	4642      	mov	r2, r8
 801582a:	464b      	mov	r3, r9
 801582c:	4937      	ldr	r1, [pc, #220]	; (801590c <_dtoa_r+0x644>)
 801582e:	2000      	movs	r0, #0
 8015830:	f7ea fd2a 	bl	8000288 <__aeabi_dsub>
 8015834:	ec53 2b19 	vmov	r2, r3, d9
 8015838:	f7eb f950 	bl	8000adc <__aeabi_dcmplt>
 801583c:	2800      	cmp	r0, #0
 801583e:	f040 80b6 	bne.w	80159ae <_dtoa_r+0x6e6>
 8015842:	9b02      	ldr	r3, [sp, #8]
 8015844:	429d      	cmp	r5, r3
 8015846:	f43f af7c 	beq.w	8015742 <_dtoa_r+0x47a>
 801584a:	4b31      	ldr	r3, [pc, #196]	; (8015910 <_dtoa_r+0x648>)
 801584c:	ec51 0b19 	vmov	r0, r1, d9
 8015850:	2200      	movs	r2, #0
 8015852:	f7ea fed1 	bl	80005f8 <__aeabi_dmul>
 8015856:	4b2e      	ldr	r3, [pc, #184]	; (8015910 <_dtoa_r+0x648>)
 8015858:	ec41 0b19 	vmov	d9, r0, r1
 801585c:	2200      	movs	r2, #0
 801585e:	4640      	mov	r0, r8
 8015860:	4649      	mov	r1, r9
 8015862:	f7ea fec9 	bl	80005f8 <__aeabi_dmul>
 8015866:	4680      	mov	r8, r0
 8015868:	4689      	mov	r9, r1
 801586a:	e7c5      	b.n	80157f8 <_dtoa_r+0x530>
 801586c:	ec51 0b17 	vmov	r0, r1, d7
 8015870:	f7ea fec2 	bl	80005f8 <__aeabi_dmul>
 8015874:	9b02      	ldr	r3, [sp, #8]
 8015876:	9d00      	ldr	r5, [sp, #0]
 8015878:	930f      	str	r3, [sp, #60]	; 0x3c
 801587a:	ec41 0b19 	vmov	d9, r0, r1
 801587e:	4649      	mov	r1, r9
 8015880:	4640      	mov	r0, r8
 8015882:	f7eb f969 	bl	8000b58 <__aeabi_d2iz>
 8015886:	4606      	mov	r6, r0
 8015888:	f7ea fe4c 	bl	8000524 <__aeabi_i2d>
 801588c:	3630      	adds	r6, #48	; 0x30
 801588e:	4602      	mov	r2, r0
 8015890:	460b      	mov	r3, r1
 8015892:	4640      	mov	r0, r8
 8015894:	4649      	mov	r1, r9
 8015896:	f7ea fcf7 	bl	8000288 <__aeabi_dsub>
 801589a:	f805 6b01 	strb.w	r6, [r5], #1
 801589e:	9b02      	ldr	r3, [sp, #8]
 80158a0:	429d      	cmp	r5, r3
 80158a2:	4680      	mov	r8, r0
 80158a4:	4689      	mov	r9, r1
 80158a6:	f04f 0200 	mov.w	r2, #0
 80158aa:	d124      	bne.n	80158f6 <_dtoa_r+0x62e>
 80158ac:	4b1b      	ldr	r3, [pc, #108]	; (801591c <_dtoa_r+0x654>)
 80158ae:	ec51 0b19 	vmov	r0, r1, d9
 80158b2:	f7ea fceb 	bl	800028c <__adddf3>
 80158b6:	4602      	mov	r2, r0
 80158b8:	460b      	mov	r3, r1
 80158ba:	4640      	mov	r0, r8
 80158bc:	4649      	mov	r1, r9
 80158be:	f7eb f92b 	bl	8000b18 <__aeabi_dcmpgt>
 80158c2:	2800      	cmp	r0, #0
 80158c4:	d173      	bne.n	80159ae <_dtoa_r+0x6e6>
 80158c6:	ec53 2b19 	vmov	r2, r3, d9
 80158ca:	4914      	ldr	r1, [pc, #80]	; (801591c <_dtoa_r+0x654>)
 80158cc:	2000      	movs	r0, #0
 80158ce:	f7ea fcdb 	bl	8000288 <__aeabi_dsub>
 80158d2:	4602      	mov	r2, r0
 80158d4:	460b      	mov	r3, r1
 80158d6:	4640      	mov	r0, r8
 80158d8:	4649      	mov	r1, r9
 80158da:	f7eb f8ff 	bl	8000adc <__aeabi_dcmplt>
 80158de:	2800      	cmp	r0, #0
 80158e0:	f43f af2f 	beq.w	8015742 <_dtoa_r+0x47a>
 80158e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80158e6:	1e6b      	subs	r3, r5, #1
 80158e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80158ea:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80158ee:	2b30      	cmp	r3, #48	; 0x30
 80158f0:	d0f8      	beq.n	80158e4 <_dtoa_r+0x61c>
 80158f2:	46bb      	mov	fp, r7
 80158f4:	e04a      	b.n	801598c <_dtoa_r+0x6c4>
 80158f6:	4b06      	ldr	r3, [pc, #24]	; (8015910 <_dtoa_r+0x648>)
 80158f8:	f7ea fe7e 	bl	80005f8 <__aeabi_dmul>
 80158fc:	4680      	mov	r8, r0
 80158fe:	4689      	mov	r9, r1
 8015900:	e7bd      	b.n	801587e <_dtoa_r+0x5b6>
 8015902:	bf00      	nop
 8015904:	0801af88 	.word	0x0801af88
 8015908:	0801af60 	.word	0x0801af60
 801590c:	3ff00000 	.word	0x3ff00000
 8015910:	40240000 	.word	0x40240000
 8015914:	401c0000 	.word	0x401c0000
 8015918:	40140000 	.word	0x40140000
 801591c:	3fe00000 	.word	0x3fe00000
 8015920:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8015924:	9d00      	ldr	r5, [sp, #0]
 8015926:	4642      	mov	r2, r8
 8015928:	464b      	mov	r3, r9
 801592a:	4630      	mov	r0, r6
 801592c:	4639      	mov	r1, r7
 801592e:	f7ea ff8d 	bl	800084c <__aeabi_ddiv>
 8015932:	f7eb f911 	bl	8000b58 <__aeabi_d2iz>
 8015936:	9001      	str	r0, [sp, #4]
 8015938:	f7ea fdf4 	bl	8000524 <__aeabi_i2d>
 801593c:	4642      	mov	r2, r8
 801593e:	464b      	mov	r3, r9
 8015940:	f7ea fe5a 	bl	80005f8 <__aeabi_dmul>
 8015944:	4602      	mov	r2, r0
 8015946:	460b      	mov	r3, r1
 8015948:	4630      	mov	r0, r6
 801594a:	4639      	mov	r1, r7
 801594c:	f7ea fc9c 	bl	8000288 <__aeabi_dsub>
 8015950:	9e01      	ldr	r6, [sp, #4]
 8015952:	9f04      	ldr	r7, [sp, #16]
 8015954:	3630      	adds	r6, #48	; 0x30
 8015956:	f805 6b01 	strb.w	r6, [r5], #1
 801595a:	9e00      	ldr	r6, [sp, #0]
 801595c:	1bae      	subs	r6, r5, r6
 801595e:	42b7      	cmp	r7, r6
 8015960:	4602      	mov	r2, r0
 8015962:	460b      	mov	r3, r1
 8015964:	d134      	bne.n	80159d0 <_dtoa_r+0x708>
 8015966:	f7ea fc91 	bl	800028c <__adddf3>
 801596a:	4642      	mov	r2, r8
 801596c:	464b      	mov	r3, r9
 801596e:	4606      	mov	r6, r0
 8015970:	460f      	mov	r7, r1
 8015972:	f7eb f8d1 	bl	8000b18 <__aeabi_dcmpgt>
 8015976:	b9c8      	cbnz	r0, 80159ac <_dtoa_r+0x6e4>
 8015978:	4642      	mov	r2, r8
 801597a:	464b      	mov	r3, r9
 801597c:	4630      	mov	r0, r6
 801597e:	4639      	mov	r1, r7
 8015980:	f7eb f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8015984:	b110      	cbz	r0, 801598c <_dtoa_r+0x6c4>
 8015986:	9b01      	ldr	r3, [sp, #4]
 8015988:	07db      	lsls	r3, r3, #31
 801598a:	d40f      	bmi.n	80159ac <_dtoa_r+0x6e4>
 801598c:	4651      	mov	r1, sl
 801598e:	4620      	mov	r0, r4
 8015990:	f000 fe82 	bl	8016698 <_Bfree>
 8015994:	2300      	movs	r3, #0
 8015996:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015998:	702b      	strb	r3, [r5, #0]
 801599a:	f10b 0301 	add.w	r3, fp, #1
 801599e:	6013      	str	r3, [r2, #0]
 80159a0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80159a2:	2b00      	cmp	r3, #0
 80159a4:	f43f ace2 	beq.w	801536c <_dtoa_r+0xa4>
 80159a8:	601d      	str	r5, [r3, #0]
 80159aa:	e4df      	b.n	801536c <_dtoa_r+0xa4>
 80159ac:	465f      	mov	r7, fp
 80159ae:	462b      	mov	r3, r5
 80159b0:	461d      	mov	r5, r3
 80159b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80159b6:	2a39      	cmp	r2, #57	; 0x39
 80159b8:	d106      	bne.n	80159c8 <_dtoa_r+0x700>
 80159ba:	9a00      	ldr	r2, [sp, #0]
 80159bc:	429a      	cmp	r2, r3
 80159be:	d1f7      	bne.n	80159b0 <_dtoa_r+0x6e8>
 80159c0:	9900      	ldr	r1, [sp, #0]
 80159c2:	2230      	movs	r2, #48	; 0x30
 80159c4:	3701      	adds	r7, #1
 80159c6:	700a      	strb	r2, [r1, #0]
 80159c8:	781a      	ldrb	r2, [r3, #0]
 80159ca:	3201      	adds	r2, #1
 80159cc:	701a      	strb	r2, [r3, #0]
 80159ce:	e790      	b.n	80158f2 <_dtoa_r+0x62a>
 80159d0:	4ba3      	ldr	r3, [pc, #652]	; (8015c60 <_dtoa_r+0x998>)
 80159d2:	2200      	movs	r2, #0
 80159d4:	f7ea fe10 	bl	80005f8 <__aeabi_dmul>
 80159d8:	2200      	movs	r2, #0
 80159da:	2300      	movs	r3, #0
 80159dc:	4606      	mov	r6, r0
 80159de:	460f      	mov	r7, r1
 80159e0:	f7eb f872 	bl	8000ac8 <__aeabi_dcmpeq>
 80159e4:	2800      	cmp	r0, #0
 80159e6:	d09e      	beq.n	8015926 <_dtoa_r+0x65e>
 80159e8:	e7d0      	b.n	801598c <_dtoa_r+0x6c4>
 80159ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80159ec:	2a00      	cmp	r2, #0
 80159ee:	f000 80ca 	beq.w	8015b86 <_dtoa_r+0x8be>
 80159f2:	9a07      	ldr	r2, [sp, #28]
 80159f4:	2a01      	cmp	r2, #1
 80159f6:	f300 80ad 	bgt.w	8015b54 <_dtoa_r+0x88c>
 80159fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80159fc:	2a00      	cmp	r2, #0
 80159fe:	f000 80a5 	beq.w	8015b4c <_dtoa_r+0x884>
 8015a02:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015a06:	9e08      	ldr	r6, [sp, #32]
 8015a08:	9d05      	ldr	r5, [sp, #20]
 8015a0a:	9a05      	ldr	r2, [sp, #20]
 8015a0c:	441a      	add	r2, r3
 8015a0e:	9205      	str	r2, [sp, #20]
 8015a10:	9a06      	ldr	r2, [sp, #24]
 8015a12:	2101      	movs	r1, #1
 8015a14:	441a      	add	r2, r3
 8015a16:	4620      	mov	r0, r4
 8015a18:	9206      	str	r2, [sp, #24]
 8015a1a:	f000 ff3d 	bl	8016898 <__i2b>
 8015a1e:	4607      	mov	r7, r0
 8015a20:	b165      	cbz	r5, 8015a3c <_dtoa_r+0x774>
 8015a22:	9b06      	ldr	r3, [sp, #24]
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	dd09      	ble.n	8015a3c <_dtoa_r+0x774>
 8015a28:	42ab      	cmp	r3, r5
 8015a2a:	9a05      	ldr	r2, [sp, #20]
 8015a2c:	bfa8      	it	ge
 8015a2e:	462b      	movge	r3, r5
 8015a30:	1ad2      	subs	r2, r2, r3
 8015a32:	9205      	str	r2, [sp, #20]
 8015a34:	9a06      	ldr	r2, [sp, #24]
 8015a36:	1aed      	subs	r5, r5, r3
 8015a38:	1ad3      	subs	r3, r2, r3
 8015a3a:	9306      	str	r3, [sp, #24]
 8015a3c:	9b08      	ldr	r3, [sp, #32]
 8015a3e:	b1f3      	cbz	r3, 8015a7e <_dtoa_r+0x7b6>
 8015a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015a42:	2b00      	cmp	r3, #0
 8015a44:	f000 80a3 	beq.w	8015b8e <_dtoa_r+0x8c6>
 8015a48:	2e00      	cmp	r6, #0
 8015a4a:	dd10      	ble.n	8015a6e <_dtoa_r+0x7a6>
 8015a4c:	4639      	mov	r1, r7
 8015a4e:	4632      	mov	r2, r6
 8015a50:	4620      	mov	r0, r4
 8015a52:	f000 ffe1 	bl	8016a18 <__pow5mult>
 8015a56:	4652      	mov	r2, sl
 8015a58:	4601      	mov	r1, r0
 8015a5a:	4607      	mov	r7, r0
 8015a5c:	4620      	mov	r0, r4
 8015a5e:	f000 ff31 	bl	80168c4 <__multiply>
 8015a62:	4651      	mov	r1, sl
 8015a64:	4680      	mov	r8, r0
 8015a66:	4620      	mov	r0, r4
 8015a68:	f000 fe16 	bl	8016698 <_Bfree>
 8015a6c:	46c2      	mov	sl, r8
 8015a6e:	9b08      	ldr	r3, [sp, #32]
 8015a70:	1b9a      	subs	r2, r3, r6
 8015a72:	d004      	beq.n	8015a7e <_dtoa_r+0x7b6>
 8015a74:	4651      	mov	r1, sl
 8015a76:	4620      	mov	r0, r4
 8015a78:	f000 ffce 	bl	8016a18 <__pow5mult>
 8015a7c:	4682      	mov	sl, r0
 8015a7e:	2101      	movs	r1, #1
 8015a80:	4620      	mov	r0, r4
 8015a82:	f000 ff09 	bl	8016898 <__i2b>
 8015a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	4606      	mov	r6, r0
 8015a8c:	f340 8081 	ble.w	8015b92 <_dtoa_r+0x8ca>
 8015a90:	461a      	mov	r2, r3
 8015a92:	4601      	mov	r1, r0
 8015a94:	4620      	mov	r0, r4
 8015a96:	f000 ffbf 	bl	8016a18 <__pow5mult>
 8015a9a:	9b07      	ldr	r3, [sp, #28]
 8015a9c:	2b01      	cmp	r3, #1
 8015a9e:	4606      	mov	r6, r0
 8015aa0:	dd7a      	ble.n	8015b98 <_dtoa_r+0x8d0>
 8015aa2:	f04f 0800 	mov.w	r8, #0
 8015aa6:	6933      	ldr	r3, [r6, #16]
 8015aa8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015aac:	6918      	ldr	r0, [r3, #16]
 8015aae:	f000 fea5 	bl	80167fc <__hi0bits>
 8015ab2:	f1c0 0020 	rsb	r0, r0, #32
 8015ab6:	9b06      	ldr	r3, [sp, #24]
 8015ab8:	4418      	add	r0, r3
 8015aba:	f010 001f 	ands.w	r0, r0, #31
 8015abe:	f000 8094 	beq.w	8015bea <_dtoa_r+0x922>
 8015ac2:	f1c0 0320 	rsb	r3, r0, #32
 8015ac6:	2b04      	cmp	r3, #4
 8015ac8:	f340 8085 	ble.w	8015bd6 <_dtoa_r+0x90e>
 8015acc:	9b05      	ldr	r3, [sp, #20]
 8015ace:	f1c0 001c 	rsb	r0, r0, #28
 8015ad2:	4403      	add	r3, r0
 8015ad4:	9305      	str	r3, [sp, #20]
 8015ad6:	9b06      	ldr	r3, [sp, #24]
 8015ad8:	4403      	add	r3, r0
 8015ada:	4405      	add	r5, r0
 8015adc:	9306      	str	r3, [sp, #24]
 8015ade:	9b05      	ldr	r3, [sp, #20]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	dd05      	ble.n	8015af0 <_dtoa_r+0x828>
 8015ae4:	4651      	mov	r1, sl
 8015ae6:	461a      	mov	r2, r3
 8015ae8:	4620      	mov	r0, r4
 8015aea:	f000 ffef 	bl	8016acc <__lshift>
 8015aee:	4682      	mov	sl, r0
 8015af0:	9b06      	ldr	r3, [sp, #24]
 8015af2:	2b00      	cmp	r3, #0
 8015af4:	dd05      	ble.n	8015b02 <_dtoa_r+0x83a>
 8015af6:	4631      	mov	r1, r6
 8015af8:	461a      	mov	r2, r3
 8015afa:	4620      	mov	r0, r4
 8015afc:	f000 ffe6 	bl	8016acc <__lshift>
 8015b00:	4606      	mov	r6, r0
 8015b02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d072      	beq.n	8015bee <_dtoa_r+0x926>
 8015b08:	4631      	mov	r1, r6
 8015b0a:	4650      	mov	r0, sl
 8015b0c:	f001 f84a 	bl	8016ba4 <__mcmp>
 8015b10:	2800      	cmp	r0, #0
 8015b12:	da6c      	bge.n	8015bee <_dtoa_r+0x926>
 8015b14:	2300      	movs	r3, #0
 8015b16:	4651      	mov	r1, sl
 8015b18:	220a      	movs	r2, #10
 8015b1a:	4620      	mov	r0, r4
 8015b1c:	f000 fdde 	bl	80166dc <__multadd>
 8015b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b22:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015b26:	4682      	mov	sl, r0
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	f000 81b0 	beq.w	8015e8e <_dtoa_r+0xbc6>
 8015b2e:	2300      	movs	r3, #0
 8015b30:	4639      	mov	r1, r7
 8015b32:	220a      	movs	r2, #10
 8015b34:	4620      	mov	r0, r4
 8015b36:	f000 fdd1 	bl	80166dc <__multadd>
 8015b3a:	9b01      	ldr	r3, [sp, #4]
 8015b3c:	2b00      	cmp	r3, #0
 8015b3e:	4607      	mov	r7, r0
 8015b40:	f300 8096 	bgt.w	8015c70 <_dtoa_r+0x9a8>
 8015b44:	9b07      	ldr	r3, [sp, #28]
 8015b46:	2b02      	cmp	r3, #2
 8015b48:	dc59      	bgt.n	8015bfe <_dtoa_r+0x936>
 8015b4a:	e091      	b.n	8015c70 <_dtoa_r+0x9a8>
 8015b4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8015b4e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015b52:	e758      	b.n	8015a06 <_dtoa_r+0x73e>
 8015b54:	9b04      	ldr	r3, [sp, #16]
 8015b56:	1e5e      	subs	r6, r3, #1
 8015b58:	9b08      	ldr	r3, [sp, #32]
 8015b5a:	42b3      	cmp	r3, r6
 8015b5c:	bfbf      	itttt	lt
 8015b5e:	9b08      	ldrlt	r3, [sp, #32]
 8015b60:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8015b62:	9608      	strlt	r6, [sp, #32]
 8015b64:	1af3      	sublt	r3, r6, r3
 8015b66:	bfb4      	ite	lt
 8015b68:	18d2      	addlt	r2, r2, r3
 8015b6a:	1b9e      	subge	r6, r3, r6
 8015b6c:	9b04      	ldr	r3, [sp, #16]
 8015b6e:	bfbc      	itt	lt
 8015b70:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8015b72:	2600      	movlt	r6, #0
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	bfb7      	itett	lt
 8015b78:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8015b7c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8015b80:	1a9d      	sublt	r5, r3, r2
 8015b82:	2300      	movlt	r3, #0
 8015b84:	e741      	b.n	8015a0a <_dtoa_r+0x742>
 8015b86:	9e08      	ldr	r6, [sp, #32]
 8015b88:	9d05      	ldr	r5, [sp, #20]
 8015b8a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015b8c:	e748      	b.n	8015a20 <_dtoa_r+0x758>
 8015b8e:	9a08      	ldr	r2, [sp, #32]
 8015b90:	e770      	b.n	8015a74 <_dtoa_r+0x7ac>
 8015b92:	9b07      	ldr	r3, [sp, #28]
 8015b94:	2b01      	cmp	r3, #1
 8015b96:	dc19      	bgt.n	8015bcc <_dtoa_r+0x904>
 8015b98:	9b02      	ldr	r3, [sp, #8]
 8015b9a:	b9bb      	cbnz	r3, 8015bcc <_dtoa_r+0x904>
 8015b9c:	9b03      	ldr	r3, [sp, #12]
 8015b9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015ba2:	b99b      	cbnz	r3, 8015bcc <_dtoa_r+0x904>
 8015ba4:	9b03      	ldr	r3, [sp, #12]
 8015ba6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015baa:	0d1b      	lsrs	r3, r3, #20
 8015bac:	051b      	lsls	r3, r3, #20
 8015bae:	b183      	cbz	r3, 8015bd2 <_dtoa_r+0x90a>
 8015bb0:	9b05      	ldr	r3, [sp, #20]
 8015bb2:	3301      	adds	r3, #1
 8015bb4:	9305      	str	r3, [sp, #20]
 8015bb6:	9b06      	ldr	r3, [sp, #24]
 8015bb8:	3301      	adds	r3, #1
 8015bba:	9306      	str	r3, [sp, #24]
 8015bbc:	f04f 0801 	mov.w	r8, #1
 8015bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015bc2:	2b00      	cmp	r3, #0
 8015bc4:	f47f af6f 	bne.w	8015aa6 <_dtoa_r+0x7de>
 8015bc8:	2001      	movs	r0, #1
 8015bca:	e774      	b.n	8015ab6 <_dtoa_r+0x7ee>
 8015bcc:	f04f 0800 	mov.w	r8, #0
 8015bd0:	e7f6      	b.n	8015bc0 <_dtoa_r+0x8f8>
 8015bd2:	4698      	mov	r8, r3
 8015bd4:	e7f4      	b.n	8015bc0 <_dtoa_r+0x8f8>
 8015bd6:	d082      	beq.n	8015ade <_dtoa_r+0x816>
 8015bd8:	9a05      	ldr	r2, [sp, #20]
 8015bda:	331c      	adds	r3, #28
 8015bdc:	441a      	add	r2, r3
 8015bde:	9205      	str	r2, [sp, #20]
 8015be0:	9a06      	ldr	r2, [sp, #24]
 8015be2:	441a      	add	r2, r3
 8015be4:	441d      	add	r5, r3
 8015be6:	9206      	str	r2, [sp, #24]
 8015be8:	e779      	b.n	8015ade <_dtoa_r+0x816>
 8015bea:	4603      	mov	r3, r0
 8015bec:	e7f4      	b.n	8015bd8 <_dtoa_r+0x910>
 8015bee:	9b04      	ldr	r3, [sp, #16]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	dc37      	bgt.n	8015c64 <_dtoa_r+0x99c>
 8015bf4:	9b07      	ldr	r3, [sp, #28]
 8015bf6:	2b02      	cmp	r3, #2
 8015bf8:	dd34      	ble.n	8015c64 <_dtoa_r+0x99c>
 8015bfa:	9b04      	ldr	r3, [sp, #16]
 8015bfc:	9301      	str	r3, [sp, #4]
 8015bfe:	9b01      	ldr	r3, [sp, #4]
 8015c00:	b963      	cbnz	r3, 8015c1c <_dtoa_r+0x954>
 8015c02:	4631      	mov	r1, r6
 8015c04:	2205      	movs	r2, #5
 8015c06:	4620      	mov	r0, r4
 8015c08:	f000 fd68 	bl	80166dc <__multadd>
 8015c0c:	4601      	mov	r1, r0
 8015c0e:	4606      	mov	r6, r0
 8015c10:	4650      	mov	r0, sl
 8015c12:	f000 ffc7 	bl	8016ba4 <__mcmp>
 8015c16:	2800      	cmp	r0, #0
 8015c18:	f73f adbb 	bgt.w	8015792 <_dtoa_r+0x4ca>
 8015c1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015c1e:	9d00      	ldr	r5, [sp, #0]
 8015c20:	ea6f 0b03 	mvn.w	fp, r3
 8015c24:	f04f 0800 	mov.w	r8, #0
 8015c28:	4631      	mov	r1, r6
 8015c2a:	4620      	mov	r0, r4
 8015c2c:	f000 fd34 	bl	8016698 <_Bfree>
 8015c30:	2f00      	cmp	r7, #0
 8015c32:	f43f aeab 	beq.w	801598c <_dtoa_r+0x6c4>
 8015c36:	f1b8 0f00 	cmp.w	r8, #0
 8015c3a:	d005      	beq.n	8015c48 <_dtoa_r+0x980>
 8015c3c:	45b8      	cmp	r8, r7
 8015c3e:	d003      	beq.n	8015c48 <_dtoa_r+0x980>
 8015c40:	4641      	mov	r1, r8
 8015c42:	4620      	mov	r0, r4
 8015c44:	f000 fd28 	bl	8016698 <_Bfree>
 8015c48:	4639      	mov	r1, r7
 8015c4a:	4620      	mov	r0, r4
 8015c4c:	f000 fd24 	bl	8016698 <_Bfree>
 8015c50:	e69c      	b.n	801598c <_dtoa_r+0x6c4>
 8015c52:	2600      	movs	r6, #0
 8015c54:	4637      	mov	r7, r6
 8015c56:	e7e1      	b.n	8015c1c <_dtoa_r+0x954>
 8015c58:	46bb      	mov	fp, r7
 8015c5a:	4637      	mov	r7, r6
 8015c5c:	e599      	b.n	8015792 <_dtoa_r+0x4ca>
 8015c5e:	bf00      	nop
 8015c60:	40240000 	.word	0x40240000
 8015c64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	f000 80c8 	beq.w	8015dfc <_dtoa_r+0xb34>
 8015c6c:	9b04      	ldr	r3, [sp, #16]
 8015c6e:	9301      	str	r3, [sp, #4]
 8015c70:	2d00      	cmp	r5, #0
 8015c72:	dd05      	ble.n	8015c80 <_dtoa_r+0x9b8>
 8015c74:	4639      	mov	r1, r7
 8015c76:	462a      	mov	r2, r5
 8015c78:	4620      	mov	r0, r4
 8015c7a:	f000 ff27 	bl	8016acc <__lshift>
 8015c7e:	4607      	mov	r7, r0
 8015c80:	f1b8 0f00 	cmp.w	r8, #0
 8015c84:	d05b      	beq.n	8015d3e <_dtoa_r+0xa76>
 8015c86:	6879      	ldr	r1, [r7, #4]
 8015c88:	4620      	mov	r0, r4
 8015c8a:	f000 fcc5 	bl	8016618 <_Balloc>
 8015c8e:	4605      	mov	r5, r0
 8015c90:	b928      	cbnz	r0, 8015c9e <_dtoa_r+0x9d6>
 8015c92:	4b83      	ldr	r3, [pc, #524]	; (8015ea0 <_dtoa_r+0xbd8>)
 8015c94:	4602      	mov	r2, r0
 8015c96:	f240 21ef 	movw	r1, #751	; 0x2ef
 8015c9a:	f7ff bb2e 	b.w	80152fa <_dtoa_r+0x32>
 8015c9e:	693a      	ldr	r2, [r7, #16]
 8015ca0:	3202      	adds	r2, #2
 8015ca2:	0092      	lsls	r2, r2, #2
 8015ca4:	f107 010c 	add.w	r1, r7, #12
 8015ca8:	300c      	adds	r0, #12
 8015caa:	f7ff fa4a 	bl	8015142 <memcpy>
 8015cae:	2201      	movs	r2, #1
 8015cb0:	4629      	mov	r1, r5
 8015cb2:	4620      	mov	r0, r4
 8015cb4:	f000 ff0a 	bl	8016acc <__lshift>
 8015cb8:	9b00      	ldr	r3, [sp, #0]
 8015cba:	3301      	adds	r3, #1
 8015cbc:	9304      	str	r3, [sp, #16]
 8015cbe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015cc2:	4413      	add	r3, r2
 8015cc4:	9308      	str	r3, [sp, #32]
 8015cc6:	9b02      	ldr	r3, [sp, #8]
 8015cc8:	f003 0301 	and.w	r3, r3, #1
 8015ccc:	46b8      	mov	r8, r7
 8015cce:	9306      	str	r3, [sp, #24]
 8015cd0:	4607      	mov	r7, r0
 8015cd2:	9b04      	ldr	r3, [sp, #16]
 8015cd4:	4631      	mov	r1, r6
 8015cd6:	3b01      	subs	r3, #1
 8015cd8:	4650      	mov	r0, sl
 8015cda:	9301      	str	r3, [sp, #4]
 8015cdc:	f7ff fa6c 	bl	80151b8 <quorem>
 8015ce0:	4641      	mov	r1, r8
 8015ce2:	9002      	str	r0, [sp, #8]
 8015ce4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8015ce8:	4650      	mov	r0, sl
 8015cea:	f000 ff5b 	bl	8016ba4 <__mcmp>
 8015cee:	463a      	mov	r2, r7
 8015cf0:	9005      	str	r0, [sp, #20]
 8015cf2:	4631      	mov	r1, r6
 8015cf4:	4620      	mov	r0, r4
 8015cf6:	f000 ff71 	bl	8016bdc <__mdiff>
 8015cfa:	68c2      	ldr	r2, [r0, #12]
 8015cfc:	4605      	mov	r5, r0
 8015cfe:	bb02      	cbnz	r2, 8015d42 <_dtoa_r+0xa7a>
 8015d00:	4601      	mov	r1, r0
 8015d02:	4650      	mov	r0, sl
 8015d04:	f000 ff4e 	bl	8016ba4 <__mcmp>
 8015d08:	4602      	mov	r2, r0
 8015d0a:	4629      	mov	r1, r5
 8015d0c:	4620      	mov	r0, r4
 8015d0e:	9209      	str	r2, [sp, #36]	; 0x24
 8015d10:	f000 fcc2 	bl	8016698 <_Bfree>
 8015d14:	9b07      	ldr	r3, [sp, #28]
 8015d16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015d18:	9d04      	ldr	r5, [sp, #16]
 8015d1a:	ea43 0102 	orr.w	r1, r3, r2
 8015d1e:	9b06      	ldr	r3, [sp, #24]
 8015d20:	4319      	orrs	r1, r3
 8015d22:	d110      	bne.n	8015d46 <_dtoa_r+0xa7e>
 8015d24:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015d28:	d029      	beq.n	8015d7e <_dtoa_r+0xab6>
 8015d2a:	9b05      	ldr	r3, [sp, #20]
 8015d2c:	2b00      	cmp	r3, #0
 8015d2e:	dd02      	ble.n	8015d36 <_dtoa_r+0xa6e>
 8015d30:	9b02      	ldr	r3, [sp, #8]
 8015d32:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8015d36:	9b01      	ldr	r3, [sp, #4]
 8015d38:	f883 9000 	strb.w	r9, [r3]
 8015d3c:	e774      	b.n	8015c28 <_dtoa_r+0x960>
 8015d3e:	4638      	mov	r0, r7
 8015d40:	e7ba      	b.n	8015cb8 <_dtoa_r+0x9f0>
 8015d42:	2201      	movs	r2, #1
 8015d44:	e7e1      	b.n	8015d0a <_dtoa_r+0xa42>
 8015d46:	9b05      	ldr	r3, [sp, #20]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	db04      	blt.n	8015d56 <_dtoa_r+0xa8e>
 8015d4c:	9907      	ldr	r1, [sp, #28]
 8015d4e:	430b      	orrs	r3, r1
 8015d50:	9906      	ldr	r1, [sp, #24]
 8015d52:	430b      	orrs	r3, r1
 8015d54:	d120      	bne.n	8015d98 <_dtoa_r+0xad0>
 8015d56:	2a00      	cmp	r2, #0
 8015d58:	dded      	ble.n	8015d36 <_dtoa_r+0xa6e>
 8015d5a:	4651      	mov	r1, sl
 8015d5c:	2201      	movs	r2, #1
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f000 feb4 	bl	8016acc <__lshift>
 8015d64:	4631      	mov	r1, r6
 8015d66:	4682      	mov	sl, r0
 8015d68:	f000 ff1c 	bl	8016ba4 <__mcmp>
 8015d6c:	2800      	cmp	r0, #0
 8015d6e:	dc03      	bgt.n	8015d78 <_dtoa_r+0xab0>
 8015d70:	d1e1      	bne.n	8015d36 <_dtoa_r+0xa6e>
 8015d72:	f019 0f01 	tst.w	r9, #1
 8015d76:	d0de      	beq.n	8015d36 <_dtoa_r+0xa6e>
 8015d78:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015d7c:	d1d8      	bne.n	8015d30 <_dtoa_r+0xa68>
 8015d7e:	9a01      	ldr	r2, [sp, #4]
 8015d80:	2339      	movs	r3, #57	; 0x39
 8015d82:	7013      	strb	r3, [r2, #0]
 8015d84:	462b      	mov	r3, r5
 8015d86:	461d      	mov	r5, r3
 8015d88:	3b01      	subs	r3, #1
 8015d8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015d8e:	2a39      	cmp	r2, #57	; 0x39
 8015d90:	d06c      	beq.n	8015e6c <_dtoa_r+0xba4>
 8015d92:	3201      	adds	r2, #1
 8015d94:	701a      	strb	r2, [r3, #0]
 8015d96:	e747      	b.n	8015c28 <_dtoa_r+0x960>
 8015d98:	2a00      	cmp	r2, #0
 8015d9a:	dd07      	ble.n	8015dac <_dtoa_r+0xae4>
 8015d9c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015da0:	d0ed      	beq.n	8015d7e <_dtoa_r+0xab6>
 8015da2:	9a01      	ldr	r2, [sp, #4]
 8015da4:	f109 0301 	add.w	r3, r9, #1
 8015da8:	7013      	strb	r3, [r2, #0]
 8015daa:	e73d      	b.n	8015c28 <_dtoa_r+0x960>
 8015dac:	9b04      	ldr	r3, [sp, #16]
 8015dae:	9a08      	ldr	r2, [sp, #32]
 8015db0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8015db4:	4293      	cmp	r3, r2
 8015db6:	d043      	beq.n	8015e40 <_dtoa_r+0xb78>
 8015db8:	4651      	mov	r1, sl
 8015dba:	2300      	movs	r3, #0
 8015dbc:	220a      	movs	r2, #10
 8015dbe:	4620      	mov	r0, r4
 8015dc0:	f000 fc8c 	bl	80166dc <__multadd>
 8015dc4:	45b8      	cmp	r8, r7
 8015dc6:	4682      	mov	sl, r0
 8015dc8:	f04f 0300 	mov.w	r3, #0
 8015dcc:	f04f 020a 	mov.w	r2, #10
 8015dd0:	4641      	mov	r1, r8
 8015dd2:	4620      	mov	r0, r4
 8015dd4:	d107      	bne.n	8015de6 <_dtoa_r+0xb1e>
 8015dd6:	f000 fc81 	bl	80166dc <__multadd>
 8015dda:	4680      	mov	r8, r0
 8015ddc:	4607      	mov	r7, r0
 8015dde:	9b04      	ldr	r3, [sp, #16]
 8015de0:	3301      	adds	r3, #1
 8015de2:	9304      	str	r3, [sp, #16]
 8015de4:	e775      	b.n	8015cd2 <_dtoa_r+0xa0a>
 8015de6:	f000 fc79 	bl	80166dc <__multadd>
 8015dea:	4639      	mov	r1, r7
 8015dec:	4680      	mov	r8, r0
 8015dee:	2300      	movs	r3, #0
 8015df0:	220a      	movs	r2, #10
 8015df2:	4620      	mov	r0, r4
 8015df4:	f000 fc72 	bl	80166dc <__multadd>
 8015df8:	4607      	mov	r7, r0
 8015dfa:	e7f0      	b.n	8015dde <_dtoa_r+0xb16>
 8015dfc:	9b04      	ldr	r3, [sp, #16]
 8015dfe:	9301      	str	r3, [sp, #4]
 8015e00:	9d00      	ldr	r5, [sp, #0]
 8015e02:	4631      	mov	r1, r6
 8015e04:	4650      	mov	r0, sl
 8015e06:	f7ff f9d7 	bl	80151b8 <quorem>
 8015e0a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8015e0e:	9b00      	ldr	r3, [sp, #0]
 8015e10:	f805 9b01 	strb.w	r9, [r5], #1
 8015e14:	1aea      	subs	r2, r5, r3
 8015e16:	9b01      	ldr	r3, [sp, #4]
 8015e18:	4293      	cmp	r3, r2
 8015e1a:	dd07      	ble.n	8015e2c <_dtoa_r+0xb64>
 8015e1c:	4651      	mov	r1, sl
 8015e1e:	2300      	movs	r3, #0
 8015e20:	220a      	movs	r2, #10
 8015e22:	4620      	mov	r0, r4
 8015e24:	f000 fc5a 	bl	80166dc <__multadd>
 8015e28:	4682      	mov	sl, r0
 8015e2a:	e7ea      	b.n	8015e02 <_dtoa_r+0xb3a>
 8015e2c:	9b01      	ldr	r3, [sp, #4]
 8015e2e:	2b00      	cmp	r3, #0
 8015e30:	bfc8      	it	gt
 8015e32:	461d      	movgt	r5, r3
 8015e34:	9b00      	ldr	r3, [sp, #0]
 8015e36:	bfd8      	it	le
 8015e38:	2501      	movle	r5, #1
 8015e3a:	441d      	add	r5, r3
 8015e3c:	f04f 0800 	mov.w	r8, #0
 8015e40:	4651      	mov	r1, sl
 8015e42:	2201      	movs	r2, #1
 8015e44:	4620      	mov	r0, r4
 8015e46:	f000 fe41 	bl	8016acc <__lshift>
 8015e4a:	4631      	mov	r1, r6
 8015e4c:	4682      	mov	sl, r0
 8015e4e:	f000 fea9 	bl	8016ba4 <__mcmp>
 8015e52:	2800      	cmp	r0, #0
 8015e54:	dc96      	bgt.n	8015d84 <_dtoa_r+0xabc>
 8015e56:	d102      	bne.n	8015e5e <_dtoa_r+0xb96>
 8015e58:	f019 0f01 	tst.w	r9, #1
 8015e5c:	d192      	bne.n	8015d84 <_dtoa_r+0xabc>
 8015e5e:	462b      	mov	r3, r5
 8015e60:	461d      	mov	r5, r3
 8015e62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8015e66:	2a30      	cmp	r2, #48	; 0x30
 8015e68:	d0fa      	beq.n	8015e60 <_dtoa_r+0xb98>
 8015e6a:	e6dd      	b.n	8015c28 <_dtoa_r+0x960>
 8015e6c:	9a00      	ldr	r2, [sp, #0]
 8015e6e:	429a      	cmp	r2, r3
 8015e70:	d189      	bne.n	8015d86 <_dtoa_r+0xabe>
 8015e72:	f10b 0b01 	add.w	fp, fp, #1
 8015e76:	2331      	movs	r3, #49	; 0x31
 8015e78:	e796      	b.n	8015da8 <_dtoa_r+0xae0>
 8015e7a:	4b0a      	ldr	r3, [pc, #40]	; (8015ea4 <_dtoa_r+0xbdc>)
 8015e7c:	f7ff ba99 	b.w	80153b2 <_dtoa_r+0xea>
 8015e80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	f47f aa6d 	bne.w	8015362 <_dtoa_r+0x9a>
 8015e88:	4b07      	ldr	r3, [pc, #28]	; (8015ea8 <_dtoa_r+0xbe0>)
 8015e8a:	f7ff ba92 	b.w	80153b2 <_dtoa_r+0xea>
 8015e8e:	9b01      	ldr	r3, [sp, #4]
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	dcb5      	bgt.n	8015e00 <_dtoa_r+0xb38>
 8015e94:	9b07      	ldr	r3, [sp, #28]
 8015e96:	2b02      	cmp	r3, #2
 8015e98:	f73f aeb1 	bgt.w	8015bfe <_dtoa_r+0x936>
 8015e9c:	e7b0      	b.n	8015e00 <_dtoa_r+0xb38>
 8015e9e:	bf00      	nop
 8015ea0:	0801ae94 	.word	0x0801ae94
 8015ea4:	0801ad51 	.word	0x0801ad51
 8015ea8:	0801ae2f 	.word	0x0801ae2f

08015eac <_free_r>:
 8015eac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015eae:	2900      	cmp	r1, #0
 8015eb0:	d044      	beq.n	8015f3c <_free_r+0x90>
 8015eb2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015eb6:	9001      	str	r0, [sp, #4]
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	f1a1 0404 	sub.w	r4, r1, #4
 8015ebe:	bfb8      	it	lt
 8015ec0:	18e4      	addlt	r4, r4, r3
 8015ec2:	f7fd f93f 	bl	8013144 <__malloc_lock>
 8015ec6:	4a1e      	ldr	r2, [pc, #120]	; (8015f40 <_free_r+0x94>)
 8015ec8:	9801      	ldr	r0, [sp, #4]
 8015eca:	6813      	ldr	r3, [r2, #0]
 8015ecc:	b933      	cbnz	r3, 8015edc <_free_r+0x30>
 8015ece:	6063      	str	r3, [r4, #4]
 8015ed0:	6014      	str	r4, [r2, #0]
 8015ed2:	b003      	add	sp, #12
 8015ed4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015ed8:	f7fd b93a 	b.w	8013150 <__malloc_unlock>
 8015edc:	42a3      	cmp	r3, r4
 8015ede:	d908      	bls.n	8015ef2 <_free_r+0x46>
 8015ee0:	6825      	ldr	r5, [r4, #0]
 8015ee2:	1961      	adds	r1, r4, r5
 8015ee4:	428b      	cmp	r3, r1
 8015ee6:	bf01      	itttt	eq
 8015ee8:	6819      	ldreq	r1, [r3, #0]
 8015eea:	685b      	ldreq	r3, [r3, #4]
 8015eec:	1949      	addeq	r1, r1, r5
 8015eee:	6021      	streq	r1, [r4, #0]
 8015ef0:	e7ed      	b.n	8015ece <_free_r+0x22>
 8015ef2:	461a      	mov	r2, r3
 8015ef4:	685b      	ldr	r3, [r3, #4]
 8015ef6:	b10b      	cbz	r3, 8015efc <_free_r+0x50>
 8015ef8:	42a3      	cmp	r3, r4
 8015efa:	d9fa      	bls.n	8015ef2 <_free_r+0x46>
 8015efc:	6811      	ldr	r1, [r2, #0]
 8015efe:	1855      	adds	r5, r2, r1
 8015f00:	42a5      	cmp	r5, r4
 8015f02:	d10b      	bne.n	8015f1c <_free_r+0x70>
 8015f04:	6824      	ldr	r4, [r4, #0]
 8015f06:	4421      	add	r1, r4
 8015f08:	1854      	adds	r4, r2, r1
 8015f0a:	42a3      	cmp	r3, r4
 8015f0c:	6011      	str	r1, [r2, #0]
 8015f0e:	d1e0      	bne.n	8015ed2 <_free_r+0x26>
 8015f10:	681c      	ldr	r4, [r3, #0]
 8015f12:	685b      	ldr	r3, [r3, #4]
 8015f14:	6053      	str	r3, [r2, #4]
 8015f16:	440c      	add	r4, r1
 8015f18:	6014      	str	r4, [r2, #0]
 8015f1a:	e7da      	b.n	8015ed2 <_free_r+0x26>
 8015f1c:	d902      	bls.n	8015f24 <_free_r+0x78>
 8015f1e:	230c      	movs	r3, #12
 8015f20:	6003      	str	r3, [r0, #0]
 8015f22:	e7d6      	b.n	8015ed2 <_free_r+0x26>
 8015f24:	6825      	ldr	r5, [r4, #0]
 8015f26:	1961      	adds	r1, r4, r5
 8015f28:	428b      	cmp	r3, r1
 8015f2a:	bf04      	itt	eq
 8015f2c:	6819      	ldreq	r1, [r3, #0]
 8015f2e:	685b      	ldreq	r3, [r3, #4]
 8015f30:	6063      	str	r3, [r4, #4]
 8015f32:	bf04      	itt	eq
 8015f34:	1949      	addeq	r1, r1, r5
 8015f36:	6021      	streq	r1, [r4, #0]
 8015f38:	6054      	str	r4, [r2, #4]
 8015f3a:	e7ca      	b.n	8015ed2 <_free_r+0x26>
 8015f3c:	b003      	add	sp, #12
 8015f3e:	bd30      	pop	{r4, r5, pc}
 8015f40:	20002244 	.word	0x20002244

08015f44 <rshift>:
 8015f44:	6903      	ldr	r3, [r0, #16]
 8015f46:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015f4a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015f4e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8015f52:	f100 0414 	add.w	r4, r0, #20
 8015f56:	dd45      	ble.n	8015fe4 <rshift+0xa0>
 8015f58:	f011 011f 	ands.w	r1, r1, #31
 8015f5c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8015f60:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8015f64:	d10c      	bne.n	8015f80 <rshift+0x3c>
 8015f66:	f100 0710 	add.w	r7, r0, #16
 8015f6a:	4629      	mov	r1, r5
 8015f6c:	42b1      	cmp	r1, r6
 8015f6e:	d334      	bcc.n	8015fda <rshift+0x96>
 8015f70:	1a9b      	subs	r3, r3, r2
 8015f72:	009b      	lsls	r3, r3, #2
 8015f74:	1eea      	subs	r2, r5, #3
 8015f76:	4296      	cmp	r6, r2
 8015f78:	bf38      	it	cc
 8015f7a:	2300      	movcc	r3, #0
 8015f7c:	4423      	add	r3, r4
 8015f7e:	e015      	b.n	8015fac <rshift+0x68>
 8015f80:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8015f84:	f1c1 0820 	rsb	r8, r1, #32
 8015f88:	40cf      	lsrs	r7, r1
 8015f8a:	f105 0e04 	add.w	lr, r5, #4
 8015f8e:	46a1      	mov	r9, r4
 8015f90:	4576      	cmp	r6, lr
 8015f92:	46f4      	mov	ip, lr
 8015f94:	d815      	bhi.n	8015fc2 <rshift+0x7e>
 8015f96:	1a9a      	subs	r2, r3, r2
 8015f98:	0092      	lsls	r2, r2, #2
 8015f9a:	3a04      	subs	r2, #4
 8015f9c:	3501      	adds	r5, #1
 8015f9e:	42ae      	cmp	r6, r5
 8015fa0:	bf38      	it	cc
 8015fa2:	2200      	movcc	r2, #0
 8015fa4:	18a3      	adds	r3, r4, r2
 8015fa6:	50a7      	str	r7, [r4, r2]
 8015fa8:	b107      	cbz	r7, 8015fac <rshift+0x68>
 8015faa:	3304      	adds	r3, #4
 8015fac:	1b1a      	subs	r2, r3, r4
 8015fae:	42a3      	cmp	r3, r4
 8015fb0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8015fb4:	bf08      	it	eq
 8015fb6:	2300      	moveq	r3, #0
 8015fb8:	6102      	str	r2, [r0, #16]
 8015fba:	bf08      	it	eq
 8015fbc:	6143      	streq	r3, [r0, #20]
 8015fbe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015fc2:	f8dc c000 	ldr.w	ip, [ip]
 8015fc6:	fa0c fc08 	lsl.w	ip, ip, r8
 8015fca:	ea4c 0707 	orr.w	r7, ip, r7
 8015fce:	f849 7b04 	str.w	r7, [r9], #4
 8015fd2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8015fd6:	40cf      	lsrs	r7, r1
 8015fd8:	e7da      	b.n	8015f90 <rshift+0x4c>
 8015fda:	f851 cb04 	ldr.w	ip, [r1], #4
 8015fde:	f847 cf04 	str.w	ip, [r7, #4]!
 8015fe2:	e7c3      	b.n	8015f6c <rshift+0x28>
 8015fe4:	4623      	mov	r3, r4
 8015fe6:	e7e1      	b.n	8015fac <rshift+0x68>

08015fe8 <__hexdig_fun>:
 8015fe8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8015fec:	2b09      	cmp	r3, #9
 8015fee:	d802      	bhi.n	8015ff6 <__hexdig_fun+0xe>
 8015ff0:	3820      	subs	r0, #32
 8015ff2:	b2c0      	uxtb	r0, r0
 8015ff4:	4770      	bx	lr
 8015ff6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8015ffa:	2b05      	cmp	r3, #5
 8015ffc:	d801      	bhi.n	8016002 <__hexdig_fun+0x1a>
 8015ffe:	3847      	subs	r0, #71	; 0x47
 8016000:	e7f7      	b.n	8015ff2 <__hexdig_fun+0xa>
 8016002:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8016006:	2b05      	cmp	r3, #5
 8016008:	d801      	bhi.n	801600e <__hexdig_fun+0x26>
 801600a:	3827      	subs	r0, #39	; 0x27
 801600c:	e7f1      	b.n	8015ff2 <__hexdig_fun+0xa>
 801600e:	2000      	movs	r0, #0
 8016010:	4770      	bx	lr
	...

08016014 <__gethex>:
 8016014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016018:	4617      	mov	r7, r2
 801601a:	680a      	ldr	r2, [r1, #0]
 801601c:	b085      	sub	sp, #20
 801601e:	f102 0b02 	add.w	fp, r2, #2
 8016022:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8016026:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801602a:	4681      	mov	r9, r0
 801602c:	468a      	mov	sl, r1
 801602e:	9302      	str	r3, [sp, #8]
 8016030:	32fe      	adds	r2, #254	; 0xfe
 8016032:	eb02 030b 	add.w	r3, r2, fp
 8016036:	46d8      	mov	r8, fp
 8016038:	f81b 0b01 	ldrb.w	r0, [fp], #1
 801603c:	9301      	str	r3, [sp, #4]
 801603e:	2830      	cmp	r0, #48	; 0x30
 8016040:	d0f7      	beq.n	8016032 <__gethex+0x1e>
 8016042:	f7ff ffd1 	bl	8015fe8 <__hexdig_fun>
 8016046:	4604      	mov	r4, r0
 8016048:	2800      	cmp	r0, #0
 801604a:	d138      	bne.n	80160be <__gethex+0xaa>
 801604c:	49a7      	ldr	r1, [pc, #668]	; (80162ec <__gethex+0x2d8>)
 801604e:	2201      	movs	r2, #1
 8016050:	4640      	mov	r0, r8
 8016052:	f7fe ff62 	bl	8014f1a <strncmp>
 8016056:	4606      	mov	r6, r0
 8016058:	2800      	cmp	r0, #0
 801605a:	d169      	bne.n	8016130 <__gethex+0x11c>
 801605c:	f898 0001 	ldrb.w	r0, [r8, #1]
 8016060:	465d      	mov	r5, fp
 8016062:	f7ff ffc1 	bl	8015fe8 <__hexdig_fun>
 8016066:	2800      	cmp	r0, #0
 8016068:	d064      	beq.n	8016134 <__gethex+0x120>
 801606a:	465a      	mov	r2, fp
 801606c:	7810      	ldrb	r0, [r2, #0]
 801606e:	2830      	cmp	r0, #48	; 0x30
 8016070:	4690      	mov	r8, r2
 8016072:	f102 0201 	add.w	r2, r2, #1
 8016076:	d0f9      	beq.n	801606c <__gethex+0x58>
 8016078:	f7ff ffb6 	bl	8015fe8 <__hexdig_fun>
 801607c:	2301      	movs	r3, #1
 801607e:	fab0 f480 	clz	r4, r0
 8016082:	0964      	lsrs	r4, r4, #5
 8016084:	465e      	mov	r6, fp
 8016086:	9301      	str	r3, [sp, #4]
 8016088:	4642      	mov	r2, r8
 801608a:	4615      	mov	r5, r2
 801608c:	3201      	adds	r2, #1
 801608e:	7828      	ldrb	r0, [r5, #0]
 8016090:	f7ff ffaa 	bl	8015fe8 <__hexdig_fun>
 8016094:	2800      	cmp	r0, #0
 8016096:	d1f8      	bne.n	801608a <__gethex+0x76>
 8016098:	4994      	ldr	r1, [pc, #592]	; (80162ec <__gethex+0x2d8>)
 801609a:	2201      	movs	r2, #1
 801609c:	4628      	mov	r0, r5
 801609e:	f7fe ff3c 	bl	8014f1a <strncmp>
 80160a2:	b978      	cbnz	r0, 80160c4 <__gethex+0xb0>
 80160a4:	b946      	cbnz	r6, 80160b8 <__gethex+0xa4>
 80160a6:	1c6e      	adds	r6, r5, #1
 80160a8:	4632      	mov	r2, r6
 80160aa:	4615      	mov	r5, r2
 80160ac:	3201      	adds	r2, #1
 80160ae:	7828      	ldrb	r0, [r5, #0]
 80160b0:	f7ff ff9a 	bl	8015fe8 <__hexdig_fun>
 80160b4:	2800      	cmp	r0, #0
 80160b6:	d1f8      	bne.n	80160aa <__gethex+0x96>
 80160b8:	1b73      	subs	r3, r6, r5
 80160ba:	009e      	lsls	r6, r3, #2
 80160bc:	e004      	b.n	80160c8 <__gethex+0xb4>
 80160be:	2400      	movs	r4, #0
 80160c0:	4626      	mov	r6, r4
 80160c2:	e7e1      	b.n	8016088 <__gethex+0x74>
 80160c4:	2e00      	cmp	r6, #0
 80160c6:	d1f7      	bne.n	80160b8 <__gethex+0xa4>
 80160c8:	782b      	ldrb	r3, [r5, #0]
 80160ca:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80160ce:	2b50      	cmp	r3, #80	; 0x50
 80160d0:	d13d      	bne.n	801614e <__gethex+0x13a>
 80160d2:	786b      	ldrb	r3, [r5, #1]
 80160d4:	2b2b      	cmp	r3, #43	; 0x2b
 80160d6:	d02f      	beq.n	8016138 <__gethex+0x124>
 80160d8:	2b2d      	cmp	r3, #45	; 0x2d
 80160da:	d031      	beq.n	8016140 <__gethex+0x12c>
 80160dc:	1c69      	adds	r1, r5, #1
 80160de:	f04f 0b00 	mov.w	fp, #0
 80160e2:	7808      	ldrb	r0, [r1, #0]
 80160e4:	f7ff ff80 	bl	8015fe8 <__hexdig_fun>
 80160e8:	1e42      	subs	r2, r0, #1
 80160ea:	b2d2      	uxtb	r2, r2
 80160ec:	2a18      	cmp	r2, #24
 80160ee:	d82e      	bhi.n	801614e <__gethex+0x13a>
 80160f0:	f1a0 0210 	sub.w	r2, r0, #16
 80160f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80160f8:	f7ff ff76 	bl	8015fe8 <__hexdig_fun>
 80160fc:	f100 3cff 	add.w	ip, r0, #4294967295
 8016100:	fa5f fc8c 	uxtb.w	ip, ip
 8016104:	f1bc 0f18 	cmp.w	ip, #24
 8016108:	d91d      	bls.n	8016146 <__gethex+0x132>
 801610a:	f1bb 0f00 	cmp.w	fp, #0
 801610e:	d000      	beq.n	8016112 <__gethex+0xfe>
 8016110:	4252      	negs	r2, r2
 8016112:	4416      	add	r6, r2
 8016114:	f8ca 1000 	str.w	r1, [sl]
 8016118:	b1dc      	cbz	r4, 8016152 <__gethex+0x13e>
 801611a:	9b01      	ldr	r3, [sp, #4]
 801611c:	2b00      	cmp	r3, #0
 801611e:	bf14      	ite	ne
 8016120:	f04f 0800 	movne.w	r8, #0
 8016124:	f04f 0806 	moveq.w	r8, #6
 8016128:	4640      	mov	r0, r8
 801612a:	b005      	add	sp, #20
 801612c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016130:	4645      	mov	r5, r8
 8016132:	4626      	mov	r6, r4
 8016134:	2401      	movs	r4, #1
 8016136:	e7c7      	b.n	80160c8 <__gethex+0xb4>
 8016138:	f04f 0b00 	mov.w	fp, #0
 801613c:	1ca9      	adds	r1, r5, #2
 801613e:	e7d0      	b.n	80160e2 <__gethex+0xce>
 8016140:	f04f 0b01 	mov.w	fp, #1
 8016144:	e7fa      	b.n	801613c <__gethex+0x128>
 8016146:	230a      	movs	r3, #10
 8016148:	fb03 0002 	mla	r0, r3, r2, r0
 801614c:	e7d0      	b.n	80160f0 <__gethex+0xdc>
 801614e:	4629      	mov	r1, r5
 8016150:	e7e0      	b.n	8016114 <__gethex+0x100>
 8016152:	eba5 0308 	sub.w	r3, r5, r8
 8016156:	3b01      	subs	r3, #1
 8016158:	4621      	mov	r1, r4
 801615a:	2b07      	cmp	r3, #7
 801615c:	dc0a      	bgt.n	8016174 <__gethex+0x160>
 801615e:	4648      	mov	r0, r9
 8016160:	f000 fa5a 	bl	8016618 <_Balloc>
 8016164:	4604      	mov	r4, r0
 8016166:	b940      	cbnz	r0, 801617a <__gethex+0x166>
 8016168:	4b61      	ldr	r3, [pc, #388]	; (80162f0 <__gethex+0x2dc>)
 801616a:	4602      	mov	r2, r0
 801616c:	21e4      	movs	r1, #228	; 0xe4
 801616e:	4861      	ldr	r0, [pc, #388]	; (80162f4 <__gethex+0x2e0>)
 8016170:	f7ff f804 	bl	801517c <__assert_func>
 8016174:	3101      	adds	r1, #1
 8016176:	105b      	asrs	r3, r3, #1
 8016178:	e7ef      	b.n	801615a <__gethex+0x146>
 801617a:	f100 0a14 	add.w	sl, r0, #20
 801617e:	2300      	movs	r3, #0
 8016180:	495a      	ldr	r1, [pc, #360]	; (80162ec <__gethex+0x2d8>)
 8016182:	f8cd a004 	str.w	sl, [sp, #4]
 8016186:	469b      	mov	fp, r3
 8016188:	45a8      	cmp	r8, r5
 801618a:	d342      	bcc.n	8016212 <__gethex+0x1fe>
 801618c:	9801      	ldr	r0, [sp, #4]
 801618e:	f840 bb04 	str.w	fp, [r0], #4
 8016192:	eba0 000a 	sub.w	r0, r0, sl
 8016196:	1080      	asrs	r0, r0, #2
 8016198:	6120      	str	r0, [r4, #16]
 801619a:	ea4f 1840 	mov.w	r8, r0, lsl #5
 801619e:	4658      	mov	r0, fp
 80161a0:	f000 fb2c 	bl	80167fc <__hi0bits>
 80161a4:	683d      	ldr	r5, [r7, #0]
 80161a6:	eba8 0000 	sub.w	r0, r8, r0
 80161aa:	42a8      	cmp	r0, r5
 80161ac:	dd59      	ble.n	8016262 <__gethex+0x24e>
 80161ae:	eba0 0805 	sub.w	r8, r0, r5
 80161b2:	4641      	mov	r1, r8
 80161b4:	4620      	mov	r0, r4
 80161b6:	f000 febb 	bl	8016f30 <__any_on>
 80161ba:	4683      	mov	fp, r0
 80161bc:	b1b8      	cbz	r0, 80161ee <__gethex+0x1da>
 80161be:	f108 33ff 	add.w	r3, r8, #4294967295
 80161c2:	1159      	asrs	r1, r3, #5
 80161c4:	f003 021f 	and.w	r2, r3, #31
 80161c8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80161cc:	f04f 0b01 	mov.w	fp, #1
 80161d0:	fa0b f202 	lsl.w	r2, fp, r2
 80161d4:	420a      	tst	r2, r1
 80161d6:	d00a      	beq.n	80161ee <__gethex+0x1da>
 80161d8:	455b      	cmp	r3, fp
 80161da:	dd06      	ble.n	80161ea <__gethex+0x1d6>
 80161dc:	f1a8 0102 	sub.w	r1, r8, #2
 80161e0:	4620      	mov	r0, r4
 80161e2:	f000 fea5 	bl	8016f30 <__any_on>
 80161e6:	2800      	cmp	r0, #0
 80161e8:	d138      	bne.n	801625c <__gethex+0x248>
 80161ea:	f04f 0b02 	mov.w	fp, #2
 80161ee:	4641      	mov	r1, r8
 80161f0:	4620      	mov	r0, r4
 80161f2:	f7ff fea7 	bl	8015f44 <rshift>
 80161f6:	4446      	add	r6, r8
 80161f8:	68bb      	ldr	r3, [r7, #8]
 80161fa:	42b3      	cmp	r3, r6
 80161fc:	da41      	bge.n	8016282 <__gethex+0x26e>
 80161fe:	4621      	mov	r1, r4
 8016200:	4648      	mov	r0, r9
 8016202:	f000 fa49 	bl	8016698 <_Bfree>
 8016206:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8016208:	2300      	movs	r3, #0
 801620a:	6013      	str	r3, [r2, #0]
 801620c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8016210:	e78a      	b.n	8016128 <__gethex+0x114>
 8016212:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8016216:	2a2e      	cmp	r2, #46	; 0x2e
 8016218:	d014      	beq.n	8016244 <__gethex+0x230>
 801621a:	2b20      	cmp	r3, #32
 801621c:	d106      	bne.n	801622c <__gethex+0x218>
 801621e:	9b01      	ldr	r3, [sp, #4]
 8016220:	f843 bb04 	str.w	fp, [r3], #4
 8016224:	f04f 0b00 	mov.w	fp, #0
 8016228:	9301      	str	r3, [sp, #4]
 801622a:	465b      	mov	r3, fp
 801622c:	7828      	ldrb	r0, [r5, #0]
 801622e:	9303      	str	r3, [sp, #12]
 8016230:	f7ff feda 	bl	8015fe8 <__hexdig_fun>
 8016234:	9b03      	ldr	r3, [sp, #12]
 8016236:	f000 000f 	and.w	r0, r0, #15
 801623a:	4098      	lsls	r0, r3
 801623c:	ea4b 0b00 	orr.w	fp, fp, r0
 8016240:	3304      	adds	r3, #4
 8016242:	e7a1      	b.n	8016188 <__gethex+0x174>
 8016244:	45a8      	cmp	r8, r5
 8016246:	d8e8      	bhi.n	801621a <__gethex+0x206>
 8016248:	2201      	movs	r2, #1
 801624a:	4628      	mov	r0, r5
 801624c:	9303      	str	r3, [sp, #12]
 801624e:	f7fe fe64 	bl	8014f1a <strncmp>
 8016252:	4926      	ldr	r1, [pc, #152]	; (80162ec <__gethex+0x2d8>)
 8016254:	9b03      	ldr	r3, [sp, #12]
 8016256:	2800      	cmp	r0, #0
 8016258:	d1df      	bne.n	801621a <__gethex+0x206>
 801625a:	e795      	b.n	8016188 <__gethex+0x174>
 801625c:	f04f 0b03 	mov.w	fp, #3
 8016260:	e7c5      	b.n	80161ee <__gethex+0x1da>
 8016262:	da0b      	bge.n	801627c <__gethex+0x268>
 8016264:	eba5 0800 	sub.w	r8, r5, r0
 8016268:	4621      	mov	r1, r4
 801626a:	4642      	mov	r2, r8
 801626c:	4648      	mov	r0, r9
 801626e:	f000 fc2d 	bl	8016acc <__lshift>
 8016272:	eba6 0608 	sub.w	r6, r6, r8
 8016276:	4604      	mov	r4, r0
 8016278:	f100 0a14 	add.w	sl, r0, #20
 801627c:	f04f 0b00 	mov.w	fp, #0
 8016280:	e7ba      	b.n	80161f8 <__gethex+0x1e4>
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	42b3      	cmp	r3, r6
 8016286:	dd73      	ble.n	8016370 <__gethex+0x35c>
 8016288:	1b9e      	subs	r6, r3, r6
 801628a:	42b5      	cmp	r5, r6
 801628c:	dc34      	bgt.n	80162f8 <__gethex+0x2e4>
 801628e:	68fb      	ldr	r3, [r7, #12]
 8016290:	2b02      	cmp	r3, #2
 8016292:	d023      	beq.n	80162dc <__gethex+0x2c8>
 8016294:	2b03      	cmp	r3, #3
 8016296:	d025      	beq.n	80162e4 <__gethex+0x2d0>
 8016298:	2b01      	cmp	r3, #1
 801629a:	d115      	bne.n	80162c8 <__gethex+0x2b4>
 801629c:	42b5      	cmp	r5, r6
 801629e:	d113      	bne.n	80162c8 <__gethex+0x2b4>
 80162a0:	2d01      	cmp	r5, #1
 80162a2:	d10b      	bne.n	80162bc <__gethex+0x2a8>
 80162a4:	9a02      	ldr	r2, [sp, #8]
 80162a6:	687b      	ldr	r3, [r7, #4]
 80162a8:	6013      	str	r3, [r2, #0]
 80162aa:	2301      	movs	r3, #1
 80162ac:	6123      	str	r3, [r4, #16]
 80162ae:	f8ca 3000 	str.w	r3, [sl]
 80162b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80162b4:	f04f 0862 	mov.w	r8, #98	; 0x62
 80162b8:	601c      	str	r4, [r3, #0]
 80162ba:	e735      	b.n	8016128 <__gethex+0x114>
 80162bc:	1e69      	subs	r1, r5, #1
 80162be:	4620      	mov	r0, r4
 80162c0:	f000 fe36 	bl	8016f30 <__any_on>
 80162c4:	2800      	cmp	r0, #0
 80162c6:	d1ed      	bne.n	80162a4 <__gethex+0x290>
 80162c8:	4621      	mov	r1, r4
 80162ca:	4648      	mov	r0, r9
 80162cc:	f000 f9e4 	bl	8016698 <_Bfree>
 80162d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80162d2:	2300      	movs	r3, #0
 80162d4:	6013      	str	r3, [r2, #0]
 80162d6:	f04f 0850 	mov.w	r8, #80	; 0x50
 80162da:	e725      	b.n	8016128 <__gethex+0x114>
 80162dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80162de:	2b00      	cmp	r3, #0
 80162e0:	d1f2      	bne.n	80162c8 <__gethex+0x2b4>
 80162e2:	e7df      	b.n	80162a4 <__gethex+0x290>
 80162e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80162e6:	2b00      	cmp	r3, #0
 80162e8:	d1dc      	bne.n	80162a4 <__gethex+0x290>
 80162ea:	e7ed      	b.n	80162c8 <__gethex+0x2b4>
 80162ec:	0801abec 	.word	0x0801abec
 80162f0:	0801ae94 	.word	0x0801ae94
 80162f4:	0801aea5 	.word	0x0801aea5
 80162f8:	f106 38ff 	add.w	r8, r6, #4294967295
 80162fc:	f1bb 0f00 	cmp.w	fp, #0
 8016300:	d133      	bne.n	801636a <__gethex+0x356>
 8016302:	f1b8 0f00 	cmp.w	r8, #0
 8016306:	d004      	beq.n	8016312 <__gethex+0x2fe>
 8016308:	4641      	mov	r1, r8
 801630a:	4620      	mov	r0, r4
 801630c:	f000 fe10 	bl	8016f30 <__any_on>
 8016310:	4683      	mov	fp, r0
 8016312:	ea4f 1268 	mov.w	r2, r8, asr #5
 8016316:	2301      	movs	r3, #1
 8016318:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801631c:	f008 081f 	and.w	r8, r8, #31
 8016320:	fa03 f308 	lsl.w	r3, r3, r8
 8016324:	4213      	tst	r3, r2
 8016326:	4631      	mov	r1, r6
 8016328:	4620      	mov	r0, r4
 801632a:	bf18      	it	ne
 801632c:	f04b 0b02 	orrne.w	fp, fp, #2
 8016330:	1bad      	subs	r5, r5, r6
 8016332:	f7ff fe07 	bl	8015f44 <rshift>
 8016336:	687e      	ldr	r6, [r7, #4]
 8016338:	f04f 0802 	mov.w	r8, #2
 801633c:	f1bb 0f00 	cmp.w	fp, #0
 8016340:	d04a      	beq.n	80163d8 <__gethex+0x3c4>
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	2b02      	cmp	r3, #2
 8016346:	d016      	beq.n	8016376 <__gethex+0x362>
 8016348:	2b03      	cmp	r3, #3
 801634a:	d018      	beq.n	801637e <__gethex+0x36a>
 801634c:	2b01      	cmp	r3, #1
 801634e:	d109      	bne.n	8016364 <__gethex+0x350>
 8016350:	f01b 0f02 	tst.w	fp, #2
 8016354:	d006      	beq.n	8016364 <__gethex+0x350>
 8016356:	f8da 3000 	ldr.w	r3, [sl]
 801635a:	ea4b 0b03 	orr.w	fp, fp, r3
 801635e:	f01b 0f01 	tst.w	fp, #1
 8016362:	d10f      	bne.n	8016384 <__gethex+0x370>
 8016364:	f048 0810 	orr.w	r8, r8, #16
 8016368:	e036      	b.n	80163d8 <__gethex+0x3c4>
 801636a:	f04f 0b01 	mov.w	fp, #1
 801636e:	e7d0      	b.n	8016312 <__gethex+0x2fe>
 8016370:	f04f 0801 	mov.w	r8, #1
 8016374:	e7e2      	b.n	801633c <__gethex+0x328>
 8016376:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016378:	f1c3 0301 	rsb	r3, r3, #1
 801637c:	930f      	str	r3, [sp, #60]	; 0x3c
 801637e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016380:	2b00      	cmp	r3, #0
 8016382:	d0ef      	beq.n	8016364 <__gethex+0x350>
 8016384:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8016388:	f104 0214 	add.w	r2, r4, #20
 801638c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8016390:	9301      	str	r3, [sp, #4]
 8016392:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8016396:	2300      	movs	r3, #0
 8016398:	4694      	mov	ip, r2
 801639a:	f852 1b04 	ldr.w	r1, [r2], #4
 801639e:	f1b1 3fff 	cmp.w	r1, #4294967295
 80163a2:	d01e      	beq.n	80163e2 <__gethex+0x3ce>
 80163a4:	3101      	adds	r1, #1
 80163a6:	f8cc 1000 	str.w	r1, [ip]
 80163aa:	f1b8 0f02 	cmp.w	r8, #2
 80163ae:	f104 0214 	add.w	r2, r4, #20
 80163b2:	d13d      	bne.n	8016430 <__gethex+0x41c>
 80163b4:	683b      	ldr	r3, [r7, #0]
 80163b6:	3b01      	subs	r3, #1
 80163b8:	42ab      	cmp	r3, r5
 80163ba:	d10b      	bne.n	80163d4 <__gethex+0x3c0>
 80163bc:	1169      	asrs	r1, r5, #5
 80163be:	2301      	movs	r3, #1
 80163c0:	f005 051f 	and.w	r5, r5, #31
 80163c4:	fa03 f505 	lsl.w	r5, r3, r5
 80163c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80163cc:	421d      	tst	r5, r3
 80163ce:	bf18      	it	ne
 80163d0:	f04f 0801 	movne.w	r8, #1
 80163d4:	f048 0820 	orr.w	r8, r8, #32
 80163d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80163da:	601c      	str	r4, [r3, #0]
 80163dc:	9b02      	ldr	r3, [sp, #8]
 80163de:	601e      	str	r6, [r3, #0]
 80163e0:	e6a2      	b.n	8016128 <__gethex+0x114>
 80163e2:	4290      	cmp	r0, r2
 80163e4:	f842 3c04 	str.w	r3, [r2, #-4]
 80163e8:	d8d6      	bhi.n	8016398 <__gethex+0x384>
 80163ea:	68a2      	ldr	r2, [r4, #8]
 80163ec:	4593      	cmp	fp, r2
 80163ee:	db17      	blt.n	8016420 <__gethex+0x40c>
 80163f0:	6861      	ldr	r1, [r4, #4]
 80163f2:	4648      	mov	r0, r9
 80163f4:	3101      	adds	r1, #1
 80163f6:	f000 f90f 	bl	8016618 <_Balloc>
 80163fa:	4682      	mov	sl, r0
 80163fc:	b918      	cbnz	r0, 8016406 <__gethex+0x3f2>
 80163fe:	4b1b      	ldr	r3, [pc, #108]	; (801646c <__gethex+0x458>)
 8016400:	4602      	mov	r2, r0
 8016402:	2184      	movs	r1, #132	; 0x84
 8016404:	e6b3      	b.n	801616e <__gethex+0x15a>
 8016406:	6922      	ldr	r2, [r4, #16]
 8016408:	3202      	adds	r2, #2
 801640a:	f104 010c 	add.w	r1, r4, #12
 801640e:	0092      	lsls	r2, r2, #2
 8016410:	300c      	adds	r0, #12
 8016412:	f7fe fe96 	bl	8015142 <memcpy>
 8016416:	4621      	mov	r1, r4
 8016418:	4648      	mov	r0, r9
 801641a:	f000 f93d 	bl	8016698 <_Bfree>
 801641e:	4654      	mov	r4, sl
 8016420:	6922      	ldr	r2, [r4, #16]
 8016422:	1c51      	adds	r1, r2, #1
 8016424:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8016428:	6121      	str	r1, [r4, #16]
 801642a:	2101      	movs	r1, #1
 801642c:	6151      	str	r1, [r2, #20]
 801642e:	e7bc      	b.n	80163aa <__gethex+0x396>
 8016430:	6921      	ldr	r1, [r4, #16]
 8016432:	4559      	cmp	r1, fp
 8016434:	dd0b      	ble.n	801644e <__gethex+0x43a>
 8016436:	2101      	movs	r1, #1
 8016438:	4620      	mov	r0, r4
 801643a:	f7ff fd83 	bl	8015f44 <rshift>
 801643e:	68bb      	ldr	r3, [r7, #8]
 8016440:	3601      	adds	r6, #1
 8016442:	42b3      	cmp	r3, r6
 8016444:	f6ff aedb 	blt.w	80161fe <__gethex+0x1ea>
 8016448:	f04f 0801 	mov.w	r8, #1
 801644c:	e7c2      	b.n	80163d4 <__gethex+0x3c0>
 801644e:	f015 051f 	ands.w	r5, r5, #31
 8016452:	d0f9      	beq.n	8016448 <__gethex+0x434>
 8016454:	9b01      	ldr	r3, [sp, #4]
 8016456:	441a      	add	r2, r3
 8016458:	f1c5 0520 	rsb	r5, r5, #32
 801645c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8016460:	f000 f9cc 	bl	80167fc <__hi0bits>
 8016464:	42a8      	cmp	r0, r5
 8016466:	dbe6      	blt.n	8016436 <__gethex+0x422>
 8016468:	e7ee      	b.n	8016448 <__gethex+0x434>
 801646a:	bf00      	nop
 801646c:	0801ae94 	.word	0x0801ae94

08016470 <L_shift>:
 8016470:	f1c2 0208 	rsb	r2, r2, #8
 8016474:	0092      	lsls	r2, r2, #2
 8016476:	b570      	push	{r4, r5, r6, lr}
 8016478:	f1c2 0620 	rsb	r6, r2, #32
 801647c:	6843      	ldr	r3, [r0, #4]
 801647e:	6804      	ldr	r4, [r0, #0]
 8016480:	fa03 f506 	lsl.w	r5, r3, r6
 8016484:	432c      	orrs	r4, r5
 8016486:	40d3      	lsrs	r3, r2
 8016488:	6004      	str	r4, [r0, #0]
 801648a:	f840 3f04 	str.w	r3, [r0, #4]!
 801648e:	4288      	cmp	r0, r1
 8016490:	d3f4      	bcc.n	801647c <L_shift+0xc>
 8016492:	bd70      	pop	{r4, r5, r6, pc}

08016494 <__match>:
 8016494:	b530      	push	{r4, r5, lr}
 8016496:	6803      	ldr	r3, [r0, #0]
 8016498:	3301      	adds	r3, #1
 801649a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801649e:	b914      	cbnz	r4, 80164a6 <__match+0x12>
 80164a0:	6003      	str	r3, [r0, #0]
 80164a2:	2001      	movs	r0, #1
 80164a4:	bd30      	pop	{r4, r5, pc}
 80164a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80164aa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80164ae:	2d19      	cmp	r5, #25
 80164b0:	bf98      	it	ls
 80164b2:	3220      	addls	r2, #32
 80164b4:	42a2      	cmp	r2, r4
 80164b6:	d0f0      	beq.n	801649a <__match+0x6>
 80164b8:	2000      	movs	r0, #0
 80164ba:	e7f3      	b.n	80164a4 <__match+0x10>

080164bc <__hexnan>:
 80164bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80164c0:	680b      	ldr	r3, [r1, #0]
 80164c2:	6801      	ldr	r1, [r0, #0]
 80164c4:	115e      	asrs	r6, r3, #5
 80164c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80164ca:	f013 031f 	ands.w	r3, r3, #31
 80164ce:	b087      	sub	sp, #28
 80164d0:	bf18      	it	ne
 80164d2:	3604      	addne	r6, #4
 80164d4:	2500      	movs	r5, #0
 80164d6:	1f37      	subs	r7, r6, #4
 80164d8:	4682      	mov	sl, r0
 80164da:	4690      	mov	r8, r2
 80164dc:	9301      	str	r3, [sp, #4]
 80164de:	f846 5c04 	str.w	r5, [r6, #-4]
 80164e2:	46b9      	mov	r9, r7
 80164e4:	463c      	mov	r4, r7
 80164e6:	9502      	str	r5, [sp, #8]
 80164e8:	46ab      	mov	fp, r5
 80164ea:	784a      	ldrb	r2, [r1, #1]
 80164ec:	1c4b      	adds	r3, r1, #1
 80164ee:	9303      	str	r3, [sp, #12]
 80164f0:	b342      	cbz	r2, 8016544 <__hexnan+0x88>
 80164f2:	4610      	mov	r0, r2
 80164f4:	9105      	str	r1, [sp, #20]
 80164f6:	9204      	str	r2, [sp, #16]
 80164f8:	f7ff fd76 	bl	8015fe8 <__hexdig_fun>
 80164fc:	2800      	cmp	r0, #0
 80164fe:	d14f      	bne.n	80165a0 <__hexnan+0xe4>
 8016500:	9a04      	ldr	r2, [sp, #16]
 8016502:	9905      	ldr	r1, [sp, #20]
 8016504:	2a20      	cmp	r2, #32
 8016506:	d818      	bhi.n	801653a <__hexnan+0x7e>
 8016508:	9b02      	ldr	r3, [sp, #8]
 801650a:	459b      	cmp	fp, r3
 801650c:	dd13      	ble.n	8016536 <__hexnan+0x7a>
 801650e:	454c      	cmp	r4, r9
 8016510:	d206      	bcs.n	8016520 <__hexnan+0x64>
 8016512:	2d07      	cmp	r5, #7
 8016514:	dc04      	bgt.n	8016520 <__hexnan+0x64>
 8016516:	462a      	mov	r2, r5
 8016518:	4649      	mov	r1, r9
 801651a:	4620      	mov	r0, r4
 801651c:	f7ff ffa8 	bl	8016470 <L_shift>
 8016520:	4544      	cmp	r4, r8
 8016522:	d950      	bls.n	80165c6 <__hexnan+0x10a>
 8016524:	2300      	movs	r3, #0
 8016526:	f1a4 0904 	sub.w	r9, r4, #4
 801652a:	f844 3c04 	str.w	r3, [r4, #-4]
 801652e:	f8cd b008 	str.w	fp, [sp, #8]
 8016532:	464c      	mov	r4, r9
 8016534:	461d      	mov	r5, r3
 8016536:	9903      	ldr	r1, [sp, #12]
 8016538:	e7d7      	b.n	80164ea <__hexnan+0x2e>
 801653a:	2a29      	cmp	r2, #41	; 0x29
 801653c:	d155      	bne.n	80165ea <__hexnan+0x12e>
 801653e:	3102      	adds	r1, #2
 8016540:	f8ca 1000 	str.w	r1, [sl]
 8016544:	f1bb 0f00 	cmp.w	fp, #0
 8016548:	d04f      	beq.n	80165ea <__hexnan+0x12e>
 801654a:	454c      	cmp	r4, r9
 801654c:	d206      	bcs.n	801655c <__hexnan+0xa0>
 801654e:	2d07      	cmp	r5, #7
 8016550:	dc04      	bgt.n	801655c <__hexnan+0xa0>
 8016552:	462a      	mov	r2, r5
 8016554:	4649      	mov	r1, r9
 8016556:	4620      	mov	r0, r4
 8016558:	f7ff ff8a 	bl	8016470 <L_shift>
 801655c:	4544      	cmp	r4, r8
 801655e:	d934      	bls.n	80165ca <__hexnan+0x10e>
 8016560:	f1a8 0204 	sub.w	r2, r8, #4
 8016564:	4623      	mov	r3, r4
 8016566:	f853 1b04 	ldr.w	r1, [r3], #4
 801656a:	f842 1f04 	str.w	r1, [r2, #4]!
 801656e:	429f      	cmp	r7, r3
 8016570:	d2f9      	bcs.n	8016566 <__hexnan+0xaa>
 8016572:	1b3b      	subs	r3, r7, r4
 8016574:	f023 0303 	bic.w	r3, r3, #3
 8016578:	3304      	adds	r3, #4
 801657a:	3e03      	subs	r6, #3
 801657c:	3401      	adds	r4, #1
 801657e:	42a6      	cmp	r6, r4
 8016580:	bf38      	it	cc
 8016582:	2304      	movcc	r3, #4
 8016584:	4443      	add	r3, r8
 8016586:	2200      	movs	r2, #0
 8016588:	f843 2b04 	str.w	r2, [r3], #4
 801658c:	429f      	cmp	r7, r3
 801658e:	d2fb      	bcs.n	8016588 <__hexnan+0xcc>
 8016590:	683b      	ldr	r3, [r7, #0]
 8016592:	b91b      	cbnz	r3, 801659c <__hexnan+0xe0>
 8016594:	4547      	cmp	r7, r8
 8016596:	d126      	bne.n	80165e6 <__hexnan+0x12a>
 8016598:	2301      	movs	r3, #1
 801659a:	603b      	str	r3, [r7, #0]
 801659c:	2005      	movs	r0, #5
 801659e:	e025      	b.n	80165ec <__hexnan+0x130>
 80165a0:	3501      	adds	r5, #1
 80165a2:	2d08      	cmp	r5, #8
 80165a4:	f10b 0b01 	add.w	fp, fp, #1
 80165a8:	dd06      	ble.n	80165b8 <__hexnan+0xfc>
 80165aa:	4544      	cmp	r4, r8
 80165ac:	d9c3      	bls.n	8016536 <__hexnan+0x7a>
 80165ae:	2300      	movs	r3, #0
 80165b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80165b4:	2501      	movs	r5, #1
 80165b6:	3c04      	subs	r4, #4
 80165b8:	6822      	ldr	r2, [r4, #0]
 80165ba:	f000 000f 	and.w	r0, r0, #15
 80165be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80165c2:	6020      	str	r0, [r4, #0]
 80165c4:	e7b7      	b.n	8016536 <__hexnan+0x7a>
 80165c6:	2508      	movs	r5, #8
 80165c8:	e7b5      	b.n	8016536 <__hexnan+0x7a>
 80165ca:	9b01      	ldr	r3, [sp, #4]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d0df      	beq.n	8016590 <__hexnan+0xd4>
 80165d0:	f1c3 0320 	rsb	r3, r3, #32
 80165d4:	f04f 32ff 	mov.w	r2, #4294967295
 80165d8:	40da      	lsrs	r2, r3
 80165da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80165de:	4013      	ands	r3, r2
 80165e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80165e4:	e7d4      	b.n	8016590 <__hexnan+0xd4>
 80165e6:	3f04      	subs	r7, #4
 80165e8:	e7d2      	b.n	8016590 <__hexnan+0xd4>
 80165ea:	2004      	movs	r0, #4
 80165ec:	b007      	add	sp, #28
 80165ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080165f2 <__ascii_mbtowc>:
 80165f2:	b082      	sub	sp, #8
 80165f4:	b901      	cbnz	r1, 80165f8 <__ascii_mbtowc+0x6>
 80165f6:	a901      	add	r1, sp, #4
 80165f8:	b142      	cbz	r2, 801660c <__ascii_mbtowc+0x1a>
 80165fa:	b14b      	cbz	r3, 8016610 <__ascii_mbtowc+0x1e>
 80165fc:	7813      	ldrb	r3, [r2, #0]
 80165fe:	600b      	str	r3, [r1, #0]
 8016600:	7812      	ldrb	r2, [r2, #0]
 8016602:	1e10      	subs	r0, r2, #0
 8016604:	bf18      	it	ne
 8016606:	2001      	movne	r0, #1
 8016608:	b002      	add	sp, #8
 801660a:	4770      	bx	lr
 801660c:	4610      	mov	r0, r2
 801660e:	e7fb      	b.n	8016608 <__ascii_mbtowc+0x16>
 8016610:	f06f 0001 	mvn.w	r0, #1
 8016614:	e7f8      	b.n	8016608 <__ascii_mbtowc+0x16>
	...

08016618 <_Balloc>:
 8016618:	b570      	push	{r4, r5, r6, lr}
 801661a:	69c6      	ldr	r6, [r0, #28]
 801661c:	4604      	mov	r4, r0
 801661e:	460d      	mov	r5, r1
 8016620:	b976      	cbnz	r6, 8016640 <_Balloc+0x28>
 8016622:	2010      	movs	r0, #16
 8016624:	f7fc fcde 	bl	8012fe4 <malloc>
 8016628:	4602      	mov	r2, r0
 801662a:	61e0      	str	r0, [r4, #28]
 801662c:	b920      	cbnz	r0, 8016638 <_Balloc+0x20>
 801662e:	4b18      	ldr	r3, [pc, #96]	; (8016690 <_Balloc+0x78>)
 8016630:	4818      	ldr	r0, [pc, #96]	; (8016694 <_Balloc+0x7c>)
 8016632:	216b      	movs	r1, #107	; 0x6b
 8016634:	f7fe fda2 	bl	801517c <__assert_func>
 8016638:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801663c:	6006      	str	r6, [r0, #0]
 801663e:	60c6      	str	r6, [r0, #12]
 8016640:	69e6      	ldr	r6, [r4, #28]
 8016642:	68f3      	ldr	r3, [r6, #12]
 8016644:	b183      	cbz	r3, 8016668 <_Balloc+0x50>
 8016646:	69e3      	ldr	r3, [r4, #28]
 8016648:	68db      	ldr	r3, [r3, #12]
 801664a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801664e:	b9b8      	cbnz	r0, 8016680 <_Balloc+0x68>
 8016650:	2101      	movs	r1, #1
 8016652:	fa01 f605 	lsl.w	r6, r1, r5
 8016656:	1d72      	adds	r2, r6, #5
 8016658:	0092      	lsls	r2, r2, #2
 801665a:	4620      	mov	r0, r4
 801665c:	f000 fecf 	bl	80173fe <_calloc_r>
 8016660:	b160      	cbz	r0, 801667c <_Balloc+0x64>
 8016662:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016666:	e00e      	b.n	8016686 <_Balloc+0x6e>
 8016668:	2221      	movs	r2, #33	; 0x21
 801666a:	2104      	movs	r1, #4
 801666c:	4620      	mov	r0, r4
 801666e:	f000 fec6 	bl	80173fe <_calloc_r>
 8016672:	69e3      	ldr	r3, [r4, #28]
 8016674:	60f0      	str	r0, [r6, #12]
 8016676:	68db      	ldr	r3, [r3, #12]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d1e4      	bne.n	8016646 <_Balloc+0x2e>
 801667c:	2000      	movs	r0, #0
 801667e:	bd70      	pop	{r4, r5, r6, pc}
 8016680:	6802      	ldr	r2, [r0, #0]
 8016682:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016686:	2300      	movs	r3, #0
 8016688:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801668c:	e7f7      	b.n	801667e <_Balloc+0x66>
 801668e:	bf00      	nop
 8016690:	0801ad7a 	.word	0x0801ad7a
 8016694:	0801af05 	.word	0x0801af05

08016698 <_Bfree>:
 8016698:	b570      	push	{r4, r5, r6, lr}
 801669a:	69c6      	ldr	r6, [r0, #28]
 801669c:	4605      	mov	r5, r0
 801669e:	460c      	mov	r4, r1
 80166a0:	b976      	cbnz	r6, 80166c0 <_Bfree+0x28>
 80166a2:	2010      	movs	r0, #16
 80166a4:	f7fc fc9e 	bl	8012fe4 <malloc>
 80166a8:	4602      	mov	r2, r0
 80166aa:	61e8      	str	r0, [r5, #28]
 80166ac:	b920      	cbnz	r0, 80166b8 <_Bfree+0x20>
 80166ae:	4b09      	ldr	r3, [pc, #36]	; (80166d4 <_Bfree+0x3c>)
 80166b0:	4809      	ldr	r0, [pc, #36]	; (80166d8 <_Bfree+0x40>)
 80166b2:	218f      	movs	r1, #143	; 0x8f
 80166b4:	f7fe fd62 	bl	801517c <__assert_func>
 80166b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80166bc:	6006      	str	r6, [r0, #0]
 80166be:	60c6      	str	r6, [r0, #12]
 80166c0:	b13c      	cbz	r4, 80166d2 <_Bfree+0x3a>
 80166c2:	69eb      	ldr	r3, [r5, #28]
 80166c4:	6862      	ldr	r2, [r4, #4]
 80166c6:	68db      	ldr	r3, [r3, #12]
 80166c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80166cc:	6021      	str	r1, [r4, #0]
 80166ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80166d2:	bd70      	pop	{r4, r5, r6, pc}
 80166d4:	0801ad7a 	.word	0x0801ad7a
 80166d8:	0801af05 	.word	0x0801af05

080166dc <__multadd>:
 80166dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80166e0:	690d      	ldr	r5, [r1, #16]
 80166e2:	4607      	mov	r7, r0
 80166e4:	460c      	mov	r4, r1
 80166e6:	461e      	mov	r6, r3
 80166e8:	f101 0c14 	add.w	ip, r1, #20
 80166ec:	2000      	movs	r0, #0
 80166ee:	f8dc 3000 	ldr.w	r3, [ip]
 80166f2:	b299      	uxth	r1, r3
 80166f4:	fb02 6101 	mla	r1, r2, r1, r6
 80166f8:	0c1e      	lsrs	r6, r3, #16
 80166fa:	0c0b      	lsrs	r3, r1, #16
 80166fc:	fb02 3306 	mla	r3, r2, r6, r3
 8016700:	b289      	uxth	r1, r1
 8016702:	3001      	adds	r0, #1
 8016704:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016708:	4285      	cmp	r5, r0
 801670a:	f84c 1b04 	str.w	r1, [ip], #4
 801670e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016712:	dcec      	bgt.n	80166ee <__multadd+0x12>
 8016714:	b30e      	cbz	r6, 801675a <__multadd+0x7e>
 8016716:	68a3      	ldr	r3, [r4, #8]
 8016718:	42ab      	cmp	r3, r5
 801671a:	dc19      	bgt.n	8016750 <__multadd+0x74>
 801671c:	6861      	ldr	r1, [r4, #4]
 801671e:	4638      	mov	r0, r7
 8016720:	3101      	adds	r1, #1
 8016722:	f7ff ff79 	bl	8016618 <_Balloc>
 8016726:	4680      	mov	r8, r0
 8016728:	b928      	cbnz	r0, 8016736 <__multadd+0x5a>
 801672a:	4602      	mov	r2, r0
 801672c:	4b0c      	ldr	r3, [pc, #48]	; (8016760 <__multadd+0x84>)
 801672e:	480d      	ldr	r0, [pc, #52]	; (8016764 <__multadd+0x88>)
 8016730:	21ba      	movs	r1, #186	; 0xba
 8016732:	f7fe fd23 	bl	801517c <__assert_func>
 8016736:	6922      	ldr	r2, [r4, #16]
 8016738:	3202      	adds	r2, #2
 801673a:	f104 010c 	add.w	r1, r4, #12
 801673e:	0092      	lsls	r2, r2, #2
 8016740:	300c      	adds	r0, #12
 8016742:	f7fe fcfe 	bl	8015142 <memcpy>
 8016746:	4621      	mov	r1, r4
 8016748:	4638      	mov	r0, r7
 801674a:	f7ff ffa5 	bl	8016698 <_Bfree>
 801674e:	4644      	mov	r4, r8
 8016750:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016754:	3501      	adds	r5, #1
 8016756:	615e      	str	r6, [r3, #20]
 8016758:	6125      	str	r5, [r4, #16]
 801675a:	4620      	mov	r0, r4
 801675c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016760:	0801ae94 	.word	0x0801ae94
 8016764:	0801af05 	.word	0x0801af05

08016768 <__s2b>:
 8016768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801676c:	460c      	mov	r4, r1
 801676e:	4615      	mov	r5, r2
 8016770:	461f      	mov	r7, r3
 8016772:	2209      	movs	r2, #9
 8016774:	3308      	adds	r3, #8
 8016776:	4606      	mov	r6, r0
 8016778:	fb93 f3f2 	sdiv	r3, r3, r2
 801677c:	2100      	movs	r1, #0
 801677e:	2201      	movs	r2, #1
 8016780:	429a      	cmp	r2, r3
 8016782:	db09      	blt.n	8016798 <__s2b+0x30>
 8016784:	4630      	mov	r0, r6
 8016786:	f7ff ff47 	bl	8016618 <_Balloc>
 801678a:	b940      	cbnz	r0, 801679e <__s2b+0x36>
 801678c:	4602      	mov	r2, r0
 801678e:	4b19      	ldr	r3, [pc, #100]	; (80167f4 <__s2b+0x8c>)
 8016790:	4819      	ldr	r0, [pc, #100]	; (80167f8 <__s2b+0x90>)
 8016792:	21d3      	movs	r1, #211	; 0xd3
 8016794:	f7fe fcf2 	bl	801517c <__assert_func>
 8016798:	0052      	lsls	r2, r2, #1
 801679a:	3101      	adds	r1, #1
 801679c:	e7f0      	b.n	8016780 <__s2b+0x18>
 801679e:	9b08      	ldr	r3, [sp, #32]
 80167a0:	6143      	str	r3, [r0, #20]
 80167a2:	2d09      	cmp	r5, #9
 80167a4:	f04f 0301 	mov.w	r3, #1
 80167a8:	6103      	str	r3, [r0, #16]
 80167aa:	dd16      	ble.n	80167da <__s2b+0x72>
 80167ac:	f104 0909 	add.w	r9, r4, #9
 80167b0:	46c8      	mov	r8, r9
 80167b2:	442c      	add	r4, r5
 80167b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80167b8:	4601      	mov	r1, r0
 80167ba:	3b30      	subs	r3, #48	; 0x30
 80167bc:	220a      	movs	r2, #10
 80167be:	4630      	mov	r0, r6
 80167c0:	f7ff ff8c 	bl	80166dc <__multadd>
 80167c4:	45a0      	cmp	r8, r4
 80167c6:	d1f5      	bne.n	80167b4 <__s2b+0x4c>
 80167c8:	f1a5 0408 	sub.w	r4, r5, #8
 80167cc:	444c      	add	r4, r9
 80167ce:	1b2d      	subs	r5, r5, r4
 80167d0:	1963      	adds	r3, r4, r5
 80167d2:	42bb      	cmp	r3, r7
 80167d4:	db04      	blt.n	80167e0 <__s2b+0x78>
 80167d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80167da:	340a      	adds	r4, #10
 80167dc:	2509      	movs	r5, #9
 80167de:	e7f6      	b.n	80167ce <__s2b+0x66>
 80167e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80167e4:	4601      	mov	r1, r0
 80167e6:	3b30      	subs	r3, #48	; 0x30
 80167e8:	220a      	movs	r2, #10
 80167ea:	4630      	mov	r0, r6
 80167ec:	f7ff ff76 	bl	80166dc <__multadd>
 80167f0:	e7ee      	b.n	80167d0 <__s2b+0x68>
 80167f2:	bf00      	nop
 80167f4:	0801ae94 	.word	0x0801ae94
 80167f8:	0801af05 	.word	0x0801af05

080167fc <__hi0bits>:
 80167fc:	0c03      	lsrs	r3, r0, #16
 80167fe:	041b      	lsls	r3, r3, #16
 8016800:	b9d3      	cbnz	r3, 8016838 <__hi0bits+0x3c>
 8016802:	0400      	lsls	r0, r0, #16
 8016804:	2310      	movs	r3, #16
 8016806:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801680a:	bf04      	itt	eq
 801680c:	0200      	lsleq	r0, r0, #8
 801680e:	3308      	addeq	r3, #8
 8016810:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8016814:	bf04      	itt	eq
 8016816:	0100      	lsleq	r0, r0, #4
 8016818:	3304      	addeq	r3, #4
 801681a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801681e:	bf04      	itt	eq
 8016820:	0080      	lsleq	r0, r0, #2
 8016822:	3302      	addeq	r3, #2
 8016824:	2800      	cmp	r0, #0
 8016826:	db05      	blt.n	8016834 <__hi0bits+0x38>
 8016828:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801682c:	f103 0301 	add.w	r3, r3, #1
 8016830:	bf08      	it	eq
 8016832:	2320      	moveq	r3, #32
 8016834:	4618      	mov	r0, r3
 8016836:	4770      	bx	lr
 8016838:	2300      	movs	r3, #0
 801683a:	e7e4      	b.n	8016806 <__hi0bits+0xa>

0801683c <__lo0bits>:
 801683c:	6803      	ldr	r3, [r0, #0]
 801683e:	f013 0207 	ands.w	r2, r3, #7
 8016842:	d00c      	beq.n	801685e <__lo0bits+0x22>
 8016844:	07d9      	lsls	r1, r3, #31
 8016846:	d422      	bmi.n	801688e <__lo0bits+0x52>
 8016848:	079a      	lsls	r2, r3, #30
 801684a:	bf49      	itett	mi
 801684c:	085b      	lsrmi	r3, r3, #1
 801684e:	089b      	lsrpl	r3, r3, #2
 8016850:	6003      	strmi	r3, [r0, #0]
 8016852:	2201      	movmi	r2, #1
 8016854:	bf5c      	itt	pl
 8016856:	6003      	strpl	r3, [r0, #0]
 8016858:	2202      	movpl	r2, #2
 801685a:	4610      	mov	r0, r2
 801685c:	4770      	bx	lr
 801685e:	b299      	uxth	r1, r3
 8016860:	b909      	cbnz	r1, 8016866 <__lo0bits+0x2a>
 8016862:	0c1b      	lsrs	r3, r3, #16
 8016864:	2210      	movs	r2, #16
 8016866:	b2d9      	uxtb	r1, r3
 8016868:	b909      	cbnz	r1, 801686e <__lo0bits+0x32>
 801686a:	3208      	adds	r2, #8
 801686c:	0a1b      	lsrs	r3, r3, #8
 801686e:	0719      	lsls	r1, r3, #28
 8016870:	bf04      	itt	eq
 8016872:	091b      	lsreq	r3, r3, #4
 8016874:	3204      	addeq	r2, #4
 8016876:	0799      	lsls	r1, r3, #30
 8016878:	bf04      	itt	eq
 801687a:	089b      	lsreq	r3, r3, #2
 801687c:	3202      	addeq	r2, #2
 801687e:	07d9      	lsls	r1, r3, #31
 8016880:	d403      	bmi.n	801688a <__lo0bits+0x4e>
 8016882:	085b      	lsrs	r3, r3, #1
 8016884:	f102 0201 	add.w	r2, r2, #1
 8016888:	d003      	beq.n	8016892 <__lo0bits+0x56>
 801688a:	6003      	str	r3, [r0, #0]
 801688c:	e7e5      	b.n	801685a <__lo0bits+0x1e>
 801688e:	2200      	movs	r2, #0
 8016890:	e7e3      	b.n	801685a <__lo0bits+0x1e>
 8016892:	2220      	movs	r2, #32
 8016894:	e7e1      	b.n	801685a <__lo0bits+0x1e>
	...

08016898 <__i2b>:
 8016898:	b510      	push	{r4, lr}
 801689a:	460c      	mov	r4, r1
 801689c:	2101      	movs	r1, #1
 801689e:	f7ff febb 	bl	8016618 <_Balloc>
 80168a2:	4602      	mov	r2, r0
 80168a4:	b928      	cbnz	r0, 80168b2 <__i2b+0x1a>
 80168a6:	4b05      	ldr	r3, [pc, #20]	; (80168bc <__i2b+0x24>)
 80168a8:	4805      	ldr	r0, [pc, #20]	; (80168c0 <__i2b+0x28>)
 80168aa:	f240 1145 	movw	r1, #325	; 0x145
 80168ae:	f7fe fc65 	bl	801517c <__assert_func>
 80168b2:	2301      	movs	r3, #1
 80168b4:	6144      	str	r4, [r0, #20]
 80168b6:	6103      	str	r3, [r0, #16]
 80168b8:	bd10      	pop	{r4, pc}
 80168ba:	bf00      	nop
 80168bc:	0801ae94 	.word	0x0801ae94
 80168c0:	0801af05 	.word	0x0801af05

080168c4 <__multiply>:
 80168c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80168c8:	4691      	mov	r9, r2
 80168ca:	690a      	ldr	r2, [r1, #16]
 80168cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80168d0:	429a      	cmp	r2, r3
 80168d2:	bfb8      	it	lt
 80168d4:	460b      	movlt	r3, r1
 80168d6:	460c      	mov	r4, r1
 80168d8:	bfbc      	itt	lt
 80168da:	464c      	movlt	r4, r9
 80168dc:	4699      	movlt	r9, r3
 80168de:	6927      	ldr	r7, [r4, #16]
 80168e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80168e4:	68a3      	ldr	r3, [r4, #8]
 80168e6:	6861      	ldr	r1, [r4, #4]
 80168e8:	eb07 060a 	add.w	r6, r7, sl
 80168ec:	42b3      	cmp	r3, r6
 80168ee:	b085      	sub	sp, #20
 80168f0:	bfb8      	it	lt
 80168f2:	3101      	addlt	r1, #1
 80168f4:	f7ff fe90 	bl	8016618 <_Balloc>
 80168f8:	b930      	cbnz	r0, 8016908 <__multiply+0x44>
 80168fa:	4602      	mov	r2, r0
 80168fc:	4b44      	ldr	r3, [pc, #272]	; (8016a10 <__multiply+0x14c>)
 80168fe:	4845      	ldr	r0, [pc, #276]	; (8016a14 <__multiply+0x150>)
 8016900:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8016904:	f7fe fc3a 	bl	801517c <__assert_func>
 8016908:	f100 0514 	add.w	r5, r0, #20
 801690c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8016910:	462b      	mov	r3, r5
 8016912:	2200      	movs	r2, #0
 8016914:	4543      	cmp	r3, r8
 8016916:	d321      	bcc.n	801695c <__multiply+0x98>
 8016918:	f104 0314 	add.w	r3, r4, #20
 801691c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8016920:	f109 0314 	add.w	r3, r9, #20
 8016924:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8016928:	9202      	str	r2, [sp, #8]
 801692a:	1b3a      	subs	r2, r7, r4
 801692c:	3a15      	subs	r2, #21
 801692e:	f022 0203 	bic.w	r2, r2, #3
 8016932:	3204      	adds	r2, #4
 8016934:	f104 0115 	add.w	r1, r4, #21
 8016938:	428f      	cmp	r7, r1
 801693a:	bf38      	it	cc
 801693c:	2204      	movcc	r2, #4
 801693e:	9201      	str	r2, [sp, #4]
 8016940:	9a02      	ldr	r2, [sp, #8]
 8016942:	9303      	str	r3, [sp, #12]
 8016944:	429a      	cmp	r2, r3
 8016946:	d80c      	bhi.n	8016962 <__multiply+0x9e>
 8016948:	2e00      	cmp	r6, #0
 801694a:	dd03      	ble.n	8016954 <__multiply+0x90>
 801694c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016950:	2b00      	cmp	r3, #0
 8016952:	d05b      	beq.n	8016a0c <__multiply+0x148>
 8016954:	6106      	str	r6, [r0, #16]
 8016956:	b005      	add	sp, #20
 8016958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801695c:	f843 2b04 	str.w	r2, [r3], #4
 8016960:	e7d8      	b.n	8016914 <__multiply+0x50>
 8016962:	f8b3 a000 	ldrh.w	sl, [r3]
 8016966:	f1ba 0f00 	cmp.w	sl, #0
 801696a:	d024      	beq.n	80169b6 <__multiply+0xf2>
 801696c:	f104 0e14 	add.w	lr, r4, #20
 8016970:	46a9      	mov	r9, r5
 8016972:	f04f 0c00 	mov.w	ip, #0
 8016976:	f85e 2b04 	ldr.w	r2, [lr], #4
 801697a:	f8d9 1000 	ldr.w	r1, [r9]
 801697e:	fa1f fb82 	uxth.w	fp, r2
 8016982:	b289      	uxth	r1, r1
 8016984:	fb0a 110b 	mla	r1, sl, fp, r1
 8016988:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801698c:	f8d9 2000 	ldr.w	r2, [r9]
 8016990:	4461      	add	r1, ip
 8016992:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8016996:	fb0a c20b 	mla	r2, sl, fp, ip
 801699a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801699e:	b289      	uxth	r1, r1
 80169a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80169a4:	4577      	cmp	r7, lr
 80169a6:	f849 1b04 	str.w	r1, [r9], #4
 80169aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80169ae:	d8e2      	bhi.n	8016976 <__multiply+0xb2>
 80169b0:	9a01      	ldr	r2, [sp, #4]
 80169b2:	f845 c002 	str.w	ip, [r5, r2]
 80169b6:	9a03      	ldr	r2, [sp, #12]
 80169b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80169bc:	3304      	adds	r3, #4
 80169be:	f1b9 0f00 	cmp.w	r9, #0
 80169c2:	d021      	beq.n	8016a08 <__multiply+0x144>
 80169c4:	6829      	ldr	r1, [r5, #0]
 80169c6:	f104 0c14 	add.w	ip, r4, #20
 80169ca:	46ae      	mov	lr, r5
 80169cc:	f04f 0a00 	mov.w	sl, #0
 80169d0:	f8bc b000 	ldrh.w	fp, [ip]
 80169d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80169d8:	fb09 220b 	mla	r2, r9, fp, r2
 80169dc:	4452      	add	r2, sl
 80169de:	b289      	uxth	r1, r1
 80169e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80169e4:	f84e 1b04 	str.w	r1, [lr], #4
 80169e8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80169ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80169f0:	f8be 1000 	ldrh.w	r1, [lr]
 80169f4:	fb09 110a 	mla	r1, r9, sl, r1
 80169f8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80169fc:	4567      	cmp	r7, ip
 80169fe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8016a02:	d8e5      	bhi.n	80169d0 <__multiply+0x10c>
 8016a04:	9a01      	ldr	r2, [sp, #4]
 8016a06:	50a9      	str	r1, [r5, r2]
 8016a08:	3504      	adds	r5, #4
 8016a0a:	e799      	b.n	8016940 <__multiply+0x7c>
 8016a0c:	3e01      	subs	r6, #1
 8016a0e:	e79b      	b.n	8016948 <__multiply+0x84>
 8016a10:	0801ae94 	.word	0x0801ae94
 8016a14:	0801af05 	.word	0x0801af05

08016a18 <__pow5mult>:
 8016a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016a1c:	4615      	mov	r5, r2
 8016a1e:	f012 0203 	ands.w	r2, r2, #3
 8016a22:	4606      	mov	r6, r0
 8016a24:	460f      	mov	r7, r1
 8016a26:	d007      	beq.n	8016a38 <__pow5mult+0x20>
 8016a28:	4c25      	ldr	r4, [pc, #148]	; (8016ac0 <__pow5mult+0xa8>)
 8016a2a:	3a01      	subs	r2, #1
 8016a2c:	2300      	movs	r3, #0
 8016a2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016a32:	f7ff fe53 	bl	80166dc <__multadd>
 8016a36:	4607      	mov	r7, r0
 8016a38:	10ad      	asrs	r5, r5, #2
 8016a3a:	d03d      	beq.n	8016ab8 <__pow5mult+0xa0>
 8016a3c:	69f4      	ldr	r4, [r6, #28]
 8016a3e:	b97c      	cbnz	r4, 8016a60 <__pow5mult+0x48>
 8016a40:	2010      	movs	r0, #16
 8016a42:	f7fc facf 	bl	8012fe4 <malloc>
 8016a46:	4602      	mov	r2, r0
 8016a48:	61f0      	str	r0, [r6, #28]
 8016a4a:	b928      	cbnz	r0, 8016a58 <__pow5mult+0x40>
 8016a4c:	4b1d      	ldr	r3, [pc, #116]	; (8016ac4 <__pow5mult+0xac>)
 8016a4e:	481e      	ldr	r0, [pc, #120]	; (8016ac8 <__pow5mult+0xb0>)
 8016a50:	f240 11b3 	movw	r1, #435	; 0x1b3
 8016a54:	f7fe fb92 	bl	801517c <__assert_func>
 8016a58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8016a5c:	6004      	str	r4, [r0, #0]
 8016a5e:	60c4      	str	r4, [r0, #12]
 8016a60:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8016a64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016a68:	b94c      	cbnz	r4, 8016a7e <__pow5mult+0x66>
 8016a6a:	f240 2171 	movw	r1, #625	; 0x271
 8016a6e:	4630      	mov	r0, r6
 8016a70:	f7ff ff12 	bl	8016898 <__i2b>
 8016a74:	2300      	movs	r3, #0
 8016a76:	f8c8 0008 	str.w	r0, [r8, #8]
 8016a7a:	4604      	mov	r4, r0
 8016a7c:	6003      	str	r3, [r0, #0]
 8016a7e:	f04f 0900 	mov.w	r9, #0
 8016a82:	07eb      	lsls	r3, r5, #31
 8016a84:	d50a      	bpl.n	8016a9c <__pow5mult+0x84>
 8016a86:	4639      	mov	r1, r7
 8016a88:	4622      	mov	r2, r4
 8016a8a:	4630      	mov	r0, r6
 8016a8c:	f7ff ff1a 	bl	80168c4 <__multiply>
 8016a90:	4639      	mov	r1, r7
 8016a92:	4680      	mov	r8, r0
 8016a94:	4630      	mov	r0, r6
 8016a96:	f7ff fdff 	bl	8016698 <_Bfree>
 8016a9a:	4647      	mov	r7, r8
 8016a9c:	106d      	asrs	r5, r5, #1
 8016a9e:	d00b      	beq.n	8016ab8 <__pow5mult+0xa0>
 8016aa0:	6820      	ldr	r0, [r4, #0]
 8016aa2:	b938      	cbnz	r0, 8016ab4 <__pow5mult+0x9c>
 8016aa4:	4622      	mov	r2, r4
 8016aa6:	4621      	mov	r1, r4
 8016aa8:	4630      	mov	r0, r6
 8016aaa:	f7ff ff0b 	bl	80168c4 <__multiply>
 8016aae:	6020      	str	r0, [r4, #0]
 8016ab0:	f8c0 9000 	str.w	r9, [r0]
 8016ab4:	4604      	mov	r4, r0
 8016ab6:	e7e4      	b.n	8016a82 <__pow5mult+0x6a>
 8016ab8:	4638      	mov	r0, r7
 8016aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016abe:	bf00      	nop
 8016ac0:	0801b050 	.word	0x0801b050
 8016ac4:	0801ad7a 	.word	0x0801ad7a
 8016ac8:	0801af05 	.word	0x0801af05

08016acc <__lshift>:
 8016acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016ad0:	460c      	mov	r4, r1
 8016ad2:	6849      	ldr	r1, [r1, #4]
 8016ad4:	6923      	ldr	r3, [r4, #16]
 8016ad6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8016ada:	68a3      	ldr	r3, [r4, #8]
 8016adc:	4607      	mov	r7, r0
 8016ade:	4691      	mov	r9, r2
 8016ae0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8016ae4:	f108 0601 	add.w	r6, r8, #1
 8016ae8:	42b3      	cmp	r3, r6
 8016aea:	db0b      	blt.n	8016b04 <__lshift+0x38>
 8016aec:	4638      	mov	r0, r7
 8016aee:	f7ff fd93 	bl	8016618 <_Balloc>
 8016af2:	4605      	mov	r5, r0
 8016af4:	b948      	cbnz	r0, 8016b0a <__lshift+0x3e>
 8016af6:	4602      	mov	r2, r0
 8016af8:	4b28      	ldr	r3, [pc, #160]	; (8016b9c <__lshift+0xd0>)
 8016afa:	4829      	ldr	r0, [pc, #164]	; (8016ba0 <__lshift+0xd4>)
 8016afc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8016b00:	f7fe fb3c 	bl	801517c <__assert_func>
 8016b04:	3101      	adds	r1, #1
 8016b06:	005b      	lsls	r3, r3, #1
 8016b08:	e7ee      	b.n	8016ae8 <__lshift+0x1c>
 8016b0a:	2300      	movs	r3, #0
 8016b0c:	f100 0114 	add.w	r1, r0, #20
 8016b10:	f100 0210 	add.w	r2, r0, #16
 8016b14:	4618      	mov	r0, r3
 8016b16:	4553      	cmp	r3, sl
 8016b18:	db33      	blt.n	8016b82 <__lshift+0xb6>
 8016b1a:	6920      	ldr	r0, [r4, #16]
 8016b1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8016b20:	f104 0314 	add.w	r3, r4, #20
 8016b24:	f019 091f 	ands.w	r9, r9, #31
 8016b28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8016b2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8016b30:	d02b      	beq.n	8016b8a <__lshift+0xbe>
 8016b32:	f1c9 0e20 	rsb	lr, r9, #32
 8016b36:	468a      	mov	sl, r1
 8016b38:	2200      	movs	r2, #0
 8016b3a:	6818      	ldr	r0, [r3, #0]
 8016b3c:	fa00 f009 	lsl.w	r0, r0, r9
 8016b40:	4310      	orrs	r0, r2
 8016b42:	f84a 0b04 	str.w	r0, [sl], #4
 8016b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b4a:	459c      	cmp	ip, r3
 8016b4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8016b50:	d8f3      	bhi.n	8016b3a <__lshift+0x6e>
 8016b52:	ebac 0304 	sub.w	r3, ip, r4
 8016b56:	3b15      	subs	r3, #21
 8016b58:	f023 0303 	bic.w	r3, r3, #3
 8016b5c:	3304      	adds	r3, #4
 8016b5e:	f104 0015 	add.w	r0, r4, #21
 8016b62:	4584      	cmp	ip, r0
 8016b64:	bf38      	it	cc
 8016b66:	2304      	movcc	r3, #4
 8016b68:	50ca      	str	r2, [r1, r3]
 8016b6a:	b10a      	cbz	r2, 8016b70 <__lshift+0xa4>
 8016b6c:	f108 0602 	add.w	r6, r8, #2
 8016b70:	3e01      	subs	r6, #1
 8016b72:	4638      	mov	r0, r7
 8016b74:	612e      	str	r6, [r5, #16]
 8016b76:	4621      	mov	r1, r4
 8016b78:	f7ff fd8e 	bl	8016698 <_Bfree>
 8016b7c:	4628      	mov	r0, r5
 8016b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016b82:	f842 0f04 	str.w	r0, [r2, #4]!
 8016b86:	3301      	adds	r3, #1
 8016b88:	e7c5      	b.n	8016b16 <__lshift+0x4a>
 8016b8a:	3904      	subs	r1, #4
 8016b8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8016b90:	f841 2f04 	str.w	r2, [r1, #4]!
 8016b94:	459c      	cmp	ip, r3
 8016b96:	d8f9      	bhi.n	8016b8c <__lshift+0xc0>
 8016b98:	e7ea      	b.n	8016b70 <__lshift+0xa4>
 8016b9a:	bf00      	nop
 8016b9c:	0801ae94 	.word	0x0801ae94
 8016ba0:	0801af05 	.word	0x0801af05

08016ba4 <__mcmp>:
 8016ba4:	b530      	push	{r4, r5, lr}
 8016ba6:	6902      	ldr	r2, [r0, #16]
 8016ba8:	690c      	ldr	r4, [r1, #16]
 8016baa:	1b12      	subs	r2, r2, r4
 8016bac:	d10e      	bne.n	8016bcc <__mcmp+0x28>
 8016bae:	f100 0314 	add.w	r3, r0, #20
 8016bb2:	3114      	adds	r1, #20
 8016bb4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8016bb8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8016bbc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8016bc0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8016bc4:	42a5      	cmp	r5, r4
 8016bc6:	d003      	beq.n	8016bd0 <__mcmp+0x2c>
 8016bc8:	d305      	bcc.n	8016bd6 <__mcmp+0x32>
 8016bca:	2201      	movs	r2, #1
 8016bcc:	4610      	mov	r0, r2
 8016bce:	bd30      	pop	{r4, r5, pc}
 8016bd0:	4283      	cmp	r3, r0
 8016bd2:	d3f3      	bcc.n	8016bbc <__mcmp+0x18>
 8016bd4:	e7fa      	b.n	8016bcc <__mcmp+0x28>
 8016bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8016bda:	e7f7      	b.n	8016bcc <__mcmp+0x28>

08016bdc <__mdiff>:
 8016bdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016be0:	460c      	mov	r4, r1
 8016be2:	4606      	mov	r6, r0
 8016be4:	4611      	mov	r1, r2
 8016be6:	4620      	mov	r0, r4
 8016be8:	4690      	mov	r8, r2
 8016bea:	f7ff ffdb 	bl	8016ba4 <__mcmp>
 8016bee:	1e05      	subs	r5, r0, #0
 8016bf0:	d110      	bne.n	8016c14 <__mdiff+0x38>
 8016bf2:	4629      	mov	r1, r5
 8016bf4:	4630      	mov	r0, r6
 8016bf6:	f7ff fd0f 	bl	8016618 <_Balloc>
 8016bfa:	b930      	cbnz	r0, 8016c0a <__mdiff+0x2e>
 8016bfc:	4b3a      	ldr	r3, [pc, #232]	; (8016ce8 <__mdiff+0x10c>)
 8016bfe:	4602      	mov	r2, r0
 8016c00:	f240 2137 	movw	r1, #567	; 0x237
 8016c04:	4839      	ldr	r0, [pc, #228]	; (8016cec <__mdiff+0x110>)
 8016c06:	f7fe fab9 	bl	801517c <__assert_func>
 8016c0a:	2301      	movs	r3, #1
 8016c0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8016c10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c14:	bfa4      	itt	ge
 8016c16:	4643      	movge	r3, r8
 8016c18:	46a0      	movge	r8, r4
 8016c1a:	4630      	mov	r0, r6
 8016c1c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8016c20:	bfa6      	itte	ge
 8016c22:	461c      	movge	r4, r3
 8016c24:	2500      	movge	r5, #0
 8016c26:	2501      	movlt	r5, #1
 8016c28:	f7ff fcf6 	bl	8016618 <_Balloc>
 8016c2c:	b920      	cbnz	r0, 8016c38 <__mdiff+0x5c>
 8016c2e:	4b2e      	ldr	r3, [pc, #184]	; (8016ce8 <__mdiff+0x10c>)
 8016c30:	4602      	mov	r2, r0
 8016c32:	f240 2145 	movw	r1, #581	; 0x245
 8016c36:	e7e5      	b.n	8016c04 <__mdiff+0x28>
 8016c38:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8016c3c:	6926      	ldr	r6, [r4, #16]
 8016c3e:	60c5      	str	r5, [r0, #12]
 8016c40:	f104 0914 	add.w	r9, r4, #20
 8016c44:	f108 0514 	add.w	r5, r8, #20
 8016c48:	f100 0e14 	add.w	lr, r0, #20
 8016c4c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8016c50:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8016c54:	f108 0210 	add.w	r2, r8, #16
 8016c58:	46f2      	mov	sl, lr
 8016c5a:	2100      	movs	r1, #0
 8016c5c:	f859 3b04 	ldr.w	r3, [r9], #4
 8016c60:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8016c64:	fa11 f88b 	uxtah	r8, r1, fp
 8016c68:	b299      	uxth	r1, r3
 8016c6a:	0c1b      	lsrs	r3, r3, #16
 8016c6c:	eba8 0801 	sub.w	r8, r8, r1
 8016c70:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8016c74:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8016c78:	fa1f f888 	uxth.w	r8, r8
 8016c7c:	1419      	asrs	r1, r3, #16
 8016c7e:	454e      	cmp	r6, r9
 8016c80:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8016c84:	f84a 3b04 	str.w	r3, [sl], #4
 8016c88:	d8e8      	bhi.n	8016c5c <__mdiff+0x80>
 8016c8a:	1b33      	subs	r3, r6, r4
 8016c8c:	3b15      	subs	r3, #21
 8016c8e:	f023 0303 	bic.w	r3, r3, #3
 8016c92:	3304      	adds	r3, #4
 8016c94:	3415      	adds	r4, #21
 8016c96:	42a6      	cmp	r6, r4
 8016c98:	bf38      	it	cc
 8016c9a:	2304      	movcc	r3, #4
 8016c9c:	441d      	add	r5, r3
 8016c9e:	4473      	add	r3, lr
 8016ca0:	469e      	mov	lr, r3
 8016ca2:	462e      	mov	r6, r5
 8016ca4:	4566      	cmp	r6, ip
 8016ca6:	d30e      	bcc.n	8016cc6 <__mdiff+0xea>
 8016ca8:	f10c 0203 	add.w	r2, ip, #3
 8016cac:	1b52      	subs	r2, r2, r5
 8016cae:	f022 0203 	bic.w	r2, r2, #3
 8016cb2:	3d03      	subs	r5, #3
 8016cb4:	45ac      	cmp	ip, r5
 8016cb6:	bf38      	it	cc
 8016cb8:	2200      	movcc	r2, #0
 8016cba:	4413      	add	r3, r2
 8016cbc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8016cc0:	b17a      	cbz	r2, 8016ce2 <__mdiff+0x106>
 8016cc2:	6107      	str	r7, [r0, #16]
 8016cc4:	e7a4      	b.n	8016c10 <__mdiff+0x34>
 8016cc6:	f856 8b04 	ldr.w	r8, [r6], #4
 8016cca:	fa11 f288 	uxtah	r2, r1, r8
 8016cce:	1414      	asrs	r4, r2, #16
 8016cd0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8016cd4:	b292      	uxth	r2, r2
 8016cd6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8016cda:	f84e 2b04 	str.w	r2, [lr], #4
 8016cde:	1421      	asrs	r1, r4, #16
 8016ce0:	e7e0      	b.n	8016ca4 <__mdiff+0xc8>
 8016ce2:	3f01      	subs	r7, #1
 8016ce4:	e7ea      	b.n	8016cbc <__mdiff+0xe0>
 8016ce6:	bf00      	nop
 8016ce8:	0801ae94 	.word	0x0801ae94
 8016cec:	0801af05 	.word	0x0801af05

08016cf0 <__ulp>:
 8016cf0:	b082      	sub	sp, #8
 8016cf2:	ed8d 0b00 	vstr	d0, [sp]
 8016cf6:	9a01      	ldr	r2, [sp, #4]
 8016cf8:	4b0f      	ldr	r3, [pc, #60]	; (8016d38 <__ulp+0x48>)
 8016cfa:	4013      	ands	r3, r2
 8016cfc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	dc08      	bgt.n	8016d16 <__ulp+0x26>
 8016d04:	425b      	negs	r3, r3
 8016d06:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8016d0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8016d0e:	da04      	bge.n	8016d1a <__ulp+0x2a>
 8016d10:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8016d14:	4113      	asrs	r3, r2
 8016d16:	2200      	movs	r2, #0
 8016d18:	e008      	b.n	8016d2c <__ulp+0x3c>
 8016d1a:	f1a2 0314 	sub.w	r3, r2, #20
 8016d1e:	2b1e      	cmp	r3, #30
 8016d20:	bfda      	itte	le
 8016d22:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8016d26:	40da      	lsrle	r2, r3
 8016d28:	2201      	movgt	r2, #1
 8016d2a:	2300      	movs	r3, #0
 8016d2c:	4619      	mov	r1, r3
 8016d2e:	4610      	mov	r0, r2
 8016d30:	ec41 0b10 	vmov	d0, r0, r1
 8016d34:	b002      	add	sp, #8
 8016d36:	4770      	bx	lr
 8016d38:	7ff00000 	.word	0x7ff00000

08016d3c <__b2d>:
 8016d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016d40:	6906      	ldr	r6, [r0, #16]
 8016d42:	f100 0814 	add.w	r8, r0, #20
 8016d46:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8016d4a:	1f37      	subs	r7, r6, #4
 8016d4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8016d50:	4610      	mov	r0, r2
 8016d52:	f7ff fd53 	bl	80167fc <__hi0bits>
 8016d56:	f1c0 0320 	rsb	r3, r0, #32
 8016d5a:	280a      	cmp	r0, #10
 8016d5c:	600b      	str	r3, [r1, #0]
 8016d5e:	491b      	ldr	r1, [pc, #108]	; (8016dcc <__b2d+0x90>)
 8016d60:	dc15      	bgt.n	8016d8e <__b2d+0x52>
 8016d62:	f1c0 0c0b 	rsb	ip, r0, #11
 8016d66:	fa22 f30c 	lsr.w	r3, r2, ip
 8016d6a:	45b8      	cmp	r8, r7
 8016d6c:	ea43 0501 	orr.w	r5, r3, r1
 8016d70:	bf34      	ite	cc
 8016d72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016d76:	2300      	movcs	r3, #0
 8016d78:	3015      	adds	r0, #21
 8016d7a:	fa02 f000 	lsl.w	r0, r2, r0
 8016d7e:	fa23 f30c 	lsr.w	r3, r3, ip
 8016d82:	4303      	orrs	r3, r0
 8016d84:	461c      	mov	r4, r3
 8016d86:	ec45 4b10 	vmov	d0, r4, r5
 8016d8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016d8e:	45b8      	cmp	r8, r7
 8016d90:	bf3a      	itte	cc
 8016d92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8016d96:	f1a6 0708 	subcc.w	r7, r6, #8
 8016d9a:	2300      	movcs	r3, #0
 8016d9c:	380b      	subs	r0, #11
 8016d9e:	d012      	beq.n	8016dc6 <__b2d+0x8a>
 8016da0:	f1c0 0120 	rsb	r1, r0, #32
 8016da4:	fa23 f401 	lsr.w	r4, r3, r1
 8016da8:	4082      	lsls	r2, r0
 8016daa:	4322      	orrs	r2, r4
 8016dac:	4547      	cmp	r7, r8
 8016dae:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8016db2:	bf8c      	ite	hi
 8016db4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8016db8:	2200      	movls	r2, #0
 8016dba:	4083      	lsls	r3, r0
 8016dbc:	40ca      	lsrs	r2, r1
 8016dbe:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8016dc2:	4313      	orrs	r3, r2
 8016dc4:	e7de      	b.n	8016d84 <__b2d+0x48>
 8016dc6:	ea42 0501 	orr.w	r5, r2, r1
 8016dca:	e7db      	b.n	8016d84 <__b2d+0x48>
 8016dcc:	3ff00000 	.word	0x3ff00000

08016dd0 <__d2b>:
 8016dd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016dd4:	460f      	mov	r7, r1
 8016dd6:	2101      	movs	r1, #1
 8016dd8:	ec59 8b10 	vmov	r8, r9, d0
 8016ddc:	4616      	mov	r6, r2
 8016dde:	f7ff fc1b 	bl	8016618 <_Balloc>
 8016de2:	4604      	mov	r4, r0
 8016de4:	b930      	cbnz	r0, 8016df4 <__d2b+0x24>
 8016de6:	4602      	mov	r2, r0
 8016de8:	4b24      	ldr	r3, [pc, #144]	; (8016e7c <__d2b+0xac>)
 8016dea:	4825      	ldr	r0, [pc, #148]	; (8016e80 <__d2b+0xb0>)
 8016dec:	f240 310f 	movw	r1, #783	; 0x30f
 8016df0:	f7fe f9c4 	bl	801517c <__assert_func>
 8016df4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8016df8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016dfc:	bb2d      	cbnz	r5, 8016e4a <__d2b+0x7a>
 8016dfe:	9301      	str	r3, [sp, #4]
 8016e00:	f1b8 0300 	subs.w	r3, r8, #0
 8016e04:	d026      	beq.n	8016e54 <__d2b+0x84>
 8016e06:	4668      	mov	r0, sp
 8016e08:	9300      	str	r3, [sp, #0]
 8016e0a:	f7ff fd17 	bl	801683c <__lo0bits>
 8016e0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8016e12:	b1e8      	cbz	r0, 8016e50 <__d2b+0x80>
 8016e14:	f1c0 0320 	rsb	r3, r0, #32
 8016e18:	fa02 f303 	lsl.w	r3, r2, r3
 8016e1c:	430b      	orrs	r3, r1
 8016e1e:	40c2      	lsrs	r2, r0
 8016e20:	6163      	str	r3, [r4, #20]
 8016e22:	9201      	str	r2, [sp, #4]
 8016e24:	9b01      	ldr	r3, [sp, #4]
 8016e26:	61a3      	str	r3, [r4, #24]
 8016e28:	2b00      	cmp	r3, #0
 8016e2a:	bf14      	ite	ne
 8016e2c:	2202      	movne	r2, #2
 8016e2e:	2201      	moveq	r2, #1
 8016e30:	6122      	str	r2, [r4, #16]
 8016e32:	b1bd      	cbz	r5, 8016e64 <__d2b+0x94>
 8016e34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8016e38:	4405      	add	r5, r0
 8016e3a:	603d      	str	r5, [r7, #0]
 8016e3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016e40:	6030      	str	r0, [r6, #0]
 8016e42:	4620      	mov	r0, r4
 8016e44:	b003      	add	sp, #12
 8016e46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016e4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016e4e:	e7d6      	b.n	8016dfe <__d2b+0x2e>
 8016e50:	6161      	str	r1, [r4, #20]
 8016e52:	e7e7      	b.n	8016e24 <__d2b+0x54>
 8016e54:	a801      	add	r0, sp, #4
 8016e56:	f7ff fcf1 	bl	801683c <__lo0bits>
 8016e5a:	9b01      	ldr	r3, [sp, #4]
 8016e5c:	6163      	str	r3, [r4, #20]
 8016e5e:	3020      	adds	r0, #32
 8016e60:	2201      	movs	r2, #1
 8016e62:	e7e5      	b.n	8016e30 <__d2b+0x60>
 8016e64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8016e68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8016e6c:	6038      	str	r0, [r7, #0]
 8016e6e:	6918      	ldr	r0, [r3, #16]
 8016e70:	f7ff fcc4 	bl	80167fc <__hi0bits>
 8016e74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8016e78:	e7e2      	b.n	8016e40 <__d2b+0x70>
 8016e7a:	bf00      	nop
 8016e7c:	0801ae94 	.word	0x0801ae94
 8016e80:	0801af05 	.word	0x0801af05

08016e84 <__ratio>:
 8016e84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016e88:	4688      	mov	r8, r1
 8016e8a:	4669      	mov	r1, sp
 8016e8c:	4681      	mov	r9, r0
 8016e8e:	f7ff ff55 	bl	8016d3c <__b2d>
 8016e92:	a901      	add	r1, sp, #4
 8016e94:	4640      	mov	r0, r8
 8016e96:	ec55 4b10 	vmov	r4, r5, d0
 8016e9a:	f7ff ff4f 	bl	8016d3c <__b2d>
 8016e9e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016ea2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016ea6:	eba3 0c02 	sub.w	ip, r3, r2
 8016eaa:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016eae:	1a9b      	subs	r3, r3, r2
 8016eb0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8016eb4:	ec51 0b10 	vmov	r0, r1, d0
 8016eb8:	2b00      	cmp	r3, #0
 8016eba:	bfd6      	itet	le
 8016ebc:	460a      	movle	r2, r1
 8016ebe:	462a      	movgt	r2, r5
 8016ec0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8016ec4:	468b      	mov	fp, r1
 8016ec6:	462f      	mov	r7, r5
 8016ec8:	bfd4      	ite	le
 8016eca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8016ece:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8016ed2:	4620      	mov	r0, r4
 8016ed4:	ee10 2a10 	vmov	r2, s0
 8016ed8:	465b      	mov	r3, fp
 8016eda:	4639      	mov	r1, r7
 8016edc:	f7e9 fcb6 	bl	800084c <__aeabi_ddiv>
 8016ee0:	ec41 0b10 	vmov	d0, r0, r1
 8016ee4:	b003      	add	sp, #12
 8016ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08016eea <__copybits>:
 8016eea:	3901      	subs	r1, #1
 8016eec:	b570      	push	{r4, r5, r6, lr}
 8016eee:	1149      	asrs	r1, r1, #5
 8016ef0:	6914      	ldr	r4, [r2, #16]
 8016ef2:	3101      	adds	r1, #1
 8016ef4:	f102 0314 	add.w	r3, r2, #20
 8016ef8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8016efc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8016f00:	1f05      	subs	r5, r0, #4
 8016f02:	42a3      	cmp	r3, r4
 8016f04:	d30c      	bcc.n	8016f20 <__copybits+0x36>
 8016f06:	1aa3      	subs	r3, r4, r2
 8016f08:	3b11      	subs	r3, #17
 8016f0a:	f023 0303 	bic.w	r3, r3, #3
 8016f0e:	3211      	adds	r2, #17
 8016f10:	42a2      	cmp	r2, r4
 8016f12:	bf88      	it	hi
 8016f14:	2300      	movhi	r3, #0
 8016f16:	4418      	add	r0, r3
 8016f18:	2300      	movs	r3, #0
 8016f1a:	4288      	cmp	r0, r1
 8016f1c:	d305      	bcc.n	8016f2a <__copybits+0x40>
 8016f1e:	bd70      	pop	{r4, r5, r6, pc}
 8016f20:	f853 6b04 	ldr.w	r6, [r3], #4
 8016f24:	f845 6f04 	str.w	r6, [r5, #4]!
 8016f28:	e7eb      	b.n	8016f02 <__copybits+0x18>
 8016f2a:	f840 3b04 	str.w	r3, [r0], #4
 8016f2e:	e7f4      	b.n	8016f1a <__copybits+0x30>

08016f30 <__any_on>:
 8016f30:	f100 0214 	add.w	r2, r0, #20
 8016f34:	6900      	ldr	r0, [r0, #16]
 8016f36:	114b      	asrs	r3, r1, #5
 8016f38:	4298      	cmp	r0, r3
 8016f3a:	b510      	push	{r4, lr}
 8016f3c:	db11      	blt.n	8016f62 <__any_on+0x32>
 8016f3e:	dd0a      	ble.n	8016f56 <__any_on+0x26>
 8016f40:	f011 011f 	ands.w	r1, r1, #31
 8016f44:	d007      	beq.n	8016f56 <__any_on+0x26>
 8016f46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8016f4a:	fa24 f001 	lsr.w	r0, r4, r1
 8016f4e:	fa00 f101 	lsl.w	r1, r0, r1
 8016f52:	428c      	cmp	r4, r1
 8016f54:	d10b      	bne.n	8016f6e <__any_on+0x3e>
 8016f56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8016f5a:	4293      	cmp	r3, r2
 8016f5c:	d803      	bhi.n	8016f66 <__any_on+0x36>
 8016f5e:	2000      	movs	r0, #0
 8016f60:	bd10      	pop	{r4, pc}
 8016f62:	4603      	mov	r3, r0
 8016f64:	e7f7      	b.n	8016f56 <__any_on+0x26>
 8016f66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016f6a:	2900      	cmp	r1, #0
 8016f6c:	d0f5      	beq.n	8016f5a <__any_on+0x2a>
 8016f6e:	2001      	movs	r0, #1
 8016f70:	e7f6      	b.n	8016f60 <__any_on+0x30>

08016f72 <__ascii_wctomb>:
 8016f72:	b149      	cbz	r1, 8016f88 <__ascii_wctomb+0x16>
 8016f74:	2aff      	cmp	r2, #255	; 0xff
 8016f76:	bf85      	ittet	hi
 8016f78:	238a      	movhi	r3, #138	; 0x8a
 8016f7a:	6003      	strhi	r3, [r0, #0]
 8016f7c:	700a      	strbls	r2, [r1, #0]
 8016f7e:	f04f 30ff 	movhi.w	r0, #4294967295
 8016f82:	bf98      	it	ls
 8016f84:	2001      	movls	r0, #1
 8016f86:	4770      	bx	lr
 8016f88:	4608      	mov	r0, r1
 8016f8a:	4770      	bx	lr

08016f8c <__ssputs_r>:
 8016f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016f90:	688e      	ldr	r6, [r1, #8]
 8016f92:	461f      	mov	r7, r3
 8016f94:	42be      	cmp	r6, r7
 8016f96:	680b      	ldr	r3, [r1, #0]
 8016f98:	4682      	mov	sl, r0
 8016f9a:	460c      	mov	r4, r1
 8016f9c:	4690      	mov	r8, r2
 8016f9e:	d82c      	bhi.n	8016ffa <__ssputs_r+0x6e>
 8016fa0:	898a      	ldrh	r2, [r1, #12]
 8016fa2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8016fa6:	d026      	beq.n	8016ff6 <__ssputs_r+0x6a>
 8016fa8:	6965      	ldr	r5, [r4, #20]
 8016faa:	6909      	ldr	r1, [r1, #16]
 8016fac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8016fb0:	eba3 0901 	sub.w	r9, r3, r1
 8016fb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8016fb8:	1c7b      	adds	r3, r7, #1
 8016fba:	444b      	add	r3, r9
 8016fbc:	106d      	asrs	r5, r5, #1
 8016fbe:	429d      	cmp	r5, r3
 8016fc0:	bf38      	it	cc
 8016fc2:	461d      	movcc	r5, r3
 8016fc4:	0553      	lsls	r3, r2, #21
 8016fc6:	d527      	bpl.n	8017018 <__ssputs_r+0x8c>
 8016fc8:	4629      	mov	r1, r5
 8016fca:	f7fc f83b 	bl	8013044 <_malloc_r>
 8016fce:	4606      	mov	r6, r0
 8016fd0:	b360      	cbz	r0, 801702c <__ssputs_r+0xa0>
 8016fd2:	6921      	ldr	r1, [r4, #16]
 8016fd4:	464a      	mov	r2, r9
 8016fd6:	f7fe f8b4 	bl	8015142 <memcpy>
 8016fda:	89a3      	ldrh	r3, [r4, #12]
 8016fdc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8016fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fe4:	81a3      	strh	r3, [r4, #12]
 8016fe6:	6126      	str	r6, [r4, #16]
 8016fe8:	6165      	str	r5, [r4, #20]
 8016fea:	444e      	add	r6, r9
 8016fec:	eba5 0509 	sub.w	r5, r5, r9
 8016ff0:	6026      	str	r6, [r4, #0]
 8016ff2:	60a5      	str	r5, [r4, #8]
 8016ff4:	463e      	mov	r6, r7
 8016ff6:	42be      	cmp	r6, r7
 8016ff8:	d900      	bls.n	8016ffc <__ssputs_r+0x70>
 8016ffa:	463e      	mov	r6, r7
 8016ffc:	6820      	ldr	r0, [r4, #0]
 8016ffe:	4632      	mov	r2, r6
 8017000:	4641      	mov	r1, r8
 8017002:	f000 f9db 	bl	80173bc <memmove>
 8017006:	68a3      	ldr	r3, [r4, #8]
 8017008:	1b9b      	subs	r3, r3, r6
 801700a:	60a3      	str	r3, [r4, #8]
 801700c:	6823      	ldr	r3, [r4, #0]
 801700e:	4433      	add	r3, r6
 8017010:	6023      	str	r3, [r4, #0]
 8017012:	2000      	movs	r0, #0
 8017014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017018:	462a      	mov	r2, r5
 801701a:	f000 fa06 	bl	801742a <_realloc_r>
 801701e:	4606      	mov	r6, r0
 8017020:	2800      	cmp	r0, #0
 8017022:	d1e0      	bne.n	8016fe6 <__ssputs_r+0x5a>
 8017024:	6921      	ldr	r1, [r4, #16]
 8017026:	4650      	mov	r0, sl
 8017028:	f7fe ff40 	bl	8015eac <_free_r>
 801702c:	230c      	movs	r3, #12
 801702e:	f8ca 3000 	str.w	r3, [sl]
 8017032:	89a3      	ldrh	r3, [r4, #12]
 8017034:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017038:	81a3      	strh	r3, [r4, #12]
 801703a:	f04f 30ff 	mov.w	r0, #4294967295
 801703e:	e7e9      	b.n	8017014 <__ssputs_r+0x88>

08017040 <_svfiprintf_r>:
 8017040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017044:	4698      	mov	r8, r3
 8017046:	898b      	ldrh	r3, [r1, #12]
 8017048:	061b      	lsls	r3, r3, #24
 801704a:	b09d      	sub	sp, #116	; 0x74
 801704c:	4607      	mov	r7, r0
 801704e:	460d      	mov	r5, r1
 8017050:	4614      	mov	r4, r2
 8017052:	d50e      	bpl.n	8017072 <_svfiprintf_r+0x32>
 8017054:	690b      	ldr	r3, [r1, #16]
 8017056:	b963      	cbnz	r3, 8017072 <_svfiprintf_r+0x32>
 8017058:	2140      	movs	r1, #64	; 0x40
 801705a:	f7fb fff3 	bl	8013044 <_malloc_r>
 801705e:	6028      	str	r0, [r5, #0]
 8017060:	6128      	str	r0, [r5, #16]
 8017062:	b920      	cbnz	r0, 801706e <_svfiprintf_r+0x2e>
 8017064:	230c      	movs	r3, #12
 8017066:	603b      	str	r3, [r7, #0]
 8017068:	f04f 30ff 	mov.w	r0, #4294967295
 801706c:	e0d0      	b.n	8017210 <_svfiprintf_r+0x1d0>
 801706e:	2340      	movs	r3, #64	; 0x40
 8017070:	616b      	str	r3, [r5, #20]
 8017072:	2300      	movs	r3, #0
 8017074:	9309      	str	r3, [sp, #36]	; 0x24
 8017076:	2320      	movs	r3, #32
 8017078:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801707c:	f8cd 800c 	str.w	r8, [sp, #12]
 8017080:	2330      	movs	r3, #48	; 0x30
 8017082:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8017228 <_svfiprintf_r+0x1e8>
 8017086:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801708a:	f04f 0901 	mov.w	r9, #1
 801708e:	4623      	mov	r3, r4
 8017090:	469a      	mov	sl, r3
 8017092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017096:	b10a      	cbz	r2, 801709c <_svfiprintf_r+0x5c>
 8017098:	2a25      	cmp	r2, #37	; 0x25
 801709a:	d1f9      	bne.n	8017090 <_svfiprintf_r+0x50>
 801709c:	ebba 0b04 	subs.w	fp, sl, r4
 80170a0:	d00b      	beq.n	80170ba <_svfiprintf_r+0x7a>
 80170a2:	465b      	mov	r3, fp
 80170a4:	4622      	mov	r2, r4
 80170a6:	4629      	mov	r1, r5
 80170a8:	4638      	mov	r0, r7
 80170aa:	f7ff ff6f 	bl	8016f8c <__ssputs_r>
 80170ae:	3001      	adds	r0, #1
 80170b0:	f000 80a9 	beq.w	8017206 <_svfiprintf_r+0x1c6>
 80170b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80170b6:	445a      	add	r2, fp
 80170b8:	9209      	str	r2, [sp, #36]	; 0x24
 80170ba:	f89a 3000 	ldrb.w	r3, [sl]
 80170be:	2b00      	cmp	r3, #0
 80170c0:	f000 80a1 	beq.w	8017206 <_svfiprintf_r+0x1c6>
 80170c4:	2300      	movs	r3, #0
 80170c6:	f04f 32ff 	mov.w	r2, #4294967295
 80170ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80170ce:	f10a 0a01 	add.w	sl, sl, #1
 80170d2:	9304      	str	r3, [sp, #16]
 80170d4:	9307      	str	r3, [sp, #28]
 80170d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80170da:	931a      	str	r3, [sp, #104]	; 0x68
 80170dc:	4654      	mov	r4, sl
 80170de:	2205      	movs	r2, #5
 80170e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80170e4:	4850      	ldr	r0, [pc, #320]	; (8017228 <_svfiprintf_r+0x1e8>)
 80170e6:	f7e9 f873 	bl	80001d0 <memchr>
 80170ea:	9a04      	ldr	r2, [sp, #16]
 80170ec:	b9d8      	cbnz	r0, 8017126 <_svfiprintf_r+0xe6>
 80170ee:	06d0      	lsls	r0, r2, #27
 80170f0:	bf44      	itt	mi
 80170f2:	2320      	movmi	r3, #32
 80170f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80170f8:	0711      	lsls	r1, r2, #28
 80170fa:	bf44      	itt	mi
 80170fc:	232b      	movmi	r3, #43	; 0x2b
 80170fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017102:	f89a 3000 	ldrb.w	r3, [sl]
 8017106:	2b2a      	cmp	r3, #42	; 0x2a
 8017108:	d015      	beq.n	8017136 <_svfiprintf_r+0xf6>
 801710a:	9a07      	ldr	r2, [sp, #28]
 801710c:	4654      	mov	r4, sl
 801710e:	2000      	movs	r0, #0
 8017110:	f04f 0c0a 	mov.w	ip, #10
 8017114:	4621      	mov	r1, r4
 8017116:	f811 3b01 	ldrb.w	r3, [r1], #1
 801711a:	3b30      	subs	r3, #48	; 0x30
 801711c:	2b09      	cmp	r3, #9
 801711e:	d94d      	bls.n	80171bc <_svfiprintf_r+0x17c>
 8017120:	b1b0      	cbz	r0, 8017150 <_svfiprintf_r+0x110>
 8017122:	9207      	str	r2, [sp, #28]
 8017124:	e014      	b.n	8017150 <_svfiprintf_r+0x110>
 8017126:	eba0 0308 	sub.w	r3, r0, r8
 801712a:	fa09 f303 	lsl.w	r3, r9, r3
 801712e:	4313      	orrs	r3, r2
 8017130:	9304      	str	r3, [sp, #16]
 8017132:	46a2      	mov	sl, r4
 8017134:	e7d2      	b.n	80170dc <_svfiprintf_r+0x9c>
 8017136:	9b03      	ldr	r3, [sp, #12]
 8017138:	1d19      	adds	r1, r3, #4
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	9103      	str	r1, [sp, #12]
 801713e:	2b00      	cmp	r3, #0
 8017140:	bfbb      	ittet	lt
 8017142:	425b      	neglt	r3, r3
 8017144:	f042 0202 	orrlt.w	r2, r2, #2
 8017148:	9307      	strge	r3, [sp, #28]
 801714a:	9307      	strlt	r3, [sp, #28]
 801714c:	bfb8      	it	lt
 801714e:	9204      	strlt	r2, [sp, #16]
 8017150:	7823      	ldrb	r3, [r4, #0]
 8017152:	2b2e      	cmp	r3, #46	; 0x2e
 8017154:	d10c      	bne.n	8017170 <_svfiprintf_r+0x130>
 8017156:	7863      	ldrb	r3, [r4, #1]
 8017158:	2b2a      	cmp	r3, #42	; 0x2a
 801715a:	d134      	bne.n	80171c6 <_svfiprintf_r+0x186>
 801715c:	9b03      	ldr	r3, [sp, #12]
 801715e:	1d1a      	adds	r2, r3, #4
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	9203      	str	r2, [sp, #12]
 8017164:	2b00      	cmp	r3, #0
 8017166:	bfb8      	it	lt
 8017168:	f04f 33ff 	movlt.w	r3, #4294967295
 801716c:	3402      	adds	r4, #2
 801716e:	9305      	str	r3, [sp, #20]
 8017170:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8017238 <_svfiprintf_r+0x1f8>
 8017174:	7821      	ldrb	r1, [r4, #0]
 8017176:	2203      	movs	r2, #3
 8017178:	4650      	mov	r0, sl
 801717a:	f7e9 f829 	bl	80001d0 <memchr>
 801717e:	b138      	cbz	r0, 8017190 <_svfiprintf_r+0x150>
 8017180:	9b04      	ldr	r3, [sp, #16]
 8017182:	eba0 000a 	sub.w	r0, r0, sl
 8017186:	2240      	movs	r2, #64	; 0x40
 8017188:	4082      	lsls	r2, r0
 801718a:	4313      	orrs	r3, r2
 801718c:	3401      	adds	r4, #1
 801718e:	9304      	str	r3, [sp, #16]
 8017190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017194:	4825      	ldr	r0, [pc, #148]	; (801722c <_svfiprintf_r+0x1ec>)
 8017196:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801719a:	2206      	movs	r2, #6
 801719c:	f7e9 f818 	bl	80001d0 <memchr>
 80171a0:	2800      	cmp	r0, #0
 80171a2:	d038      	beq.n	8017216 <_svfiprintf_r+0x1d6>
 80171a4:	4b22      	ldr	r3, [pc, #136]	; (8017230 <_svfiprintf_r+0x1f0>)
 80171a6:	bb1b      	cbnz	r3, 80171f0 <_svfiprintf_r+0x1b0>
 80171a8:	9b03      	ldr	r3, [sp, #12]
 80171aa:	3307      	adds	r3, #7
 80171ac:	f023 0307 	bic.w	r3, r3, #7
 80171b0:	3308      	adds	r3, #8
 80171b2:	9303      	str	r3, [sp, #12]
 80171b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80171b6:	4433      	add	r3, r6
 80171b8:	9309      	str	r3, [sp, #36]	; 0x24
 80171ba:	e768      	b.n	801708e <_svfiprintf_r+0x4e>
 80171bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80171c0:	460c      	mov	r4, r1
 80171c2:	2001      	movs	r0, #1
 80171c4:	e7a6      	b.n	8017114 <_svfiprintf_r+0xd4>
 80171c6:	2300      	movs	r3, #0
 80171c8:	3401      	adds	r4, #1
 80171ca:	9305      	str	r3, [sp, #20]
 80171cc:	4619      	mov	r1, r3
 80171ce:	f04f 0c0a 	mov.w	ip, #10
 80171d2:	4620      	mov	r0, r4
 80171d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80171d8:	3a30      	subs	r2, #48	; 0x30
 80171da:	2a09      	cmp	r2, #9
 80171dc:	d903      	bls.n	80171e6 <_svfiprintf_r+0x1a6>
 80171de:	2b00      	cmp	r3, #0
 80171e0:	d0c6      	beq.n	8017170 <_svfiprintf_r+0x130>
 80171e2:	9105      	str	r1, [sp, #20]
 80171e4:	e7c4      	b.n	8017170 <_svfiprintf_r+0x130>
 80171e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80171ea:	4604      	mov	r4, r0
 80171ec:	2301      	movs	r3, #1
 80171ee:	e7f0      	b.n	80171d2 <_svfiprintf_r+0x192>
 80171f0:	ab03      	add	r3, sp, #12
 80171f2:	9300      	str	r3, [sp, #0]
 80171f4:	462a      	mov	r2, r5
 80171f6:	4b0f      	ldr	r3, [pc, #60]	; (8017234 <_svfiprintf_r+0x1f4>)
 80171f8:	a904      	add	r1, sp, #16
 80171fa:	4638      	mov	r0, r7
 80171fc:	f7fc ff56 	bl	80140ac <_printf_float>
 8017200:	1c42      	adds	r2, r0, #1
 8017202:	4606      	mov	r6, r0
 8017204:	d1d6      	bne.n	80171b4 <_svfiprintf_r+0x174>
 8017206:	89ab      	ldrh	r3, [r5, #12]
 8017208:	065b      	lsls	r3, r3, #25
 801720a:	f53f af2d 	bmi.w	8017068 <_svfiprintf_r+0x28>
 801720e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017210:	b01d      	add	sp, #116	; 0x74
 8017212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017216:	ab03      	add	r3, sp, #12
 8017218:	9300      	str	r3, [sp, #0]
 801721a:	462a      	mov	r2, r5
 801721c:	4b05      	ldr	r3, [pc, #20]	; (8017234 <_svfiprintf_r+0x1f4>)
 801721e:	a904      	add	r1, sp, #16
 8017220:	4638      	mov	r0, r7
 8017222:	f7fd f9e7 	bl	80145f4 <_printf_i>
 8017226:	e7eb      	b.n	8017200 <_svfiprintf_r+0x1c0>
 8017228:	0801b05c 	.word	0x0801b05c
 801722c:	0801b066 	.word	0x0801b066
 8017230:	080140ad 	.word	0x080140ad
 8017234:	08016f8d 	.word	0x08016f8d
 8017238:	0801b062 	.word	0x0801b062

0801723c <__sflush_r>:
 801723c:	898a      	ldrh	r2, [r1, #12]
 801723e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017242:	4605      	mov	r5, r0
 8017244:	0710      	lsls	r0, r2, #28
 8017246:	460c      	mov	r4, r1
 8017248:	d458      	bmi.n	80172fc <__sflush_r+0xc0>
 801724a:	684b      	ldr	r3, [r1, #4]
 801724c:	2b00      	cmp	r3, #0
 801724e:	dc05      	bgt.n	801725c <__sflush_r+0x20>
 8017250:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8017252:	2b00      	cmp	r3, #0
 8017254:	dc02      	bgt.n	801725c <__sflush_r+0x20>
 8017256:	2000      	movs	r0, #0
 8017258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801725c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801725e:	2e00      	cmp	r6, #0
 8017260:	d0f9      	beq.n	8017256 <__sflush_r+0x1a>
 8017262:	2300      	movs	r3, #0
 8017264:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8017268:	682f      	ldr	r7, [r5, #0]
 801726a:	6a21      	ldr	r1, [r4, #32]
 801726c:	602b      	str	r3, [r5, #0]
 801726e:	d032      	beq.n	80172d6 <__sflush_r+0x9a>
 8017270:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8017272:	89a3      	ldrh	r3, [r4, #12]
 8017274:	075a      	lsls	r2, r3, #29
 8017276:	d505      	bpl.n	8017284 <__sflush_r+0x48>
 8017278:	6863      	ldr	r3, [r4, #4]
 801727a:	1ac0      	subs	r0, r0, r3
 801727c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801727e:	b10b      	cbz	r3, 8017284 <__sflush_r+0x48>
 8017280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017282:	1ac0      	subs	r0, r0, r3
 8017284:	2300      	movs	r3, #0
 8017286:	4602      	mov	r2, r0
 8017288:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801728a:	6a21      	ldr	r1, [r4, #32]
 801728c:	4628      	mov	r0, r5
 801728e:	47b0      	blx	r6
 8017290:	1c43      	adds	r3, r0, #1
 8017292:	89a3      	ldrh	r3, [r4, #12]
 8017294:	d106      	bne.n	80172a4 <__sflush_r+0x68>
 8017296:	6829      	ldr	r1, [r5, #0]
 8017298:	291d      	cmp	r1, #29
 801729a:	d82b      	bhi.n	80172f4 <__sflush_r+0xb8>
 801729c:	4a29      	ldr	r2, [pc, #164]	; (8017344 <__sflush_r+0x108>)
 801729e:	410a      	asrs	r2, r1
 80172a0:	07d6      	lsls	r6, r2, #31
 80172a2:	d427      	bmi.n	80172f4 <__sflush_r+0xb8>
 80172a4:	2200      	movs	r2, #0
 80172a6:	6062      	str	r2, [r4, #4]
 80172a8:	04d9      	lsls	r1, r3, #19
 80172aa:	6922      	ldr	r2, [r4, #16]
 80172ac:	6022      	str	r2, [r4, #0]
 80172ae:	d504      	bpl.n	80172ba <__sflush_r+0x7e>
 80172b0:	1c42      	adds	r2, r0, #1
 80172b2:	d101      	bne.n	80172b8 <__sflush_r+0x7c>
 80172b4:	682b      	ldr	r3, [r5, #0]
 80172b6:	b903      	cbnz	r3, 80172ba <__sflush_r+0x7e>
 80172b8:	6560      	str	r0, [r4, #84]	; 0x54
 80172ba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80172bc:	602f      	str	r7, [r5, #0]
 80172be:	2900      	cmp	r1, #0
 80172c0:	d0c9      	beq.n	8017256 <__sflush_r+0x1a>
 80172c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80172c6:	4299      	cmp	r1, r3
 80172c8:	d002      	beq.n	80172d0 <__sflush_r+0x94>
 80172ca:	4628      	mov	r0, r5
 80172cc:	f7fe fdee 	bl	8015eac <_free_r>
 80172d0:	2000      	movs	r0, #0
 80172d2:	6360      	str	r0, [r4, #52]	; 0x34
 80172d4:	e7c0      	b.n	8017258 <__sflush_r+0x1c>
 80172d6:	2301      	movs	r3, #1
 80172d8:	4628      	mov	r0, r5
 80172da:	47b0      	blx	r6
 80172dc:	1c41      	adds	r1, r0, #1
 80172de:	d1c8      	bne.n	8017272 <__sflush_r+0x36>
 80172e0:	682b      	ldr	r3, [r5, #0]
 80172e2:	2b00      	cmp	r3, #0
 80172e4:	d0c5      	beq.n	8017272 <__sflush_r+0x36>
 80172e6:	2b1d      	cmp	r3, #29
 80172e8:	d001      	beq.n	80172ee <__sflush_r+0xb2>
 80172ea:	2b16      	cmp	r3, #22
 80172ec:	d101      	bne.n	80172f2 <__sflush_r+0xb6>
 80172ee:	602f      	str	r7, [r5, #0]
 80172f0:	e7b1      	b.n	8017256 <__sflush_r+0x1a>
 80172f2:	89a3      	ldrh	r3, [r4, #12]
 80172f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80172f8:	81a3      	strh	r3, [r4, #12]
 80172fa:	e7ad      	b.n	8017258 <__sflush_r+0x1c>
 80172fc:	690f      	ldr	r7, [r1, #16]
 80172fe:	2f00      	cmp	r7, #0
 8017300:	d0a9      	beq.n	8017256 <__sflush_r+0x1a>
 8017302:	0793      	lsls	r3, r2, #30
 8017304:	680e      	ldr	r6, [r1, #0]
 8017306:	bf08      	it	eq
 8017308:	694b      	ldreq	r3, [r1, #20]
 801730a:	600f      	str	r7, [r1, #0]
 801730c:	bf18      	it	ne
 801730e:	2300      	movne	r3, #0
 8017310:	eba6 0807 	sub.w	r8, r6, r7
 8017314:	608b      	str	r3, [r1, #8]
 8017316:	f1b8 0f00 	cmp.w	r8, #0
 801731a:	dd9c      	ble.n	8017256 <__sflush_r+0x1a>
 801731c:	6a21      	ldr	r1, [r4, #32]
 801731e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8017320:	4643      	mov	r3, r8
 8017322:	463a      	mov	r2, r7
 8017324:	4628      	mov	r0, r5
 8017326:	47b0      	blx	r6
 8017328:	2800      	cmp	r0, #0
 801732a:	dc06      	bgt.n	801733a <__sflush_r+0xfe>
 801732c:	89a3      	ldrh	r3, [r4, #12]
 801732e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017332:	81a3      	strh	r3, [r4, #12]
 8017334:	f04f 30ff 	mov.w	r0, #4294967295
 8017338:	e78e      	b.n	8017258 <__sflush_r+0x1c>
 801733a:	4407      	add	r7, r0
 801733c:	eba8 0800 	sub.w	r8, r8, r0
 8017340:	e7e9      	b.n	8017316 <__sflush_r+0xda>
 8017342:	bf00      	nop
 8017344:	dfbffffe 	.word	0xdfbffffe

08017348 <_fflush_r>:
 8017348:	b538      	push	{r3, r4, r5, lr}
 801734a:	690b      	ldr	r3, [r1, #16]
 801734c:	4605      	mov	r5, r0
 801734e:	460c      	mov	r4, r1
 8017350:	b913      	cbnz	r3, 8017358 <_fflush_r+0x10>
 8017352:	2500      	movs	r5, #0
 8017354:	4628      	mov	r0, r5
 8017356:	bd38      	pop	{r3, r4, r5, pc}
 8017358:	b118      	cbz	r0, 8017362 <_fflush_r+0x1a>
 801735a:	6a03      	ldr	r3, [r0, #32]
 801735c:	b90b      	cbnz	r3, 8017362 <_fflush_r+0x1a>
 801735e:	f7fd fd07 	bl	8014d70 <__sinit>
 8017362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017366:	2b00      	cmp	r3, #0
 8017368:	d0f3      	beq.n	8017352 <_fflush_r+0xa>
 801736a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801736c:	07d0      	lsls	r0, r2, #31
 801736e:	d404      	bmi.n	801737a <_fflush_r+0x32>
 8017370:	0599      	lsls	r1, r3, #22
 8017372:	d402      	bmi.n	801737a <_fflush_r+0x32>
 8017374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017376:	f7fd feda 	bl	801512e <__retarget_lock_acquire_recursive>
 801737a:	4628      	mov	r0, r5
 801737c:	4621      	mov	r1, r4
 801737e:	f7ff ff5d 	bl	801723c <__sflush_r>
 8017382:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8017384:	07da      	lsls	r2, r3, #31
 8017386:	4605      	mov	r5, r0
 8017388:	d4e4      	bmi.n	8017354 <_fflush_r+0xc>
 801738a:	89a3      	ldrh	r3, [r4, #12]
 801738c:	059b      	lsls	r3, r3, #22
 801738e:	d4e1      	bmi.n	8017354 <_fflush_r+0xc>
 8017390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8017392:	f7fd fecd 	bl	8015130 <__retarget_lock_release_recursive>
 8017396:	e7dd      	b.n	8017354 <_fflush_r+0xc>

08017398 <fiprintf>:
 8017398:	b40e      	push	{r1, r2, r3}
 801739a:	b503      	push	{r0, r1, lr}
 801739c:	4601      	mov	r1, r0
 801739e:	ab03      	add	r3, sp, #12
 80173a0:	4805      	ldr	r0, [pc, #20]	; (80173b8 <fiprintf+0x20>)
 80173a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80173a6:	6800      	ldr	r0, [r0, #0]
 80173a8:	9301      	str	r3, [sp, #4]
 80173aa:	f000 f897 	bl	80174dc <_vfiprintf_r>
 80173ae:	b002      	add	sp, #8
 80173b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80173b4:	b003      	add	sp, #12
 80173b6:	4770      	bx	lr
 80173b8:	200002f0 	.word	0x200002f0

080173bc <memmove>:
 80173bc:	4288      	cmp	r0, r1
 80173be:	b510      	push	{r4, lr}
 80173c0:	eb01 0402 	add.w	r4, r1, r2
 80173c4:	d902      	bls.n	80173cc <memmove+0x10>
 80173c6:	4284      	cmp	r4, r0
 80173c8:	4623      	mov	r3, r4
 80173ca:	d807      	bhi.n	80173dc <memmove+0x20>
 80173cc:	1e43      	subs	r3, r0, #1
 80173ce:	42a1      	cmp	r1, r4
 80173d0:	d008      	beq.n	80173e4 <memmove+0x28>
 80173d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80173d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80173da:	e7f8      	b.n	80173ce <memmove+0x12>
 80173dc:	4402      	add	r2, r0
 80173de:	4601      	mov	r1, r0
 80173e0:	428a      	cmp	r2, r1
 80173e2:	d100      	bne.n	80173e6 <memmove+0x2a>
 80173e4:	bd10      	pop	{r4, pc}
 80173e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80173ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80173ee:	e7f7      	b.n	80173e0 <memmove+0x24>

080173f0 <abort>:
 80173f0:	b508      	push	{r3, lr}
 80173f2:	2006      	movs	r0, #6
 80173f4:	f000 fa4a 	bl	801788c <raise>
 80173f8:	2001      	movs	r0, #1
 80173fa:	f7ed fbd1 	bl	8004ba0 <_exit>

080173fe <_calloc_r>:
 80173fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8017400:	fba1 2402 	umull	r2, r4, r1, r2
 8017404:	b94c      	cbnz	r4, 801741a <_calloc_r+0x1c>
 8017406:	4611      	mov	r1, r2
 8017408:	9201      	str	r2, [sp, #4]
 801740a:	f7fb fe1b 	bl	8013044 <_malloc_r>
 801740e:	9a01      	ldr	r2, [sp, #4]
 8017410:	4605      	mov	r5, r0
 8017412:	b930      	cbnz	r0, 8017422 <_calloc_r+0x24>
 8017414:	4628      	mov	r0, r5
 8017416:	b003      	add	sp, #12
 8017418:	bd30      	pop	{r4, r5, pc}
 801741a:	220c      	movs	r2, #12
 801741c:	6002      	str	r2, [r0, #0]
 801741e:	2500      	movs	r5, #0
 8017420:	e7f8      	b.n	8017414 <_calloc_r+0x16>
 8017422:	4621      	mov	r1, r4
 8017424:	f7fd fd71 	bl	8014f0a <memset>
 8017428:	e7f4      	b.n	8017414 <_calloc_r+0x16>

0801742a <_realloc_r>:
 801742a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801742e:	4680      	mov	r8, r0
 8017430:	4614      	mov	r4, r2
 8017432:	460e      	mov	r6, r1
 8017434:	b921      	cbnz	r1, 8017440 <_realloc_r+0x16>
 8017436:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801743a:	4611      	mov	r1, r2
 801743c:	f7fb be02 	b.w	8013044 <_malloc_r>
 8017440:	b92a      	cbnz	r2, 801744e <_realloc_r+0x24>
 8017442:	f7fe fd33 	bl	8015eac <_free_r>
 8017446:	4625      	mov	r5, r4
 8017448:	4628      	mov	r0, r5
 801744a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801744e:	f000 fa39 	bl	80178c4 <_malloc_usable_size_r>
 8017452:	4284      	cmp	r4, r0
 8017454:	4607      	mov	r7, r0
 8017456:	d802      	bhi.n	801745e <_realloc_r+0x34>
 8017458:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801745c:	d812      	bhi.n	8017484 <_realloc_r+0x5a>
 801745e:	4621      	mov	r1, r4
 8017460:	4640      	mov	r0, r8
 8017462:	f7fb fdef 	bl	8013044 <_malloc_r>
 8017466:	4605      	mov	r5, r0
 8017468:	2800      	cmp	r0, #0
 801746a:	d0ed      	beq.n	8017448 <_realloc_r+0x1e>
 801746c:	42bc      	cmp	r4, r7
 801746e:	4622      	mov	r2, r4
 8017470:	4631      	mov	r1, r6
 8017472:	bf28      	it	cs
 8017474:	463a      	movcs	r2, r7
 8017476:	f7fd fe64 	bl	8015142 <memcpy>
 801747a:	4631      	mov	r1, r6
 801747c:	4640      	mov	r0, r8
 801747e:	f7fe fd15 	bl	8015eac <_free_r>
 8017482:	e7e1      	b.n	8017448 <_realloc_r+0x1e>
 8017484:	4635      	mov	r5, r6
 8017486:	e7df      	b.n	8017448 <_realloc_r+0x1e>

08017488 <__sfputc_r>:
 8017488:	6893      	ldr	r3, [r2, #8]
 801748a:	3b01      	subs	r3, #1
 801748c:	2b00      	cmp	r3, #0
 801748e:	b410      	push	{r4}
 8017490:	6093      	str	r3, [r2, #8]
 8017492:	da08      	bge.n	80174a6 <__sfputc_r+0x1e>
 8017494:	6994      	ldr	r4, [r2, #24]
 8017496:	42a3      	cmp	r3, r4
 8017498:	db01      	blt.n	801749e <__sfputc_r+0x16>
 801749a:	290a      	cmp	r1, #10
 801749c:	d103      	bne.n	80174a6 <__sfputc_r+0x1e>
 801749e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80174a2:	f000 b935 	b.w	8017710 <__swbuf_r>
 80174a6:	6813      	ldr	r3, [r2, #0]
 80174a8:	1c58      	adds	r0, r3, #1
 80174aa:	6010      	str	r0, [r2, #0]
 80174ac:	7019      	strb	r1, [r3, #0]
 80174ae:	4608      	mov	r0, r1
 80174b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80174b4:	4770      	bx	lr

080174b6 <__sfputs_r>:
 80174b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80174b8:	4606      	mov	r6, r0
 80174ba:	460f      	mov	r7, r1
 80174bc:	4614      	mov	r4, r2
 80174be:	18d5      	adds	r5, r2, r3
 80174c0:	42ac      	cmp	r4, r5
 80174c2:	d101      	bne.n	80174c8 <__sfputs_r+0x12>
 80174c4:	2000      	movs	r0, #0
 80174c6:	e007      	b.n	80174d8 <__sfputs_r+0x22>
 80174c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80174cc:	463a      	mov	r2, r7
 80174ce:	4630      	mov	r0, r6
 80174d0:	f7ff ffda 	bl	8017488 <__sfputc_r>
 80174d4:	1c43      	adds	r3, r0, #1
 80174d6:	d1f3      	bne.n	80174c0 <__sfputs_r+0xa>
 80174d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080174dc <_vfiprintf_r>:
 80174dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174e0:	460d      	mov	r5, r1
 80174e2:	b09d      	sub	sp, #116	; 0x74
 80174e4:	4614      	mov	r4, r2
 80174e6:	4698      	mov	r8, r3
 80174e8:	4606      	mov	r6, r0
 80174ea:	b118      	cbz	r0, 80174f4 <_vfiprintf_r+0x18>
 80174ec:	6a03      	ldr	r3, [r0, #32]
 80174ee:	b90b      	cbnz	r3, 80174f4 <_vfiprintf_r+0x18>
 80174f0:	f7fd fc3e 	bl	8014d70 <__sinit>
 80174f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80174f6:	07d9      	lsls	r1, r3, #31
 80174f8:	d405      	bmi.n	8017506 <_vfiprintf_r+0x2a>
 80174fa:	89ab      	ldrh	r3, [r5, #12]
 80174fc:	059a      	lsls	r2, r3, #22
 80174fe:	d402      	bmi.n	8017506 <_vfiprintf_r+0x2a>
 8017500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017502:	f7fd fe14 	bl	801512e <__retarget_lock_acquire_recursive>
 8017506:	89ab      	ldrh	r3, [r5, #12]
 8017508:	071b      	lsls	r3, r3, #28
 801750a:	d501      	bpl.n	8017510 <_vfiprintf_r+0x34>
 801750c:	692b      	ldr	r3, [r5, #16]
 801750e:	b99b      	cbnz	r3, 8017538 <_vfiprintf_r+0x5c>
 8017510:	4629      	mov	r1, r5
 8017512:	4630      	mov	r0, r6
 8017514:	f000 f93a 	bl	801778c <__swsetup_r>
 8017518:	b170      	cbz	r0, 8017538 <_vfiprintf_r+0x5c>
 801751a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801751c:	07dc      	lsls	r4, r3, #31
 801751e:	d504      	bpl.n	801752a <_vfiprintf_r+0x4e>
 8017520:	f04f 30ff 	mov.w	r0, #4294967295
 8017524:	b01d      	add	sp, #116	; 0x74
 8017526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801752a:	89ab      	ldrh	r3, [r5, #12]
 801752c:	0598      	lsls	r0, r3, #22
 801752e:	d4f7      	bmi.n	8017520 <_vfiprintf_r+0x44>
 8017530:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017532:	f7fd fdfd 	bl	8015130 <__retarget_lock_release_recursive>
 8017536:	e7f3      	b.n	8017520 <_vfiprintf_r+0x44>
 8017538:	2300      	movs	r3, #0
 801753a:	9309      	str	r3, [sp, #36]	; 0x24
 801753c:	2320      	movs	r3, #32
 801753e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017542:	f8cd 800c 	str.w	r8, [sp, #12]
 8017546:	2330      	movs	r3, #48	; 0x30
 8017548:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80176fc <_vfiprintf_r+0x220>
 801754c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017550:	f04f 0901 	mov.w	r9, #1
 8017554:	4623      	mov	r3, r4
 8017556:	469a      	mov	sl, r3
 8017558:	f813 2b01 	ldrb.w	r2, [r3], #1
 801755c:	b10a      	cbz	r2, 8017562 <_vfiprintf_r+0x86>
 801755e:	2a25      	cmp	r2, #37	; 0x25
 8017560:	d1f9      	bne.n	8017556 <_vfiprintf_r+0x7a>
 8017562:	ebba 0b04 	subs.w	fp, sl, r4
 8017566:	d00b      	beq.n	8017580 <_vfiprintf_r+0xa4>
 8017568:	465b      	mov	r3, fp
 801756a:	4622      	mov	r2, r4
 801756c:	4629      	mov	r1, r5
 801756e:	4630      	mov	r0, r6
 8017570:	f7ff ffa1 	bl	80174b6 <__sfputs_r>
 8017574:	3001      	adds	r0, #1
 8017576:	f000 80a9 	beq.w	80176cc <_vfiprintf_r+0x1f0>
 801757a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801757c:	445a      	add	r2, fp
 801757e:	9209      	str	r2, [sp, #36]	; 0x24
 8017580:	f89a 3000 	ldrb.w	r3, [sl]
 8017584:	2b00      	cmp	r3, #0
 8017586:	f000 80a1 	beq.w	80176cc <_vfiprintf_r+0x1f0>
 801758a:	2300      	movs	r3, #0
 801758c:	f04f 32ff 	mov.w	r2, #4294967295
 8017590:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017594:	f10a 0a01 	add.w	sl, sl, #1
 8017598:	9304      	str	r3, [sp, #16]
 801759a:	9307      	str	r3, [sp, #28]
 801759c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80175a0:	931a      	str	r3, [sp, #104]	; 0x68
 80175a2:	4654      	mov	r4, sl
 80175a4:	2205      	movs	r2, #5
 80175a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80175aa:	4854      	ldr	r0, [pc, #336]	; (80176fc <_vfiprintf_r+0x220>)
 80175ac:	f7e8 fe10 	bl	80001d0 <memchr>
 80175b0:	9a04      	ldr	r2, [sp, #16]
 80175b2:	b9d8      	cbnz	r0, 80175ec <_vfiprintf_r+0x110>
 80175b4:	06d1      	lsls	r1, r2, #27
 80175b6:	bf44      	itt	mi
 80175b8:	2320      	movmi	r3, #32
 80175ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80175be:	0713      	lsls	r3, r2, #28
 80175c0:	bf44      	itt	mi
 80175c2:	232b      	movmi	r3, #43	; 0x2b
 80175c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80175c8:	f89a 3000 	ldrb.w	r3, [sl]
 80175cc:	2b2a      	cmp	r3, #42	; 0x2a
 80175ce:	d015      	beq.n	80175fc <_vfiprintf_r+0x120>
 80175d0:	9a07      	ldr	r2, [sp, #28]
 80175d2:	4654      	mov	r4, sl
 80175d4:	2000      	movs	r0, #0
 80175d6:	f04f 0c0a 	mov.w	ip, #10
 80175da:	4621      	mov	r1, r4
 80175dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80175e0:	3b30      	subs	r3, #48	; 0x30
 80175e2:	2b09      	cmp	r3, #9
 80175e4:	d94d      	bls.n	8017682 <_vfiprintf_r+0x1a6>
 80175e6:	b1b0      	cbz	r0, 8017616 <_vfiprintf_r+0x13a>
 80175e8:	9207      	str	r2, [sp, #28]
 80175ea:	e014      	b.n	8017616 <_vfiprintf_r+0x13a>
 80175ec:	eba0 0308 	sub.w	r3, r0, r8
 80175f0:	fa09 f303 	lsl.w	r3, r9, r3
 80175f4:	4313      	orrs	r3, r2
 80175f6:	9304      	str	r3, [sp, #16]
 80175f8:	46a2      	mov	sl, r4
 80175fa:	e7d2      	b.n	80175a2 <_vfiprintf_r+0xc6>
 80175fc:	9b03      	ldr	r3, [sp, #12]
 80175fe:	1d19      	adds	r1, r3, #4
 8017600:	681b      	ldr	r3, [r3, #0]
 8017602:	9103      	str	r1, [sp, #12]
 8017604:	2b00      	cmp	r3, #0
 8017606:	bfbb      	ittet	lt
 8017608:	425b      	neglt	r3, r3
 801760a:	f042 0202 	orrlt.w	r2, r2, #2
 801760e:	9307      	strge	r3, [sp, #28]
 8017610:	9307      	strlt	r3, [sp, #28]
 8017612:	bfb8      	it	lt
 8017614:	9204      	strlt	r2, [sp, #16]
 8017616:	7823      	ldrb	r3, [r4, #0]
 8017618:	2b2e      	cmp	r3, #46	; 0x2e
 801761a:	d10c      	bne.n	8017636 <_vfiprintf_r+0x15a>
 801761c:	7863      	ldrb	r3, [r4, #1]
 801761e:	2b2a      	cmp	r3, #42	; 0x2a
 8017620:	d134      	bne.n	801768c <_vfiprintf_r+0x1b0>
 8017622:	9b03      	ldr	r3, [sp, #12]
 8017624:	1d1a      	adds	r2, r3, #4
 8017626:	681b      	ldr	r3, [r3, #0]
 8017628:	9203      	str	r2, [sp, #12]
 801762a:	2b00      	cmp	r3, #0
 801762c:	bfb8      	it	lt
 801762e:	f04f 33ff 	movlt.w	r3, #4294967295
 8017632:	3402      	adds	r4, #2
 8017634:	9305      	str	r3, [sp, #20]
 8017636:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 801770c <_vfiprintf_r+0x230>
 801763a:	7821      	ldrb	r1, [r4, #0]
 801763c:	2203      	movs	r2, #3
 801763e:	4650      	mov	r0, sl
 8017640:	f7e8 fdc6 	bl	80001d0 <memchr>
 8017644:	b138      	cbz	r0, 8017656 <_vfiprintf_r+0x17a>
 8017646:	9b04      	ldr	r3, [sp, #16]
 8017648:	eba0 000a 	sub.w	r0, r0, sl
 801764c:	2240      	movs	r2, #64	; 0x40
 801764e:	4082      	lsls	r2, r0
 8017650:	4313      	orrs	r3, r2
 8017652:	3401      	adds	r4, #1
 8017654:	9304      	str	r3, [sp, #16]
 8017656:	f814 1b01 	ldrb.w	r1, [r4], #1
 801765a:	4829      	ldr	r0, [pc, #164]	; (8017700 <_vfiprintf_r+0x224>)
 801765c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017660:	2206      	movs	r2, #6
 8017662:	f7e8 fdb5 	bl	80001d0 <memchr>
 8017666:	2800      	cmp	r0, #0
 8017668:	d03f      	beq.n	80176ea <_vfiprintf_r+0x20e>
 801766a:	4b26      	ldr	r3, [pc, #152]	; (8017704 <_vfiprintf_r+0x228>)
 801766c:	bb1b      	cbnz	r3, 80176b6 <_vfiprintf_r+0x1da>
 801766e:	9b03      	ldr	r3, [sp, #12]
 8017670:	3307      	adds	r3, #7
 8017672:	f023 0307 	bic.w	r3, r3, #7
 8017676:	3308      	adds	r3, #8
 8017678:	9303      	str	r3, [sp, #12]
 801767a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801767c:	443b      	add	r3, r7
 801767e:	9309      	str	r3, [sp, #36]	; 0x24
 8017680:	e768      	b.n	8017554 <_vfiprintf_r+0x78>
 8017682:	fb0c 3202 	mla	r2, ip, r2, r3
 8017686:	460c      	mov	r4, r1
 8017688:	2001      	movs	r0, #1
 801768a:	e7a6      	b.n	80175da <_vfiprintf_r+0xfe>
 801768c:	2300      	movs	r3, #0
 801768e:	3401      	adds	r4, #1
 8017690:	9305      	str	r3, [sp, #20]
 8017692:	4619      	mov	r1, r3
 8017694:	f04f 0c0a 	mov.w	ip, #10
 8017698:	4620      	mov	r0, r4
 801769a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801769e:	3a30      	subs	r2, #48	; 0x30
 80176a0:	2a09      	cmp	r2, #9
 80176a2:	d903      	bls.n	80176ac <_vfiprintf_r+0x1d0>
 80176a4:	2b00      	cmp	r3, #0
 80176a6:	d0c6      	beq.n	8017636 <_vfiprintf_r+0x15a>
 80176a8:	9105      	str	r1, [sp, #20]
 80176aa:	e7c4      	b.n	8017636 <_vfiprintf_r+0x15a>
 80176ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80176b0:	4604      	mov	r4, r0
 80176b2:	2301      	movs	r3, #1
 80176b4:	e7f0      	b.n	8017698 <_vfiprintf_r+0x1bc>
 80176b6:	ab03      	add	r3, sp, #12
 80176b8:	9300      	str	r3, [sp, #0]
 80176ba:	462a      	mov	r2, r5
 80176bc:	4b12      	ldr	r3, [pc, #72]	; (8017708 <_vfiprintf_r+0x22c>)
 80176be:	a904      	add	r1, sp, #16
 80176c0:	4630      	mov	r0, r6
 80176c2:	f7fc fcf3 	bl	80140ac <_printf_float>
 80176c6:	4607      	mov	r7, r0
 80176c8:	1c78      	adds	r0, r7, #1
 80176ca:	d1d6      	bne.n	801767a <_vfiprintf_r+0x19e>
 80176cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80176ce:	07d9      	lsls	r1, r3, #31
 80176d0:	d405      	bmi.n	80176de <_vfiprintf_r+0x202>
 80176d2:	89ab      	ldrh	r3, [r5, #12]
 80176d4:	059a      	lsls	r2, r3, #22
 80176d6:	d402      	bmi.n	80176de <_vfiprintf_r+0x202>
 80176d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80176da:	f7fd fd29 	bl	8015130 <__retarget_lock_release_recursive>
 80176de:	89ab      	ldrh	r3, [r5, #12]
 80176e0:	065b      	lsls	r3, r3, #25
 80176e2:	f53f af1d 	bmi.w	8017520 <_vfiprintf_r+0x44>
 80176e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80176e8:	e71c      	b.n	8017524 <_vfiprintf_r+0x48>
 80176ea:	ab03      	add	r3, sp, #12
 80176ec:	9300      	str	r3, [sp, #0]
 80176ee:	462a      	mov	r2, r5
 80176f0:	4b05      	ldr	r3, [pc, #20]	; (8017708 <_vfiprintf_r+0x22c>)
 80176f2:	a904      	add	r1, sp, #16
 80176f4:	4630      	mov	r0, r6
 80176f6:	f7fc ff7d 	bl	80145f4 <_printf_i>
 80176fa:	e7e4      	b.n	80176c6 <_vfiprintf_r+0x1ea>
 80176fc:	0801b05c 	.word	0x0801b05c
 8017700:	0801b066 	.word	0x0801b066
 8017704:	080140ad 	.word	0x080140ad
 8017708:	080174b7 	.word	0x080174b7
 801770c:	0801b062 	.word	0x0801b062

08017710 <__swbuf_r>:
 8017710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017712:	460e      	mov	r6, r1
 8017714:	4614      	mov	r4, r2
 8017716:	4605      	mov	r5, r0
 8017718:	b118      	cbz	r0, 8017722 <__swbuf_r+0x12>
 801771a:	6a03      	ldr	r3, [r0, #32]
 801771c:	b90b      	cbnz	r3, 8017722 <__swbuf_r+0x12>
 801771e:	f7fd fb27 	bl	8014d70 <__sinit>
 8017722:	69a3      	ldr	r3, [r4, #24]
 8017724:	60a3      	str	r3, [r4, #8]
 8017726:	89a3      	ldrh	r3, [r4, #12]
 8017728:	071a      	lsls	r2, r3, #28
 801772a:	d525      	bpl.n	8017778 <__swbuf_r+0x68>
 801772c:	6923      	ldr	r3, [r4, #16]
 801772e:	b31b      	cbz	r3, 8017778 <__swbuf_r+0x68>
 8017730:	6823      	ldr	r3, [r4, #0]
 8017732:	6922      	ldr	r2, [r4, #16]
 8017734:	1a98      	subs	r0, r3, r2
 8017736:	6963      	ldr	r3, [r4, #20]
 8017738:	b2f6      	uxtb	r6, r6
 801773a:	4283      	cmp	r3, r0
 801773c:	4637      	mov	r7, r6
 801773e:	dc04      	bgt.n	801774a <__swbuf_r+0x3a>
 8017740:	4621      	mov	r1, r4
 8017742:	4628      	mov	r0, r5
 8017744:	f7ff fe00 	bl	8017348 <_fflush_r>
 8017748:	b9e0      	cbnz	r0, 8017784 <__swbuf_r+0x74>
 801774a:	68a3      	ldr	r3, [r4, #8]
 801774c:	3b01      	subs	r3, #1
 801774e:	60a3      	str	r3, [r4, #8]
 8017750:	6823      	ldr	r3, [r4, #0]
 8017752:	1c5a      	adds	r2, r3, #1
 8017754:	6022      	str	r2, [r4, #0]
 8017756:	701e      	strb	r6, [r3, #0]
 8017758:	6962      	ldr	r2, [r4, #20]
 801775a:	1c43      	adds	r3, r0, #1
 801775c:	429a      	cmp	r2, r3
 801775e:	d004      	beq.n	801776a <__swbuf_r+0x5a>
 8017760:	89a3      	ldrh	r3, [r4, #12]
 8017762:	07db      	lsls	r3, r3, #31
 8017764:	d506      	bpl.n	8017774 <__swbuf_r+0x64>
 8017766:	2e0a      	cmp	r6, #10
 8017768:	d104      	bne.n	8017774 <__swbuf_r+0x64>
 801776a:	4621      	mov	r1, r4
 801776c:	4628      	mov	r0, r5
 801776e:	f7ff fdeb 	bl	8017348 <_fflush_r>
 8017772:	b938      	cbnz	r0, 8017784 <__swbuf_r+0x74>
 8017774:	4638      	mov	r0, r7
 8017776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017778:	4621      	mov	r1, r4
 801777a:	4628      	mov	r0, r5
 801777c:	f000 f806 	bl	801778c <__swsetup_r>
 8017780:	2800      	cmp	r0, #0
 8017782:	d0d5      	beq.n	8017730 <__swbuf_r+0x20>
 8017784:	f04f 37ff 	mov.w	r7, #4294967295
 8017788:	e7f4      	b.n	8017774 <__swbuf_r+0x64>
	...

0801778c <__swsetup_r>:
 801778c:	b538      	push	{r3, r4, r5, lr}
 801778e:	4b2a      	ldr	r3, [pc, #168]	; (8017838 <__swsetup_r+0xac>)
 8017790:	4605      	mov	r5, r0
 8017792:	6818      	ldr	r0, [r3, #0]
 8017794:	460c      	mov	r4, r1
 8017796:	b118      	cbz	r0, 80177a0 <__swsetup_r+0x14>
 8017798:	6a03      	ldr	r3, [r0, #32]
 801779a:	b90b      	cbnz	r3, 80177a0 <__swsetup_r+0x14>
 801779c:	f7fd fae8 	bl	8014d70 <__sinit>
 80177a0:	89a3      	ldrh	r3, [r4, #12]
 80177a2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80177a6:	0718      	lsls	r0, r3, #28
 80177a8:	d422      	bmi.n	80177f0 <__swsetup_r+0x64>
 80177aa:	06d9      	lsls	r1, r3, #27
 80177ac:	d407      	bmi.n	80177be <__swsetup_r+0x32>
 80177ae:	2309      	movs	r3, #9
 80177b0:	602b      	str	r3, [r5, #0]
 80177b2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80177b6:	81a3      	strh	r3, [r4, #12]
 80177b8:	f04f 30ff 	mov.w	r0, #4294967295
 80177bc:	e034      	b.n	8017828 <__swsetup_r+0x9c>
 80177be:	0758      	lsls	r0, r3, #29
 80177c0:	d512      	bpl.n	80177e8 <__swsetup_r+0x5c>
 80177c2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80177c4:	b141      	cbz	r1, 80177d8 <__swsetup_r+0x4c>
 80177c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80177ca:	4299      	cmp	r1, r3
 80177cc:	d002      	beq.n	80177d4 <__swsetup_r+0x48>
 80177ce:	4628      	mov	r0, r5
 80177d0:	f7fe fb6c 	bl	8015eac <_free_r>
 80177d4:	2300      	movs	r3, #0
 80177d6:	6363      	str	r3, [r4, #52]	; 0x34
 80177d8:	89a3      	ldrh	r3, [r4, #12]
 80177da:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80177de:	81a3      	strh	r3, [r4, #12]
 80177e0:	2300      	movs	r3, #0
 80177e2:	6063      	str	r3, [r4, #4]
 80177e4:	6923      	ldr	r3, [r4, #16]
 80177e6:	6023      	str	r3, [r4, #0]
 80177e8:	89a3      	ldrh	r3, [r4, #12]
 80177ea:	f043 0308 	orr.w	r3, r3, #8
 80177ee:	81a3      	strh	r3, [r4, #12]
 80177f0:	6923      	ldr	r3, [r4, #16]
 80177f2:	b94b      	cbnz	r3, 8017808 <__swsetup_r+0x7c>
 80177f4:	89a3      	ldrh	r3, [r4, #12]
 80177f6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80177fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80177fe:	d003      	beq.n	8017808 <__swsetup_r+0x7c>
 8017800:	4621      	mov	r1, r4
 8017802:	4628      	mov	r0, r5
 8017804:	f000 f88c 	bl	8017920 <__smakebuf_r>
 8017808:	89a0      	ldrh	r0, [r4, #12]
 801780a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801780e:	f010 0301 	ands.w	r3, r0, #1
 8017812:	d00a      	beq.n	801782a <__swsetup_r+0x9e>
 8017814:	2300      	movs	r3, #0
 8017816:	60a3      	str	r3, [r4, #8]
 8017818:	6963      	ldr	r3, [r4, #20]
 801781a:	425b      	negs	r3, r3
 801781c:	61a3      	str	r3, [r4, #24]
 801781e:	6923      	ldr	r3, [r4, #16]
 8017820:	b943      	cbnz	r3, 8017834 <__swsetup_r+0xa8>
 8017822:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017826:	d1c4      	bne.n	80177b2 <__swsetup_r+0x26>
 8017828:	bd38      	pop	{r3, r4, r5, pc}
 801782a:	0781      	lsls	r1, r0, #30
 801782c:	bf58      	it	pl
 801782e:	6963      	ldrpl	r3, [r4, #20]
 8017830:	60a3      	str	r3, [r4, #8]
 8017832:	e7f4      	b.n	801781e <__swsetup_r+0x92>
 8017834:	2000      	movs	r0, #0
 8017836:	e7f7      	b.n	8017828 <__swsetup_r+0x9c>
 8017838:	200002f0 	.word	0x200002f0

0801783c <_raise_r>:
 801783c:	291f      	cmp	r1, #31
 801783e:	b538      	push	{r3, r4, r5, lr}
 8017840:	4604      	mov	r4, r0
 8017842:	460d      	mov	r5, r1
 8017844:	d904      	bls.n	8017850 <_raise_r+0x14>
 8017846:	2316      	movs	r3, #22
 8017848:	6003      	str	r3, [r0, #0]
 801784a:	f04f 30ff 	mov.w	r0, #4294967295
 801784e:	bd38      	pop	{r3, r4, r5, pc}
 8017850:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8017852:	b112      	cbz	r2, 801785a <_raise_r+0x1e>
 8017854:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017858:	b94b      	cbnz	r3, 801786e <_raise_r+0x32>
 801785a:	4620      	mov	r0, r4
 801785c:	f000 f830 	bl	80178c0 <_getpid_r>
 8017860:	462a      	mov	r2, r5
 8017862:	4601      	mov	r1, r0
 8017864:	4620      	mov	r0, r4
 8017866:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801786a:	f000 b817 	b.w	801789c <_kill_r>
 801786e:	2b01      	cmp	r3, #1
 8017870:	d00a      	beq.n	8017888 <_raise_r+0x4c>
 8017872:	1c59      	adds	r1, r3, #1
 8017874:	d103      	bne.n	801787e <_raise_r+0x42>
 8017876:	2316      	movs	r3, #22
 8017878:	6003      	str	r3, [r0, #0]
 801787a:	2001      	movs	r0, #1
 801787c:	e7e7      	b.n	801784e <_raise_r+0x12>
 801787e:	2400      	movs	r4, #0
 8017880:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017884:	4628      	mov	r0, r5
 8017886:	4798      	blx	r3
 8017888:	2000      	movs	r0, #0
 801788a:	e7e0      	b.n	801784e <_raise_r+0x12>

0801788c <raise>:
 801788c:	4b02      	ldr	r3, [pc, #8]	; (8017898 <raise+0xc>)
 801788e:	4601      	mov	r1, r0
 8017890:	6818      	ldr	r0, [r3, #0]
 8017892:	f7ff bfd3 	b.w	801783c <_raise_r>
 8017896:	bf00      	nop
 8017898:	200002f0 	.word	0x200002f0

0801789c <_kill_r>:
 801789c:	b538      	push	{r3, r4, r5, lr}
 801789e:	4d07      	ldr	r5, [pc, #28]	; (80178bc <_kill_r+0x20>)
 80178a0:	2300      	movs	r3, #0
 80178a2:	4604      	mov	r4, r0
 80178a4:	4608      	mov	r0, r1
 80178a6:	4611      	mov	r1, r2
 80178a8:	602b      	str	r3, [r5, #0]
 80178aa:	f7ed f969 	bl	8004b80 <_kill>
 80178ae:	1c43      	adds	r3, r0, #1
 80178b0:	d102      	bne.n	80178b8 <_kill_r+0x1c>
 80178b2:	682b      	ldr	r3, [r5, #0]
 80178b4:	b103      	cbz	r3, 80178b8 <_kill_r+0x1c>
 80178b6:	6023      	str	r3, [r4, #0]
 80178b8:	bd38      	pop	{r3, r4, r5, pc}
 80178ba:	bf00      	nop
 80178bc:	20002388 	.word	0x20002388

080178c0 <_getpid_r>:
 80178c0:	f7ed b956 	b.w	8004b70 <_getpid>

080178c4 <_malloc_usable_size_r>:
 80178c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80178c8:	1f18      	subs	r0, r3, #4
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	bfbc      	itt	lt
 80178ce:	580b      	ldrlt	r3, [r1, r0]
 80178d0:	18c0      	addlt	r0, r0, r3
 80178d2:	4770      	bx	lr

080178d4 <__swhatbuf_r>:
 80178d4:	b570      	push	{r4, r5, r6, lr}
 80178d6:	460c      	mov	r4, r1
 80178d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178dc:	2900      	cmp	r1, #0
 80178de:	b096      	sub	sp, #88	; 0x58
 80178e0:	4615      	mov	r5, r2
 80178e2:	461e      	mov	r6, r3
 80178e4:	da0d      	bge.n	8017902 <__swhatbuf_r+0x2e>
 80178e6:	89a3      	ldrh	r3, [r4, #12]
 80178e8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80178ec:	f04f 0100 	mov.w	r1, #0
 80178f0:	bf0c      	ite	eq
 80178f2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80178f6:	2340      	movne	r3, #64	; 0x40
 80178f8:	2000      	movs	r0, #0
 80178fa:	6031      	str	r1, [r6, #0]
 80178fc:	602b      	str	r3, [r5, #0]
 80178fe:	b016      	add	sp, #88	; 0x58
 8017900:	bd70      	pop	{r4, r5, r6, pc}
 8017902:	466a      	mov	r2, sp
 8017904:	f000 f848 	bl	8017998 <_fstat_r>
 8017908:	2800      	cmp	r0, #0
 801790a:	dbec      	blt.n	80178e6 <__swhatbuf_r+0x12>
 801790c:	9901      	ldr	r1, [sp, #4]
 801790e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8017912:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8017916:	4259      	negs	r1, r3
 8017918:	4159      	adcs	r1, r3
 801791a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801791e:	e7eb      	b.n	80178f8 <__swhatbuf_r+0x24>

08017920 <__smakebuf_r>:
 8017920:	898b      	ldrh	r3, [r1, #12]
 8017922:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8017924:	079d      	lsls	r5, r3, #30
 8017926:	4606      	mov	r6, r0
 8017928:	460c      	mov	r4, r1
 801792a:	d507      	bpl.n	801793c <__smakebuf_r+0x1c>
 801792c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8017930:	6023      	str	r3, [r4, #0]
 8017932:	6123      	str	r3, [r4, #16]
 8017934:	2301      	movs	r3, #1
 8017936:	6163      	str	r3, [r4, #20]
 8017938:	b002      	add	sp, #8
 801793a:	bd70      	pop	{r4, r5, r6, pc}
 801793c:	ab01      	add	r3, sp, #4
 801793e:	466a      	mov	r2, sp
 8017940:	f7ff ffc8 	bl	80178d4 <__swhatbuf_r>
 8017944:	9900      	ldr	r1, [sp, #0]
 8017946:	4605      	mov	r5, r0
 8017948:	4630      	mov	r0, r6
 801794a:	f7fb fb7b 	bl	8013044 <_malloc_r>
 801794e:	b948      	cbnz	r0, 8017964 <__smakebuf_r+0x44>
 8017950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017954:	059a      	lsls	r2, r3, #22
 8017956:	d4ef      	bmi.n	8017938 <__smakebuf_r+0x18>
 8017958:	f023 0303 	bic.w	r3, r3, #3
 801795c:	f043 0302 	orr.w	r3, r3, #2
 8017960:	81a3      	strh	r3, [r4, #12]
 8017962:	e7e3      	b.n	801792c <__smakebuf_r+0xc>
 8017964:	89a3      	ldrh	r3, [r4, #12]
 8017966:	6020      	str	r0, [r4, #0]
 8017968:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801796c:	81a3      	strh	r3, [r4, #12]
 801796e:	9b00      	ldr	r3, [sp, #0]
 8017970:	6163      	str	r3, [r4, #20]
 8017972:	9b01      	ldr	r3, [sp, #4]
 8017974:	6120      	str	r0, [r4, #16]
 8017976:	b15b      	cbz	r3, 8017990 <__smakebuf_r+0x70>
 8017978:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801797c:	4630      	mov	r0, r6
 801797e:	f000 f81d 	bl	80179bc <_isatty_r>
 8017982:	b128      	cbz	r0, 8017990 <__smakebuf_r+0x70>
 8017984:	89a3      	ldrh	r3, [r4, #12]
 8017986:	f023 0303 	bic.w	r3, r3, #3
 801798a:	f043 0301 	orr.w	r3, r3, #1
 801798e:	81a3      	strh	r3, [r4, #12]
 8017990:	89a3      	ldrh	r3, [r4, #12]
 8017992:	431d      	orrs	r5, r3
 8017994:	81a5      	strh	r5, [r4, #12]
 8017996:	e7cf      	b.n	8017938 <__smakebuf_r+0x18>

08017998 <_fstat_r>:
 8017998:	b538      	push	{r3, r4, r5, lr}
 801799a:	4d07      	ldr	r5, [pc, #28]	; (80179b8 <_fstat_r+0x20>)
 801799c:	2300      	movs	r3, #0
 801799e:	4604      	mov	r4, r0
 80179a0:	4608      	mov	r0, r1
 80179a2:	4611      	mov	r1, r2
 80179a4:	602b      	str	r3, [r5, #0]
 80179a6:	f7ed f94a 	bl	8004c3e <_fstat>
 80179aa:	1c43      	adds	r3, r0, #1
 80179ac:	d102      	bne.n	80179b4 <_fstat_r+0x1c>
 80179ae:	682b      	ldr	r3, [r5, #0]
 80179b0:	b103      	cbz	r3, 80179b4 <_fstat_r+0x1c>
 80179b2:	6023      	str	r3, [r4, #0]
 80179b4:	bd38      	pop	{r3, r4, r5, pc}
 80179b6:	bf00      	nop
 80179b8:	20002388 	.word	0x20002388

080179bc <_isatty_r>:
 80179bc:	b538      	push	{r3, r4, r5, lr}
 80179be:	4d06      	ldr	r5, [pc, #24]	; (80179d8 <_isatty_r+0x1c>)
 80179c0:	2300      	movs	r3, #0
 80179c2:	4604      	mov	r4, r0
 80179c4:	4608      	mov	r0, r1
 80179c6:	602b      	str	r3, [r5, #0]
 80179c8:	f7ed f949 	bl	8004c5e <_isatty>
 80179cc:	1c43      	adds	r3, r0, #1
 80179ce:	d102      	bne.n	80179d6 <_isatty_r+0x1a>
 80179d0:	682b      	ldr	r3, [r5, #0]
 80179d2:	b103      	cbz	r3, 80179d6 <_isatty_r+0x1a>
 80179d4:	6023      	str	r3, [r4, #0]
 80179d6:	bd38      	pop	{r3, r4, r5, pc}
 80179d8:	20002388 	.word	0x20002388
 80179dc:	00000000 	.word	0x00000000

080179e0 <cos>:
 80179e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80179e2:	ec53 2b10 	vmov	r2, r3, d0
 80179e6:	4826      	ldr	r0, [pc, #152]	; (8017a80 <cos+0xa0>)
 80179e8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80179ec:	4281      	cmp	r1, r0
 80179ee:	dc06      	bgt.n	80179fe <cos+0x1e>
 80179f0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8017a78 <cos+0x98>
 80179f4:	b005      	add	sp, #20
 80179f6:	f85d eb04 	ldr.w	lr, [sp], #4
 80179fa:	f000 b961 	b.w	8017cc0 <__kernel_cos>
 80179fe:	4821      	ldr	r0, [pc, #132]	; (8017a84 <cos+0xa4>)
 8017a00:	4281      	cmp	r1, r0
 8017a02:	dd09      	ble.n	8017a18 <cos+0x38>
 8017a04:	ee10 0a10 	vmov	r0, s0
 8017a08:	4619      	mov	r1, r3
 8017a0a:	f7e8 fc3d 	bl	8000288 <__aeabi_dsub>
 8017a0e:	ec41 0b10 	vmov	d0, r0, r1
 8017a12:	b005      	add	sp, #20
 8017a14:	f85d fb04 	ldr.w	pc, [sp], #4
 8017a18:	4668      	mov	r0, sp
 8017a1a:	f000 fad9 	bl	8017fd0 <__ieee754_rem_pio2>
 8017a1e:	f000 0003 	and.w	r0, r0, #3
 8017a22:	2801      	cmp	r0, #1
 8017a24:	d00b      	beq.n	8017a3e <cos+0x5e>
 8017a26:	2802      	cmp	r0, #2
 8017a28:	d016      	beq.n	8017a58 <cos+0x78>
 8017a2a:	b9e0      	cbnz	r0, 8017a66 <cos+0x86>
 8017a2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017a30:	ed9d 0b00 	vldr	d0, [sp]
 8017a34:	f000 f944 	bl	8017cc0 <__kernel_cos>
 8017a38:	ec51 0b10 	vmov	r0, r1, d0
 8017a3c:	e7e7      	b.n	8017a0e <cos+0x2e>
 8017a3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017a42:	ed9d 0b00 	vldr	d0, [sp]
 8017a46:	f000 fa03 	bl	8017e50 <__kernel_sin>
 8017a4a:	ec53 2b10 	vmov	r2, r3, d0
 8017a4e:	ee10 0a10 	vmov	r0, s0
 8017a52:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8017a56:	e7da      	b.n	8017a0e <cos+0x2e>
 8017a58:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017a5c:	ed9d 0b00 	vldr	d0, [sp]
 8017a60:	f000 f92e 	bl	8017cc0 <__kernel_cos>
 8017a64:	e7f1      	b.n	8017a4a <cos+0x6a>
 8017a66:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017a6a:	ed9d 0b00 	vldr	d0, [sp]
 8017a6e:	2001      	movs	r0, #1
 8017a70:	f000 f9ee 	bl	8017e50 <__kernel_sin>
 8017a74:	e7e0      	b.n	8017a38 <cos+0x58>
 8017a76:	bf00      	nop
	...
 8017a80:	3fe921fb 	.word	0x3fe921fb
 8017a84:	7fefffff 	.word	0x7fefffff

08017a88 <sin>:
 8017a88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017a8a:	ec53 2b10 	vmov	r2, r3, d0
 8017a8e:	4828      	ldr	r0, [pc, #160]	; (8017b30 <sin+0xa8>)
 8017a90:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8017a94:	4281      	cmp	r1, r0
 8017a96:	dc07      	bgt.n	8017aa8 <sin+0x20>
 8017a98:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8017b28 <sin+0xa0>
 8017a9c:	2000      	movs	r0, #0
 8017a9e:	b005      	add	sp, #20
 8017aa0:	f85d eb04 	ldr.w	lr, [sp], #4
 8017aa4:	f000 b9d4 	b.w	8017e50 <__kernel_sin>
 8017aa8:	4822      	ldr	r0, [pc, #136]	; (8017b34 <sin+0xac>)
 8017aaa:	4281      	cmp	r1, r0
 8017aac:	dd09      	ble.n	8017ac2 <sin+0x3a>
 8017aae:	ee10 0a10 	vmov	r0, s0
 8017ab2:	4619      	mov	r1, r3
 8017ab4:	f7e8 fbe8 	bl	8000288 <__aeabi_dsub>
 8017ab8:	ec41 0b10 	vmov	d0, r0, r1
 8017abc:	b005      	add	sp, #20
 8017abe:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ac2:	4668      	mov	r0, sp
 8017ac4:	f000 fa84 	bl	8017fd0 <__ieee754_rem_pio2>
 8017ac8:	f000 0003 	and.w	r0, r0, #3
 8017acc:	2801      	cmp	r0, #1
 8017ace:	d00c      	beq.n	8017aea <sin+0x62>
 8017ad0:	2802      	cmp	r0, #2
 8017ad2:	d011      	beq.n	8017af8 <sin+0x70>
 8017ad4:	b9f0      	cbnz	r0, 8017b14 <sin+0x8c>
 8017ad6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017ada:	ed9d 0b00 	vldr	d0, [sp]
 8017ade:	2001      	movs	r0, #1
 8017ae0:	f000 f9b6 	bl	8017e50 <__kernel_sin>
 8017ae4:	ec51 0b10 	vmov	r0, r1, d0
 8017ae8:	e7e6      	b.n	8017ab8 <sin+0x30>
 8017aea:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017aee:	ed9d 0b00 	vldr	d0, [sp]
 8017af2:	f000 f8e5 	bl	8017cc0 <__kernel_cos>
 8017af6:	e7f5      	b.n	8017ae4 <sin+0x5c>
 8017af8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017afc:	ed9d 0b00 	vldr	d0, [sp]
 8017b00:	2001      	movs	r0, #1
 8017b02:	f000 f9a5 	bl	8017e50 <__kernel_sin>
 8017b06:	ec53 2b10 	vmov	r2, r3, d0
 8017b0a:	ee10 0a10 	vmov	r0, s0
 8017b0e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8017b12:	e7d1      	b.n	8017ab8 <sin+0x30>
 8017b14:	ed9d 1b02 	vldr	d1, [sp, #8]
 8017b18:	ed9d 0b00 	vldr	d0, [sp]
 8017b1c:	f000 f8d0 	bl	8017cc0 <__kernel_cos>
 8017b20:	e7f1      	b.n	8017b06 <sin+0x7e>
 8017b22:	bf00      	nop
 8017b24:	f3af 8000 	nop.w
	...
 8017b30:	3fe921fb 	.word	0x3fe921fb
 8017b34:	7fefffff 	.word	0x7fefffff

08017b38 <expf>:
 8017b38:	b508      	push	{r3, lr}
 8017b3a:	ed2d 8b02 	vpush	{d8}
 8017b3e:	eef0 8a40 	vmov.f32	s17, s0
 8017b42:	f000 fc55 	bl	80183f0 <__ieee754_expf>
 8017b46:	eeb0 8a40 	vmov.f32	s16, s0
 8017b4a:	eeb0 0a68 	vmov.f32	s0, s17
 8017b4e:	f000 f829 	bl	8017ba4 <finitef>
 8017b52:	b160      	cbz	r0, 8017b6e <expf+0x36>
 8017b54:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8017b94 <expf+0x5c>
 8017b58:	eef4 8ae7 	vcmpe.f32	s17, s15
 8017b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b60:	dd0a      	ble.n	8017b78 <expf+0x40>
 8017b62:	f7fd fab9 	bl	80150d8 <__errno>
 8017b66:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8017b98 <expf+0x60>
 8017b6a:	2322      	movs	r3, #34	; 0x22
 8017b6c:	6003      	str	r3, [r0, #0]
 8017b6e:	eeb0 0a48 	vmov.f32	s0, s16
 8017b72:	ecbd 8b02 	vpop	{d8}
 8017b76:	bd08      	pop	{r3, pc}
 8017b78:	eddf 7a08 	vldr	s15, [pc, #32]	; 8017b9c <expf+0x64>
 8017b7c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8017b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017b84:	d5f3      	bpl.n	8017b6e <expf+0x36>
 8017b86:	f7fd faa7 	bl	80150d8 <__errno>
 8017b8a:	2322      	movs	r3, #34	; 0x22
 8017b8c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8017ba0 <expf+0x68>
 8017b90:	6003      	str	r3, [r0, #0]
 8017b92:	e7ec      	b.n	8017b6e <expf+0x36>
 8017b94:	42b17217 	.word	0x42b17217
 8017b98:	7f800000 	.word	0x7f800000
 8017b9c:	c2cff1b5 	.word	0xc2cff1b5
 8017ba0:	00000000 	.word	0x00000000

08017ba4 <finitef>:
 8017ba4:	b082      	sub	sp, #8
 8017ba6:	ed8d 0a01 	vstr	s0, [sp, #4]
 8017baa:	9801      	ldr	r0, [sp, #4]
 8017bac:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8017bb0:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8017bb4:	bfac      	ite	ge
 8017bb6:	2000      	movge	r0, #0
 8017bb8:	2001      	movlt	r0, #1
 8017bba:	b002      	add	sp, #8
 8017bbc:	4770      	bx	lr
	...

08017bc0 <floor>:
 8017bc0:	ec51 0b10 	vmov	r0, r1, d0
 8017bc4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8017bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017bcc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8017bd0:	2e13      	cmp	r6, #19
 8017bd2:	ee10 5a10 	vmov	r5, s0
 8017bd6:	ee10 8a10 	vmov	r8, s0
 8017bda:	460c      	mov	r4, r1
 8017bdc:	dc31      	bgt.n	8017c42 <floor+0x82>
 8017bde:	2e00      	cmp	r6, #0
 8017be0:	da14      	bge.n	8017c0c <floor+0x4c>
 8017be2:	a333      	add	r3, pc, #204	; (adr r3, 8017cb0 <floor+0xf0>)
 8017be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017be8:	f7e8 fb50 	bl	800028c <__adddf3>
 8017bec:	2200      	movs	r2, #0
 8017bee:	2300      	movs	r3, #0
 8017bf0:	f7e8 ff92 	bl	8000b18 <__aeabi_dcmpgt>
 8017bf4:	b138      	cbz	r0, 8017c06 <floor+0x46>
 8017bf6:	2c00      	cmp	r4, #0
 8017bf8:	da53      	bge.n	8017ca2 <floor+0xe2>
 8017bfa:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8017bfe:	4325      	orrs	r5, r4
 8017c00:	d052      	beq.n	8017ca8 <floor+0xe8>
 8017c02:	4c2d      	ldr	r4, [pc, #180]	; (8017cb8 <floor+0xf8>)
 8017c04:	2500      	movs	r5, #0
 8017c06:	4621      	mov	r1, r4
 8017c08:	4628      	mov	r0, r5
 8017c0a:	e024      	b.n	8017c56 <floor+0x96>
 8017c0c:	4f2b      	ldr	r7, [pc, #172]	; (8017cbc <floor+0xfc>)
 8017c0e:	4137      	asrs	r7, r6
 8017c10:	ea01 0307 	and.w	r3, r1, r7
 8017c14:	4303      	orrs	r3, r0
 8017c16:	d01e      	beq.n	8017c56 <floor+0x96>
 8017c18:	a325      	add	r3, pc, #148	; (adr r3, 8017cb0 <floor+0xf0>)
 8017c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c1e:	f7e8 fb35 	bl	800028c <__adddf3>
 8017c22:	2200      	movs	r2, #0
 8017c24:	2300      	movs	r3, #0
 8017c26:	f7e8 ff77 	bl	8000b18 <__aeabi_dcmpgt>
 8017c2a:	2800      	cmp	r0, #0
 8017c2c:	d0eb      	beq.n	8017c06 <floor+0x46>
 8017c2e:	2c00      	cmp	r4, #0
 8017c30:	bfbe      	ittt	lt
 8017c32:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8017c36:	4133      	asrlt	r3, r6
 8017c38:	18e4      	addlt	r4, r4, r3
 8017c3a:	ea24 0407 	bic.w	r4, r4, r7
 8017c3e:	2500      	movs	r5, #0
 8017c40:	e7e1      	b.n	8017c06 <floor+0x46>
 8017c42:	2e33      	cmp	r6, #51	; 0x33
 8017c44:	dd0b      	ble.n	8017c5e <floor+0x9e>
 8017c46:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8017c4a:	d104      	bne.n	8017c56 <floor+0x96>
 8017c4c:	ee10 2a10 	vmov	r2, s0
 8017c50:	460b      	mov	r3, r1
 8017c52:	f7e8 fb1b 	bl	800028c <__adddf3>
 8017c56:	ec41 0b10 	vmov	d0, r0, r1
 8017c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017c5e:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8017c62:	f04f 37ff 	mov.w	r7, #4294967295
 8017c66:	40df      	lsrs	r7, r3
 8017c68:	4238      	tst	r0, r7
 8017c6a:	d0f4      	beq.n	8017c56 <floor+0x96>
 8017c6c:	a310      	add	r3, pc, #64	; (adr r3, 8017cb0 <floor+0xf0>)
 8017c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017c72:	f7e8 fb0b 	bl	800028c <__adddf3>
 8017c76:	2200      	movs	r2, #0
 8017c78:	2300      	movs	r3, #0
 8017c7a:	f7e8 ff4d 	bl	8000b18 <__aeabi_dcmpgt>
 8017c7e:	2800      	cmp	r0, #0
 8017c80:	d0c1      	beq.n	8017c06 <floor+0x46>
 8017c82:	2c00      	cmp	r4, #0
 8017c84:	da0a      	bge.n	8017c9c <floor+0xdc>
 8017c86:	2e14      	cmp	r6, #20
 8017c88:	d101      	bne.n	8017c8e <floor+0xce>
 8017c8a:	3401      	adds	r4, #1
 8017c8c:	e006      	b.n	8017c9c <floor+0xdc>
 8017c8e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8017c92:	2301      	movs	r3, #1
 8017c94:	40b3      	lsls	r3, r6
 8017c96:	441d      	add	r5, r3
 8017c98:	45a8      	cmp	r8, r5
 8017c9a:	d8f6      	bhi.n	8017c8a <floor+0xca>
 8017c9c:	ea25 0507 	bic.w	r5, r5, r7
 8017ca0:	e7b1      	b.n	8017c06 <floor+0x46>
 8017ca2:	2500      	movs	r5, #0
 8017ca4:	462c      	mov	r4, r5
 8017ca6:	e7ae      	b.n	8017c06 <floor+0x46>
 8017ca8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8017cac:	e7ab      	b.n	8017c06 <floor+0x46>
 8017cae:	bf00      	nop
 8017cb0:	8800759c 	.word	0x8800759c
 8017cb4:	7e37e43c 	.word	0x7e37e43c
 8017cb8:	bff00000 	.word	0xbff00000
 8017cbc:	000fffff 	.word	0x000fffff

08017cc0 <__kernel_cos>:
 8017cc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017cc4:	ec57 6b10 	vmov	r6, r7, d0
 8017cc8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8017ccc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8017cd0:	ed8d 1b00 	vstr	d1, [sp]
 8017cd4:	da07      	bge.n	8017ce6 <__kernel_cos+0x26>
 8017cd6:	ee10 0a10 	vmov	r0, s0
 8017cda:	4639      	mov	r1, r7
 8017cdc:	f7e8 ff3c 	bl	8000b58 <__aeabi_d2iz>
 8017ce0:	2800      	cmp	r0, #0
 8017ce2:	f000 8088 	beq.w	8017df6 <__kernel_cos+0x136>
 8017ce6:	4632      	mov	r2, r6
 8017ce8:	463b      	mov	r3, r7
 8017cea:	4630      	mov	r0, r6
 8017cec:	4639      	mov	r1, r7
 8017cee:	f7e8 fc83 	bl	80005f8 <__aeabi_dmul>
 8017cf2:	4b51      	ldr	r3, [pc, #324]	; (8017e38 <__kernel_cos+0x178>)
 8017cf4:	2200      	movs	r2, #0
 8017cf6:	4604      	mov	r4, r0
 8017cf8:	460d      	mov	r5, r1
 8017cfa:	f7e8 fc7d 	bl	80005f8 <__aeabi_dmul>
 8017cfe:	a340      	add	r3, pc, #256	; (adr r3, 8017e00 <__kernel_cos+0x140>)
 8017d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d04:	4682      	mov	sl, r0
 8017d06:	468b      	mov	fp, r1
 8017d08:	4620      	mov	r0, r4
 8017d0a:	4629      	mov	r1, r5
 8017d0c:	f7e8 fc74 	bl	80005f8 <__aeabi_dmul>
 8017d10:	a33d      	add	r3, pc, #244	; (adr r3, 8017e08 <__kernel_cos+0x148>)
 8017d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d16:	f7e8 fab9 	bl	800028c <__adddf3>
 8017d1a:	4622      	mov	r2, r4
 8017d1c:	462b      	mov	r3, r5
 8017d1e:	f7e8 fc6b 	bl	80005f8 <__aeabi_dmul>
 8017d22:	a33b      	add	r3, pc, #236	; (adr r3, 8017e10 <__kernel_cos+0x150>)
 8017d24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d28:	f7e8 faae 	bl	8000288 <__aeabi_dsub>
 8017d2c:	4622      	mov	r2, r4
 8017d2e:	462b      	mov	r3, r5
 8017d30:	f7e8 fc62 	bl	80005f8 <__aeabi_dmul>
 8017d34:	a338      	add	r3, pc, #224	; (adr r3, 8017e18 <__kernel_cos+0x158>)
 8017d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d3a:	f7e8 faa7 	bl	800028c <__adddf3>
 8017d3e:	4622      	mov	r2, r4
 8017d40:	462b      	mov	r3, r5
 8017d42:	f7e8 fc59 	bl	80005f8 <__aeabi_dmul>
 8017d46:	a336      	add	r3, pc, #216	; (adr r3, 8017e20 <__kernel_cos+0x160>)
 8017d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d4c:	f7e8 fa9c 	bl	8000288 <__aeabi_dsub>
 8017d50:	4622      	mov	r2, r4
 8017d52:	462b      	mov	r3, r5
 8017d54:	f7e8 fc50 	bl	80005f8 <__aeabi_dmul>
 8017d58:	a333      	add	r3, pc, #204	; (adr r3, 8017e28 <__kernel_cos+0x168>)
 8017d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017d5e:	f7e8 fa95 	bl	800028c <__adddf3>
 8017d62:	4622      	mov	r2, r4
 8017d64:	462b      	mov	r3, r5
 8017d66:	f7e8 fc47 	bl	80005f8 <__aeabi_dmul>
 8017d6a:	4622      	mov	r2, r4
 8017d6c:	462b      	mov	r3, r5
 8017d6e:	f7e8 fc43 	bl	80005f8 <__aeabi_dmul>
 8017d72:	e9dd 2300 	ldrd	r2, r3, [sp]
 8017d76:	4604      	mov	r4, r0
 8017d78:	460d      	mov	r5, r1
 8017d7a:	4630      	mov	r0, r6
 8017d7c:	4639      	mov	r1, r7
 8017d7e:	f7e8 fc3b 	bl	80005f8 <__aeabi_dmul>
 8017d82:	460b      	mov	r3, r1
 8017d84:	4602      	mov	r2, r0
 8017d86:	4629      	mov	r1, r5
 8017d88:	4620      	mov	r0, r4
 8017d8a:	f7e8 fa7d 	bl	8000288 <__aeabi_dsub>
 8017d8e:	4b2b      	ldr	r3, [pc, #172]	; (8017e3c <__kernel_cos+0x17c>)
 8017d90:	4598      	cmp	r8, r3
 8017d92:	4606      	mov	r6, r0
 8017d94:	460f      	mov	r7, r1
 8017d96:	dc10      	bgt.n	8017dba <__kernel_cos+0xfa>
 8017d98:	4602      	mov	r2, r0
 8017d9a:	460b      	mov	r3, r1
 8017d9c:	4650      	mov	r0, sl
 8017d9e:	4659      	mov	r1, fp
 8017da0:	f7e8 fa72 	bl	8000288 <__aeabi_dsub>
 8017da4:	460b      	mov	r3, r1
 8017da6:	4926      	ldr	r1, [pc, #152]	; (8017e40 <__kernel_cos+0x180>)
 8017da8:	4602      	mov	r2, r0
 8017daa:	2000      	movs	r0, #0
 8017dac:	f7e8 fa6c 	bl	8000288 <__aeabi_dsub>
 8017db0:	ec41 0b10 	vmov	d0, r0, r1
 8017db4:	b003      	add	sp, #12
 8017db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dba:	4b22      	ldr	r3, [pc, #136]	; (8017e44 <__kernel_cos+0x184>)
 8017dbc:	4920      	ldr	r1, [pc, #128]	; (8017e40 <__kernel_cos+0x180>)
 8017dbe:	4598      	cmp	r8, r3
 8017dc0:	bfcc      	ite	gt
 8017dc2:	4d21      	ldrgt	r5, [pc, #132]	; (8017e48 <__kernel_cos+0x188>)
 8017dc4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8017dc8:	2400      	movs	r4, #0
 8017dca:	4622      	mov	r2, r4
 8017dcc:	462b      	mov	r3, r5
 8017dce:	2000      	movs	r0, #0
 8017dd0:	f7e8 fa5a 	bl	8000288 <__aeabi_dsub>
 8017dd4:	4622      	mov	r2, r4
 8017dd6:	4680      	mov	r8, r0
 8017dd8:	4689      	mov	r9, r1
 8017dda:	462b      	mov	r3, r5
 8017ddc:	4650      	mov	r0, sl
 8017dde:	4659      	mov	r1, fp
 8017de0:	f7e8 fa52 	bl	8000288 <__aeabi_dsub>
 8017de4:	4632      	mov	r2, r6
 8017de6:	463b      	mov	r3, r7
 8017de8:	f7e8 fa4e 	bl	8000288 <__aeabi_dsub>
 8017dec:	4602      	mov	r2, r0
 8017dee:	460b      	mov	r3, r1
 8017df0:	4640      	mov	r0, r8
 8017df2:	4649      	mov	r1, r9
 8017df4:	e7da      	b.n	8017dac <__kernel_cos+0xec>
 8017df6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8017e30 <__kernel_cos+0x170>
 8017dfa:	e7db      	b.n	8017db4 <__kernel_cos+0xf4>
 8017dfc:	f3af 8000 	nop.w
 8017e00:	be8838d4 	.word	0xbe8838d4
 8017e04:	bda8fae9 	.word	0xbda8fae9
 8017e08:	bdb4b1c4 	.word	0xbdb4b1c4
 8017e0c:	3e21ee9e 	.word	0x3e21ee9e
 8017e10:	809c52ad 	.word	0x809c52ad
 8017e14:	3e927e4f 	.word	0x3e927e4f
 8017e18:	19cb1590 	.word	0x19cb1590
 8017e1c:	3efa01a0 	.word	0x3efa01a0
 8017e20:	16c15177 	.word	0x16c15177
 8017e24:	3f56c16c 	.word	0x3f56c16c
 8017e28:	5555554c 	.word	0x5555554c
 8017e2c:	3fa55555 	.word	0x3fa55555
 8017e30:	00000000 	.word	0x00000000
 8017e34:	3ff00000 	.word	0x3ff00000
 8017e38:	3fe00000 	.word	0x3fe00000
 8017e3c:	3fd33332 	.word	0x3fd33332
 8017e40:	3ff00000 	.word	0x3ff00000
 8017e44:	3fe90000 	.word	0x3fe90000
 8017e48:	3fd20000 	.word	0x3fd20000
 8017e4c:	00000000 	.word	0x00000000

08017e50 <__kernel_sin>:
 8017e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017e54:	ed2d 8b04 	vpush	{d8-d9}
 8017e58:	eeb0 8a41 	vmov.f32	s16, s2
 8017e5c:	eef0 8a61 	vmov.f32	s17, s3
 8017e60:	ec55 4b10 	vmov	r4, r5, d0
 8017e64:	b083      	sub	sp, #12
 8017e66:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017e6a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8017e6e:	9001      	str	r0, [sp, #4]
 8017e70:	da06      	bge.n	8017e80 <__kernel_sin+0x30>
 8017e72:	ee10 0a10 	vmov	r0, s0
 8017e76:	4629      	mov	r1, r5
 8017e78:	f7e8 fe6e 	bl	8000b58 <__aeabi_d2iz>
 8017e7c:	2800      	cmp	r0, #0
 8017e7e:	d051      	beq.n	8017f24 <__kernel_sin+0xd4>
 8017e80:	4622      	mov	r2, r4
 8017e82:	462b      	mov	r3, r5
 8017e84:	4620      	mov	r0, r4
 8017e86:	4629      	mov	r1, r5
 8017e88:	f7e8 fbb6 	bl	80005f8 <__aeabi_dmul>
 8017e8c:	4682      	mov	sl, r0
 8017e8e:	468b      	mov	fp, r1
 8017e90:	4602      	mov	r2, r0
 8017e92:	460b      	mov	r3, r1
 8017e94:	4620      	mov	r0, r4
 8017e96:	4629      	mov	r1, r5
 8017e98:	f7e8 fbae 	bl	80005f8 <__aeabi_dmul>
 8017e9c:	a341      	add	r3, pc, #260	; (adr r3, 8017fa4 <__kernel_sin+0x154>)
 8017e9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ea2:	4680      	mov	r8, r0
 8017ea4:	4689      	mov	r9, r1
 8017ea6:	4650      	mov	r0, sl
 8017ea8:	4659      	mov	r1, fp
 8017eaa:	f7e8 fba5 	bl	80005f8 <__aeabi_dmul>
 8017eae:	a33f      	add	r3, pc, #252	; (adr r3, 8017fac <__kernel_sin+0x15c>)
 8017eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017eb4:	f7e8 f9e8 	bl	8000288 <__aeabi_dsub>
 8017eb8:	4652      	mov	r2, sl
 8017eba:	465b      	mov	r3, fp
 8017ebc:	f7e8 fb9c 	bl	80005f8 <__aeabi_dmul>
 8017ec0:	a33c      	add	r3, pc, #240	; (adr r3, 8017fb4 <__kernel_sin+0x164>)
 8017ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ec6:	f7e8 f9e1 	bl	800028c <__adddf3>
 8017eca:	4652      	mov	r2, sl
 8017ecc:	465b      	mov	r3, fp
 8017ece:	f7e8 fb93 	bl	80005f8 <__aeabi_dmul>
 8017ed2:	a33a      	add	r3, pc, #232	; (adr r3, 8017fbc <__kernel_sin+0x16c>)
 8017ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017ed8:	f7e8 f9d6 	bl	8000288 <__aeabi_dsub>
 8017edc:	4652      	mov	r2, sl
 8017ede:	465b      	mov	r3, fp
 8017ee0:	f7e8 fb8a 	bl	80005f8 <__aeabi_dmul>
 8017ee4:	a337      	add	r3, pc, #220	; (adr r3, 8017fc4 <__kernel_sin+0x174>)
 8017ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017eea:	f7e8 f9cf 	bl	800028c <__adddf3>
 8017eee:	9b01      	ldr	r3, [sp, #4]
 8017ef0:	4606      	mov	r6, r0
 8017ef2:	460f      	mov	r7, r1
 8017ef4:	b9eb      	cbnz	r3, 8017f32 <__kernel_sin+0xe2>
 8017ef6:	4602      	mov	r2, r0
 8017ef8:	460b      	mov	r3, r1
 8017efa:	4650      	mov	r0, sl
 8017efc:	4659      	mov	r1, fp
 8017efe:	f7e8 fb7b 	bl	80005f8 <__aeabi_dmul>
 8017f02:	a325      	add	r3, pc, #148	; (adr r3, 8017f98 <__kernel_sin+0x148>)
 8017f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f08:	f7e8 f9be 	bl	8000288 <__aeabi_dsub>
 8017f0c:	4642      	mov	r2, r8
 8017f0e:	464b      	mov	r3, r9
 8017f10:	f7e8 fb72 	bl	80005f8 <__aeabi_dmul>
 8017f14:	4602      	mov	r2, r0
 8017f16:	460b      	mov	r3, r1
 8017f18:	4620      	mov	r0, r4
 8017f1a:	4629      	mov	r1, r5
 8017f1c:	f7e8 f9b6 	bl	800028c <__adddf3>
 8017f20:	4604      	mov	r4, r0
 8017f22:	460d      	mov	r5, r1
 8017f24:	ec45 4b10 	vmov	d0, r4, r5
 8017f28:	b003      	add	sp, #12
 8017f2a:	ecbd 8b04 	vpop	{d8-d9}
 8017f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017f32:	4b1b      	ldr	r3, [pc, #108]	; (8017fa0 <__kernel_sin+0x150>)
 8017f34:	ec51 0b18 	vmov	r0, r1, d8
 8017f38:	2200      	movs	r2, #0
 8017f3a:	f7e8 fb5d 	bl	80005f8 <__aeabi_dmul>
 8017f3e:	4632      	mov	r2, r6
 8017f40:	ec41 0b19 	vmov	d9, r0, r1
 8017f44:	463b      	mov	r3, r7
 8017f46:	4640      	mov	r0, r8
 8017f48:	4649      	mov	r1, r9
 8017f4a:	f7e8 fb55 	bl	80005f8 <__aeabi_dmul>
 8017f4e:	4602      	mov	r2, r0
 8017f50:	460b      	mov	r3, r1
 8017f52:	ec51 0b19 	vmov	r0, r1, d9
 8017f56:	f7e8 f997 	bl	8000288 <__aeabi_dsub>
 8017f5a:	4652      	mov	r2, sl
 8017f5c:	465b      	mov	r3, fp
 8017f5e:	f7e8 fb4b 	bl	80005f8 <__aeabi_dmul>
 8017f62:	ec53 2b18 	vmov	r2, r3, d8
 8017f66:	f7e8 f98f 	bl	8000288 <__aeabi_dsub>
 8017f6a:	a30b      	add	r3, pc, #44	; (adr r3, 8017f98 <__kernel_sin+0x148>)
 8017f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f70:	4606      	mov	r6, r0
 8017f72:	460f      	mov	r7, r1
 8017f74:	4640      	mov	r0, r8
 8017f76:	4649      	mov	r1, r9
 8017f78:	f7e8 fb3e 	bl	80005f8 <__aeabi_dmul>
 8017f7c:	4602      	mov	r2, r0
 8017f7e:	460b      	mov	r3, r1
 8017f80:	4630      	mov	r0, r6
 8017f82:	4639      	mov	r1, r7
 8017f84:	f7e8 f982 	bl	800028c <__adddf3>
 8017f88:	4602      	mov	r2, r0
 8017f8a:	460b      	mov	r3, r1
 8017f8c:	4620      	mov	r0, r4
 8017f8e:	4629      	mov	r1, r5
 8017f90:	f7e8 f97a 	bl	8000288 <__aeabi_dsub>
 8017f94:	e7c4      	b.n	8017f20 <__kernel_sin+0xd0>
 8017f96:	bf00      	nop
 8017f98:	55555549 	.word	0x55555549
 8017f9c:	3fc55555 	.word	0x3fc55555
 8017fa0:	3fe00000 	.word	0x3fe00000
 8017fa4:	5acfd57c 	.word	0x5acfd57c
 8017fa8:	3de5d93a 	.word	0x3de5d93a
 8017fac:	8a2b9ceb 	.word	0x8a2b9ceb
 8017fb0:	3e5ae5e6 	.word	0x3e5ae5e6
 8017fb4:	57b1fe7d 	.word	0x57b1fe7d
 8017fb8:	3ec71de3 	.word	0x3ec71de3
 8017fbc:	19c161d5 	.word	0x19c161d5
 8017fc0:	3f2a01a0 	.word	0x3f2a01a0
 8017fc4:	1110f8a6 	.word	0x1110f8a6
 8017fc8:	3f811111 	.word	0x3f811111
 8017fcc:	00000000 	.word	0x00000000

08017fd0 <__ieee754_rem_pio2>:
 8017fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017fd4:	ed2d 8b02 	vpush	{d8}
 8017fd8:	ec55 4b10 	vmov	r4, r5, d0
 8017fdc:	4bca      	ldr	r3, [pc, #808]	; (8018308 <__ieee754_rem_pio2+0x338>)
 8017fde:	b08b      	sub	sp, #44	; 0x2c
 8017fe0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8017fe4:	4598      	cmp	r8, r3
 8017fe6:	4682      	mov	sl, r0
 8017fe8:	9502      	str	r5, [sp, #8]
 8017fea:	dc08      	bgt.n	8017ffe <__ieee754_rem_pio2+0x2e>
 8017fec:	2200      	movs	r2, #0
 8017fee:	2300      	movs	r3, #0
 8017ff0:	ed80 0b00 	vstr	d0, [r0]
 8017ff4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8017ff8:	f04f 0b00 	mov.w	fp, #0
 8017ffc:	e028      	b.n	8018050 <__ieee754_rem_pio2+0x80>
 8017ffe:	4bc3      	ldr	r3, [pc, #780]	; (801830c <__ieee754_rem_pio2+0x33c>)
 8018000:	4598      	cmp	r8, r3
 8018002:	dc78      	bgt.n	80180f6 <__ieee754_rem_pio2+0x126>
 8018004:	9b02      	ldr	r3, [sp, #8]
 8018006:	4ec2      	ldr	r6, [pc, #776]	; (8018310 <__ieee754_rem_pio2+0x340>)
 8018008:	2b00      	cmp	r3, #0
 801800a:	ee10 0a10 	vmov	r0, s0
 801800e:	a3b0      	add	r3, pc, #704	; (adr r3, 80182d0 <__ieee754_rem_pio2+0x300>)
 8018010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018014:	4629      	mov	r1, r5
 8018016:	dd39      	ble.n	801808c <__ieee754_rem_pio2+0xbc>
 8018018:	f7e8 f936 	bl	8000288 <__aeabi_dsub>
 801801c:	45b0      	cmp	r8, r6
 801801e:	4604      	mov	r4, r0
 8018020:	460d      	mov	r5, r1
 8018022:	d01b      	beq.n	801805c <__ieee754_rem_pio2+0x8c>
 8018024:	a3ac      	add	r3, pc, #688	; (adr r3, 80182d8 <__ieee754_rem_pio2+0x308>)
 8018026:	e9d3 2300 	ldrd	r2, r3, [r3]
 801802a:	f7e8 f92d 	bl	8000288 <__aeabi_dsub>
 801802e:	4602      	mov	r2, r0
 8018030:	460b      	mov	r3, r1
 8018032:	e9ca 2300 	strd	r2, r3, [sl]
 8018036:	4620      	mov	r0, r4
 8018038:	4629      	mov	r1, r5
 801803a:	f7e8 f925 	bl	8000288 <__aeabi_dsub>
 801803e:	a3a6      	add	r3, pc, #664	; (adr r3, 80182d8 <__ieee754_rem_pio2+0x308>)
 8018040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018044:	f7e8 f920 	bl	8000288 <__aeabi_dsub>
 8018048:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801804c:	f04f 0b01 	mov.w	fp, #1
 8018050:	4658      	mov	r0, fp
 8018052:	b00b      	add	sp, #44	; 0x2c
 8018054:	ecbd 8b02 	vpop	{d8}
 8018058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801805c:	a3a0      	add	r3, pc, #640	; (adr r3, 80182e0 <__ieee754_rem_pio2+0x310>)
 801805e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018062:	f7e8 f911 	bl	8000288 <__aeabi_dsub>
 8018066:	a3a0      	add	r3, pc, #640	; (adr r3, 80182e8 <__ieee754_rem_pio2+0x318>)
 8018068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801806c:	4604      	mov	r4, r0
 801806e:	460d      	mov	r5, r1
 8018070:	f7e8 f90a 	bl	8000288 <__aeabi_dsub>
 8018074:	4602      	mov	r2, r0
 8018076:	460b      	mov	r3, r1
 8018078:	e9ca 2300 	strd	r2, r3, [sl]
 801807c:	4620      	mov	r0, r4
 801807e:	4629      	mov	r1, r5
 8018080:	f7e8 f902 	bl	8000288 <__aeabi_dsub>
 8018084:	a398      	add	r3, pc, #608	; (adr r3, 80182e8 <__ieee754_rem_pio2+0x318>)
 8018086:	e9d3 2300 	ldrd	r2, r3, [r3]
 801808a:	e7db      	b.n	8018044 <__ieee754_rem_pio2+0x74>
 801808c:	f7e8 f8fe 	bl	800028c <__adddf3>
 8018090:	45b0      	cmp	r8, r6
 8018092:	4604      	mov	r4, r0
 8018094:	460d      	mov	r5, r1
 8018096:	d016      	beq.n	80180c6 <__ieee754_rem_pio2+0xf6>
 8018098:	a38f      	add	r3, pc, #572	; (adr r3, 80182d8 <__ieee754_rem_pio2+0x308>)
 801809a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801809e:	f7e8 f8f5 	bl	800028c <__adddf3>
 80180a2:	4602      	mov	r2, r0
 80180a4:	460b      	mov	r3, r1
 80180a6:	e9ca 2300 	strd	r2, r3, [sl]
 80180aa:	4620      	mov	r0, r4
 80180ac:	4629      	mov	r1, r5
 80180ae:	f7e8 f8eb 	bl	8000288 <__aeabi_dsub>
 80180b2:	a389      	add	r3, pc, #548	; (adr r3, 80182d8 <__ieee754_rem_pio2+0x308>)
 80180b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180b8:	f7e8 f8e8 	bl	800028c <__adddf3>
 80180bc:	f04f 3bff 	mov.w	fp, #4294967295
 80180c0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80180c4:	e7c4      	b.n	8018050 <__ieee754_rem_pio2+0x80>
 80180c6:	a386      	add	r3, pc, #536	; (adr r3, 80182e0 <__ieee754_rem_pio2+0x310>)
 80180c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180cc:	f7e8 f8de 	bl	800028c <__adddf3>
 80180d0:	a385      	add	r3, pc, #532	; (adr r3, 80182e8 <__ieee754_rem_pio2+0x318>)
 80180d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180d6:	4604      	mov	r4, r0
 80180d8:	460d      	mov	r5, r1
 80180da:	f7e8 f8d7 	bl	800028c <__adddf3>
 80180de:	4602      	mov	r2, r0
 80180e0:	460b      	mov	r3, r1
 80180e2:	e9ca 2300 	strd	r2, r3, [sl]
 80180e6:	4620      	mov	r0, r4
 80180e8:	4629      	mov	r1, r5
 80180ea:	f7e8 f8cd 	bl	8000288 <__aeabi_dsub>
 80180ee:	a37e      	add	r3, pc, #504	; (adr r3, 80182e8 <__ieee754_rem_pio2+0x318>)
 80180f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180f4:	e7e0      	b.n	80180b8 <__ieee754_rem_pio2+0xe8>
 80180f6:	4b87      	ldr	r3, [pc, #540]	; (8018314 <__ieee754_rem_pio2+0x344>)
 80180f8:	4598      	cmp	r8, r3
 80180fa:	f300 80d8 	bgt.w	80182ae <__ieee754_rem_pio2+0x2de>
 80180fe:	f000 f96d 	bl	80183dc <fabs>
 8018102:	ec55 4b10 	vmov	r4, r5, d0
 8018106:	ee10 0a10 	vmov	r0, s0
 801810a:	a379      	add	r3, pc, #484	; (adr r3, 80182f0 <__ieee754_rem_pio2+0x320>)
 801810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018110:	4629      	mov	r1, r5
 8018112:	f7e8 fa71 	bl	80005f8 <__aeabi_dmul>
 8018116:	4b80      	ldr	r3, [pc, #512]	; (8018318 <__ieee754_rem_pio2+0x348>)
 8018118:	2200      	movs	r2, #0
 801811a:	f7e8 f8b7 	bl	800028c <__adddf3>
 801811e:	f7e8 fd1b 	bl	8000b58 <__aeabi_d2iz>
 8018122:	4683      	mov	fp, r0
 8018124:	f7e8 f9fe 	bl	8000524 <__aeabi_i2d>
 8018128:	4602      	mov	r2, r0
 801812a:	460b      	mov	r3, r1
 801812c:	ec43 2b18 	vmov	d8, r2, r3
 8018130:	a367      	add	r3, pc, #412	; (adr r3, 80182d0 <__ieee754_rem_pio2+0x300>)
 8018132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018136:	f7e8 fa5f 	bl	80005f8 <__aeabi_dmul>
 801813a:	4602      	mov	r2, r0
 801813c:	460b      	mov	r3, r1
 801813e:	4620      	mov	r0, r4
 8018140:	4629      	mov	r1, r5
 8018142:	f7e8 f8a1 	bl	8000288 <__aeabi_dsub>
 8018146:	a364      	add	r3, pc, #400	; (adr r3, 80182d8 <__ieee754_rem_pio2+0x308>)
 8018148:	e9d3 2300 	ldrd	r2, r3, [r3]
 801814c:	4606      	mov	r6, r0
 801814e:	460f      	mov	r7, r1
 8018150:	ec51 0b18 	vmov	r0, r1, d8
 8018154:	f7e8 fa50 	bl	80005f8 <__aeabi_dmul>
 8018158:	f1bb 0f1f 	cmp.w	fp, #31
 801815c:	4604      	mov	r4, r0
 801815e:	460d      	mov	r5, r1
 8018160:	dc0d      	bgt.n	801817e <__ieee754_rem_pio2+0x1ae>
 8018162:	4b6e      	ldr	r3, [pc, #440]	; (801831c <__ieee754_rem_pio2+0x34c>)
 8018164:	f10b 32ff 	add.w	r2, fp, #4294967295
 8018168:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801816c:	4543      	cmp	r3, r8
 801816e:	d006      	beq.n	801817e <__ieee754_rem_pio2+0x1ae>
 8018170:	4622      	mov	r2, r4
 8018172:	462b      	mov	r3, r5
 8018174:	4630      	mov	r0, r6
 8018176:	4639      	mov	r1, r7
 8018178:	f7e8 f886 	bl	8000288 <__aeabi_dsub>
 801817c:	e00e      	b.n	801819c <__ieee754_rem_pio2+0x1cc>
 801817e:	462b      	mov	r3, r5
 8018180:	4622      	mov	r2, r4
 8018182:	4630      	mov	r0, r6
 8018184:	4639      	mov	r1, r7
 8018186:	f7e8 f87f 	bl	8000288 <__aeabi_dsub>
 801818a:	ea4f 5328 	mov.w	r3, r8, asr #20
 801818e:	9303      	str	r3, [sp, #12]
 8018190:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8018194:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8018198:	2b10      	cmp	r3, #16
 801819a:	dc02      	bgt.n	80181a2 <__ieee754_rem_pio2+0x1d2>
 801819c:	e9ca 0100 	strd	r0, r1, [sl]
 80181a0:	e039      	b.n	8018216 <__ieee754_rem_pio2+0x246>
 80181a2:	a34f      	add	r3, pc, #316	; (adr r3, 80182e0 <__ieee754_rem_pio2+0x310>)
 80181a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181a8:	ec51 0b18 	vmov	r0, r1, d8
 80181ac:	f7e8 fa24 	bl	80005f8 <__aeabi_dmul>
 80181b0:	4604      	mov	r4, r0
 80181b2:	460d      	mov	r5, r1
 80181b4:	4602      	mov	r2, r0
 80181b6:	460b      	mov	r3, r1
 80181b8:	4630      	mov	r0, r6
 80181ba:	4639      	mov	r1, r7
 80181bc:	f7e8 f864 	bl	8000288 <__aeabi_dsub>
 80181c0:	4602      	mov	r2, r0
 80181c2:	460b      	mov	r3, r1
 80181c4:	4680      	mov	r8, r0
 80181c6:	4689      	mov	r9, r1
 80181c8:	4630      	mov	r0, r6
 80181ca:	4639      	mov	r1, r7
 80181cc:	f7e8 f85c 	bl	8000288 <__aeabi_dsub>
 80181d0:	4622      	mov	r2, r4
 80181d2:	462b      	mov	r3, r5
 80181d4:	f7e8 f858 	bl	8000288 <__aeabi_dsub>
 80181d8:	a343      	add	r3, pc, #268	; (adr r3, 80182e8 <__ieee754_rem_pio2+0x318>)
 80181da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80181de:	4604      	mov	r4, r0
 80181e0:	460d      	mov	r5, r1
 80181e2:	ec51 0b18 	vmov	r0, r1, d8
 80181e6:	f7e8 fa07 	bl	80005f8 <__aeabi_dmul>
 80181ea:	4622      	mov	r2, r4
 80181ec:	462b      	mov	r3, r5
 80181ee:	f7e8 f84b 	bl	8000288 <__aeabi_dsub>
 80181f2:	4602      	mov	r2, r0
 80181f4:	460b      	mov	r3, r1
 80181f6:	4604      	mov	r4, r0
 80181f8:	460d      	mov	r5, r1
 80181fa:	4640      	mov	r0, r8
 80181fc:	4649      	mov	r1, r9
 80181fe:	f7e8 f843 	bl	8000288 <__aeabi_dsub>
 8018202:	9a03      	ldr	r2, [sp, #12]
 8018204:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8018208:	1ad3      	subs	r3, r2, r3
 801820a:	2b31      	cmp	r3, #49	; 0x31
 801820c:	dc24      	bgt.n	8018258 <__ieee754_rem_pio2+0x288>
 801820e:	e9ca 0100 	strd	r0, r1, [sl]
 8018212:	4646      	mov	r6, r8
 8018214:	464f      	mov	r7, r9
 8018216:	e9da 8900 	ldrd	r8, r9, [sl]
 801821a:	4630      	mov	r0, r6
 801821c:	4642      	mov	r2, r8
 801821e:	464b      	mov	r3, r9
 8018220:	4639      	mov	r1, r7
 8018222:	f7e8 f831 	bl	8000288 <__aeabi_dsub>
 8018226:	462b      	mov	r3, r5
 8018228:	4622      	mov	r2, r4
 801822a:	f7e8 f82d 	bl	8000288 <__aeabi_dsub>
 801822e:	9b02      	ldr	r3, [sp, #8]
 8018230:	2b00      	cmp	r3, #0
 8018232:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8018236:	f6bf af0b 	bge.w	8018050 <__ieee754_rem_pio2+0x80>
 801823a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801823e:	f8ca 3004 	str.w	r3, [sl, #4]
 8018242:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018246:	f8ca 8000 	str.w	r8, [sl]
 801824a:	f8ca 0008 	str.w	r0, [sl, #8]
 801824e:	f8ca 300c 	str.w	r3, [sl, #12]
 8018252:	f1cb 0b00 	rsb	fp, fp, #0
 8018256:	e6fb      	b.n	8018050 <__ieee754_rem_pio2+0x80>
 8018258:	a327      	add	r3, pc, #156	; (adr r3, 80182f8 <__ieee754_rem_pio2+0x328>)
 801825a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801825e:	ec51 0b18 	vmov	r0, r1, d8
 8018262:	f7e8 f9c9 	bl	80005f8 <__aeabi_dmul>
 8018266:	4604      	mov	r4, r0
 8018268:	460d      	mov	r5, r1
 801826a:	4602      	mov	r2, r0
 801826c:	460b      	mov	r3, r1
 801826e:	4640      	mov	r0, r8
 8018270:	4649      	mov	r1, r9
 8018272:	f7e8 f809 	bl	8000288 <__aeabi_dsub>
 8018276:	4602      	mov	r2, r0
 8018278:	460b      	mov	r3, r1
 801827a:	4606      	mov	r6, r0
 801827c:	460f      	mov	r7, r1
 801827e:	4640      	mov	r0, r8
 8018280:	4649      	mov	r1, r9
 8018282:	f7e8 f801 	bl	8000288 <__aeabi_dsub>
 8018286:	4622      	mov	r2, r4
 8018288:	462b      	mov	r3, r5
 801828a:	f7e7 fffd 	bl	8000288 <__aeabi_dsub>
 801828e:	a31c      	add	r3, pc, #112	; (adr r3, 8018300 <__ieee754_rem_pio2+0x330>)
 8018290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018294:	4604      	mov	r4, r0
 8018296:	460d      	mov	r5, r1
 8018298:	ec51 0b18 	vmov	r0, r1, d8
 801829c:	f7e8 f9ac 	bl	80005f8 <__aeabi_dmul>
 80182a0:	4622      	mov	r2, r4
 80182a2:	462b      	mov	r3, r5
 80182a4:	f7e7 fff0 	bl	8000288 <__aeabi_dsub>
 80182a8:	4604      	mov	r4, r0
 80182aa:	460d      	mov	r5, r1
 80182ac:	e760      	b.n	8018170 <__ieee754_rem_pio2+0x1a0>
 80182ae:	4b1c      	ldr	r3, [pc, #112]	; (8018320 <__ieee754_rem_pio2+0x350>)
 80182b0:	4598      	cmp	r8, r3
 80182b2:	dd37      	ble.n	8018324 <__ieee754_rem_pio2+0x354>
 80182b4:	ee10 2a10 	vmov	r2, s0
 80182b8:	462b      	mov	r3, r5
 80182ba:	4620      	mov	r0, r4
 80182bc:	4629      	mov	r1, r5
 80182be:	f7e7 ffe3 	bl	8000288 <__aeabi_dsub>
 80182c2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80182c6:	e9ca 0100 	strd	r0, r1, [sl]
 80182ca:	e695      	b.n	8017ff8 <__ieee754_rem_pio2+0x28>
 80182cc:	f3af 8000 	nop.w
 80182d0:	54400000 	.word	0x54400000
 80182d4:	3ff921fb 	.word	0x3ff921fb
 80182d8:	1a626331 	.word	0x1a626331
 80182dc:	3dd0b461 	.word	0x3dd0b461
 80182e0:	1a600000 	.word	0x1a600000
 80182e4:	3dd0b461 	.word	0x3dd0b461
 80182e8:	2e037073 	.word	0x2e037073
 80182ec:	3ba3198a 	.word	0x3ba3198a
 80182f0:	6dc9c883 	.word	0x6dc9c883
 80182f4:	3fe45f30 	.word	0x3fe45f30
 80182f8:	2e000000 	.word	0x2e000000
 80182fc:	3ba3198a 	.word	0x3ba3198a
 8018300:	252049c1 	.word	0x252049c1
 8018304:	397b839a 	.word	0x397b839a
 8018308:	3fe921fb 	.word	0x3fe921fb
 801830c:	4002d97b 	.word	0x4002d97b
 8018310:	3ff921fb 	.word	0x3ff921fb
 8018314:	413921fb 	.word	0x413921fb
 8018318:	3fe00000 	.word	0x3fe00000
 801831c:	0801b070 	.word	0x0801b070
 8018320:	7fefffff 	.word	0x7fefffff
 8018324:	ea4f 5628 	mov.w	r6, r8, asr #20
 8018328:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 801832c:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 8018330:	4620      	mov	r0, r4
 8018332:	460d      	mov	r5, r1
 8018334:	f7e8 fc10 	bl	8000b58 <__aeabi_d2iz>
 8018338:	f7e8 f8f4 	bl	8000524 <__aeabi_i2d>
 801833c:	4602      	mov	r2, r0
 801833e:	460b      	mov	r3, r1
 8018340:	4620      	mov	r0, r4
 8018342:	4629      	mov	r1, r5
 8018344:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8018348:	f7e7 ff9e 	bl	8000288 <__aeabi_dsub>
 801834c:	4b21      	ldr	r3, [pc, #132]	; (80183d4 <__ieee754_rem_pio2+0x404>)
 801834e:	2200      	movs	r2, #0
 8018350:	f7e8 f952 	bl	80005f8 <__aeabi_dmul>
 8018354:	460d      	mov	r5, r1
 8018356:	4604      	mov	r4, r0
 8018358:	f7e8 fbfe 	bl	8000b58 <__aeabi_d2iz>
 801835c:	f7e8 f8e2 	bl	8000524 <__aeabi_i2d>
 8018360:	4602      	mov	r2, r0
 8018362:	460b      	mov	r3, r1
 8018364:	4620      	mov	r0, r4
 8018366:	4629      	mov	r1, r5
 8018368:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801836c:	f7e7 ff8c 	bl	8000288 <__aeabi_dsub>
 8018370:	4b18      	ldr	r3, [pc, #96]	; (80183d4 <__ieee754_rem_pio2+0x404>)
 8018372:	2200      	movs	r2, #0
 8018374:	f7e8 f940 	bl	80005f8 <__aeabi_dmul>
 8018378:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801837c:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8018380:	2703      	movs	r7, #3
 8018382:	2400      	movs	r4, #0
 8018384:	2500      	movs	r5, #0
 8018386:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 801838a:	4622      	mov	r2, r4
 801838c:	462b      	mov	r3, r5
 801838e:	46b9      	mov	r9, r7
 8018390:	3f01      	subs	r7, #1
 8018392:	f7e8 fb99 	bl	8000ac8 <__aeabi_dcmpeq>
 8018396:	2800      	cmp	r0, #0
 8018398:	d1f5      	bne.n	8018386 <__ieee754_rem_pio2+0x3b6>
 801839a:	4b0f      	ldr	r3, [pc, #60]	; (80183d8 <__ieee754_rem_pio2+0x408>)
 801839c:	9301      	str	r3, [sp, #4]
 801839e:	2302      	movs	r3, #2
 80183a0:	9300      	str	r3, [sp, #0]
 80183a2:	4632      	mov	r2, r6
 80183a4:	464b      	mov	r3, r9
 80183a6:	4651      	mov	r1, sl
 80183a8:	a804      	add	r0, sp, #16
 80183aa:	f000 f911 	bl	80185d0 <__kernel_rem_pio2>
 80183ae:	9b02      	ldr	r3, [sp, #8]
 80183b0:	2b00      	cmp	r3, #0
 80183b2:	4683      	mov	fp, r0
 80183b4:	f6bf ae4c 	bge.w	8018050 <__ieee754_rem_pio2+0x80>
 80183b8:	e9da 2100 	ldrd	r2, r1, [sl]
 80183bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80183c0:	e9ca 2300 	strd	r2, r3, [sl]
 80183c4:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 80183c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80183cc:	e9ca 2302 	strd	r2, r3, [sl, #8]
 80183d0:	e73f      	b.n	8018252 <__ieee754_rem_pio2+0x282>
 80183d2:	bf00      	nop
 80183d4:	41700000 	.word	0x41700000
 80183d8:	0801b0f0 	.word	0x0801b0f0

080183dc <fabs>:
 80183dc:	ec51 0b10 	vmov	r0, r1, d0
 80183e0:	ee10 2a10 	vmov	r2, s0
 80183e4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80183e8:	ec43 2b10 	vmov	d0, r2, r3
 80183ec:	4770      	bx	lr
	...

080183f0 <__ieee754_expf>:
 80183f0:	ee10 2a10 	vmov	r2, s0
 80183f4:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 80183f8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80183fc:	d902      	bls.n	8018404 <__ieee754_expf+0x14>
 80183fe:	ee30 0a00 	vadd.f32	s0, s0, s0
 8018402:	4770      	bx	lr
 8018404:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8018408:	d106      	bne.n	8018418 <__ieee754_expf+0x28>
 801840a:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8018544 <__ieee754_expf+0x154>
 801840e:	2900      	cmp	r1, #0
 8018410:	bf18      	it	ne
 8018412:	eeb0 0a67 	vmovne.f32	s0, s15
 8018416:	4770      	bx	lr
 8018418:	484b      	ldr	r0, [pc, #300]	; (8018548 <__ieee754_expf+0x158>)
 801841a:	4282      	cmp	r2, r0
 801841c:	dd02      	ble.n	8018424 <__ieee754_expf+0x34>
 801841e:	2000      	movs	r0, #0
 8018420:	f000 b8d0 	b.w	80185c4 <__math_oflowf>
 8018424:	2a00      	cmp	r2, #0
 8018426:	da05      	bge.n	8018434 <__ieee754_expf+0x44>
 8018428:	4a48      	ldr	r2, [pc, #288]	; (801854c <__ieee754_expf+0x15c>)
 801842a:	4293      	cmp	r3, r2
 801842c:	d902      	bls.n	8018434 <__ieee754_expf+0x44>
 801842e:	2000      	movs	r0, #0
 8018430:	f000 b8c2 	b.w	80185b8 <__math_uflowf>
 8018434:	4a46      	ldr	r2, [pc, #280]	; (8018550 <__ieee754_expf+0x160>)
 8018436:	4293      	cmp	r3, r2
 8018438:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801843c:	d952      	bls.n	80184e4 <__ieee754_expf+0xf4>
 801843e:	4a45      	ldr	r2, [pc, #276]	; (8018554 <__ieee754_expf+0x164>)
 8018440:	4293      	cmp	r3, r2
 8018442:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8018446:	d834      	bhi.n	80184b2 <__ieee754_expf+0xc2>
 8018448:	4b43      	ldr	r3, [pc, #268]	; (8018558 <__ieee754_expf+0x168>)
 801844a:	4413      	add	r3, r2
 801844c:	ed93 7a00 	vldr	s14, [r3]
 8018450:	4b42      	ldr	r3, [pc, #264]	; (801855c <__ieee754_expf+0x16c>)
 8018452:	4413      	add	r3, r2
 8018454:	ee30 7a47 	vsub.f32	s14, s0, s14
 8018458:	f1c1 0201 	rsb	r2, r1, #1
 801845c:	edd3 7a00 	vldr	s15, [r3]
 8018460:	1a52      	subs	r2, r2, r1
 8018462:	ee37 0a67 	vsub.f32	s0, s14, s15
 8018466:	ee20 6a00 	vmul.f32	s12, s0, s0
 801846a:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8018560 <__ieee754_expf+0x170>
 801846e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8018564 <__ieee754_expf+0x174>
 8018472:	eee6 6a05 	vfma.f32	s13, s12, s10
 8018476:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8018568 <__ieee754_expf+0x178>
 801847a:	eea6 5a86 	vfma.f32	s10, s13, s12
 801847e:	eddf 6a3b 	vldr	s13, [pc, #236]	; 801856c <__ieee754_expf+0x17c>
 8018482:	eee5 6a06 	vfma.f32	s13, s10, s12
 8018486:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8018570 <__ieee754_expf+0x180>
 801848a:	eea6 5a86 	vfma.f32	s10, s13, s12
 801848e:	eef0 6a40 	vmov.f32	s13, s0
 8018492:	eee5 6a46 	vfms.f32	s13, s10, s12
 8018496:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 801849a:	ee20 5a26 	vmul.f32	s10, s0, s13
 801849e:	bb92      	cbnz	r2, 8018506 <__ieee754_expf+0x116>
 80184a0:	ee76 6ac6 	vsub.f32	s13, s13, s12
 80184a4:	eec5 7a26 	vdiv.f32	s15, s10, s13
 80184a8:	ee37 0ac0 	vsub.f32	s0, s15, s0
 80184ac:	ee35 0ac0 	vsub.f32	s0, s11, s0
 80184b0:	4770      	bx	lr
 80184b2:	4b30      	ldr	r3, [pc, #192]	; (8018574 <__ieee754_expf+0x184>)
 80184b4:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8018578 <__ieee754_expf+0x188>
 80184b8:	eddf 6a30 	vldr	s13, [pc, #192]	; 801857c <__ieee754_expf+0x18c>
 80184bc:	4413      	add	r3, r2
 80184be:	edd3 7a00 	vldr	s15, [r3]
 80184c2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80184c6:	eeb0 7a40 	vmov.f32	s14, s0
 80184ca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80184ce:	ee17 2a90 	vmov	r2, s15
 80184d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80184d6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80184da:	eddf 6a29 	vldr	s13, [pc, #164]	; 8018580 <__ieee754_expf+0x190>
 80184de:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80184e2:	e7be      	b.n	8018462 <__ieee754_expf+0x72>
 80184e4:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 80184e8:	d20b      	bcs.n	8018502 <__ieee754_expf+0x112>
 80184ea:	eddf 6a26 	vldr	s13, [pc, #152]	; 8018584 <__ieee754_expf+0x194>
 80184ee:	ee70 6a26 	vadd.f32	s13, s0, s13
 80184f2:	eef4 6ae5 	vcmpe.f32	s13, s11
 80184f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80184fa:	dd02      	ble.n	8018502 <__ieee754_expf+0x112>
 80184fc:	ee30 0a25 	vadd.f32	s0, s0, s11
 8018500:	4770      	bx	lr
 8018502:	2200      	movs	r2, #0
 8018504:	e7af      	b.n	8018466 <__ieee754_expf+0x76>
 8018506:	ee36 6a66 	vsub.f32	s12, s12, s13
 801850a:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 801850e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8018512:	bfb8      	it	lt
 8018514:	3264      	addlt	r2, #100	; 0x64
 8018516:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801851a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801851e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8018522:	ee17 3a90 	vmov	r3, s15
 8018526:	bfab      	itete	ge
 8018528:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 801852c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8018530:	ee00 3a10 	vmovge	s0, r3
 8018534:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8018588 <__ieee754_expf+0x198>
 8018538:	bfbc      	itt	lt
 801853a:	ee00 3a10 	vmovlt	s0, r3
 801853e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8018542:	4770      	bx	lr
 8018544:	00000000 	.word	0x00000000
 8018548:	42b17217 	.word	0x42b17217
 801854c:	42cff1b5 	.word	0x42cff1b5
 8018550:	3eb17218 	.word	0x3eb17218
 8018554:	3f851591 	.word	0x3f851591
 8018558:	0801b200 	.word	0x0801b200
 801855c:	0801b208 	.word	0x0801b208
 8018560:	3331bb4c 	.word	0x3331bb4c
 8018564:	b5ddea0e 	.word	0xb5ddea0e
 8018568:	388ab355 	.word	0x388ab355
 801856c:	bb360b61 	.word	0xbb360b61
 8018570:	3e2aaaab 	.word	0x3e2aaaab
 8018574:	0801b1f8 	.word	0x0801b1f8
 8018578:	3fb8aa3b 	.word	0x3fb8aa3b
 801857c:	3f317180 	.word	0x3f317180
 8018580:	3717f7d1 	.word	0x3717f7d1
 8018584:	7149f2ca 	.word	0x7149f2ca
 8018588:	0d800000 	.word	0x0d800000

0801858c <with_errnof>:
 801858c:	b513      	push	{r0, r1, r4, lr}
 801858e:	4604      	mov	r4, r0
 8018590:	ed8d 0a01 	vstr	s0, [sp, #4]
 8018594:	f7fc fda0 	bl	80150d8 <__errno>
 8018598:	ed9d 0a01 	vldr	s0, [sp, #4]
 801859c:	6004      	str	r4, [r0, #0]
 801859e:	b002      	add	sp, #8
 80185a0:	bd10      	pop	{r4, pc}

080185a2 <xflowf>:
 80185a2:	b130      	cbz	r0, 80185b2 <xflowf+0x10>
 80185a4:	eef1 7a40 	vneg.f32	s15, s0
 80185a8:	ee27 0a80 	vmul.f32	s0, s15, s0
 80185ac:	2022      	movs	r0, #34	; 0x22
 80185ae:	f7ff bfed 	b.w	801858c <with_errnof>
 80185b2:	eef0 7a40 	vmov.f32	s15, s0
 80185b6:	e7f7      	b.n	80185a8 <xflowf+0x6>

080185b8 <__math_uflowf>:
 80185b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80185c0 <__math_uflowf+0x8>
 80185bc:	f7ff bff1 	b.w	80185a2 <xflowf>
 80185c0:	10000000 	.word	0x10000000

080185c4 <__math_oflowf>:
 80185c4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80185cc <__math_oflowf+0x8>
 80185c8:	f7ff bfeb 	b.w	80185a2 <xflowf>
 80185cc:	70000000 	.word	0x70000000

080185d0 <__kernel_rem_pio2>:
 80185d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80185d4:	ed2d 8b02 	vpush	{d8}
 80185d8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80185dc:	f112 0f14 	cmn.w	r2, #20
 80185e0:	9306      	str	r3, [sp, #24]
 80185e2:	9104      	str	r1, [sp, #16]
 80185e4:	4bc2      	ldr	r3, [pc, #776]	; (80188f0 <__kernel_rem_pio2+0x320>)
 80185e6:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80185e8:	9009      	str	r0, [sp, #36]	; 0x24
 80185ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80185ee:	9300      	str	r3, [sp, #0]
 80185f0:	9b06      	ldr	r3, [sp, #24]
 80185f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80185f6:	bfa8      	it	ge
 80185f8:	1ed4      	subge	r4, r2, #3
 80185fa:	9305      	str	r3, [sp, #20]
 80185fc:	bfb2      	itee	lt
 80185fe:	2400      	movlt	r4, #0
 8018600:	2318      	movge	r3, #24
 8018602:	fb94 f4f3 	sdivge	r4, r4, r3
 8018606:	f06f 0317 	mvn.w	r3, #23
 801860a:	fb04 3303 	mla	r3, r4, r3, r3
 801860e:	eb03 0a02 	add.w	sl, r3, r2
 8018612:	9b00      	ldr	r3, [sp, #0]
 8018614:	9a05      	ldr	r2, [sp, #20]
 8018616:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 80188e0 <__kernel_rem_pio2+0x310>
 801861a:	eb03 0802 	add.w	r8, r3, r2
 801861e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8018620:	1aa7      	subs	r7, r4, r2
 8018622:	ae20      	add	r6, sp, #128	; 0x80
 8018624:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8018628:	2500      	movs	r5, #0
 801862a:	4545      	cmp	r5, r8
 801862c:	dd13      	ble.n	8018656 <__kernel_rem_pio2+0x86>
 801862e:	9b06      	ldr	r3, [sp, #24]
 8018630:	aa20      	add	r2, sp, #128	; 0x80
 8018632:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8018636:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801863a:	f04f 0800 	mov.w	r8, #0
 801863e:	9b00      	ldr	r3, [sp, #0]
 8018640:	4598      	cmp	r8, r3
 8018642:	dc31      	bgt.n	80186a8 <__kernel_rem_pio2+0xd8>
 8018644:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 80188e0 <__kernel_rem_pio2+0x310>
 8018648:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801864c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8018650:	462f      	mov	r7, r5
 8018652:	2600      	movs	r6, #0
 8018654:	e01b      	b.n	801868e <__kernel_rem_pio2+0xbe>
 8018656:	42ef      	cmn	r7, r5
 8018658:	d407      	bmi.n	801866a <__kernel_rem_pio2+0x9a>
 801865a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801865e:	f7e7 ff61 	bl	8000524 <__aeabi_i2d>
 8018662:	e8e6 0102 	strd	r0, r1, [r6], #8
 8018666:	3501      	adds	r5, #1
 8018668:	e7df      	b.n	801862a <__kernel_rem_pio2+0x5a>
 801866a:	ec51 0b18 	vmov	r0, r1, d8
 801866e:	e7f8      	b.n	8018662 <__kernel_rem_pio2+0x92>
 8018670:	e9d7 2300 	ldrd	r2, r3, [r7]
 8018674:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8018678:	f7e7 ffbe 	bl	80005f8 <__aeabi_dmul>
 801867c:	4602      	mov	r2, r0
 801867e:	460b      	mov	r3, r1
 8018680:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018684:	f7e7 fe02 	bl	800028c <__adddf3>
 8018688:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801868c:	3601      	adds	r6, #1
 801868e:	9b05      	ldr	r3, [sp, #20]
 8018690:	429e      	cmp	r6, r3
 8018692:	f1a7 0708 	sub.w	r7, r7, #8
 8018696:	ddeb      	ble.n	8018670 <__kernel_rem_pio2+0xa0>
 8018698:	ed9d 7b02 	vldr	d7, [sp, #8]
 801869c:	f108 0801 	add.w	r8, r8, #1
 80186a0:	ecab 7b02 	vstmia	fp!, {d7}
 80186a4:	3508      	adds	r5, #8
 80186a6:	e7ca      	b.n	801863e <__kernel_rem_pio2+0x6e>
 80186a8:	9b00      	ldr	r3, [sp, #0]
 80186aa:	aa0c      	add	r2, sp, #48	; 0x30
 80186ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80186b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80186b2:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80186b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80186b8:	9c00      	ldr	r4, [sp, #0]
 80186ba:	930a      	str	r3, [sp, #40]	; 0x28
 80186bc:	00e3      	lsls	r3, r4, #3
 80186be:	9308      	str	r3, [sp, #32]
 80186c0:	ab98      	add	r3, sp, #608	; 0x260
 80186c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80186c6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80186ca:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80186ce:	ab70      	add	r3, sp, #448	; 0x1c0
 80186d0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80186d4:	46c3      	mov	fp, r8
 80186d6:	46a1      	mov	r9, r4
 80186d8:	f1b9 0f00 	cmp.w	r9, #0
 80186dc:	f1a5 0508 	sub.w	r5, r5, #8
 80186e0:	dc77      	bgt.n	80187d2 <__kernel_rem_pio2+0x202>
 80186e2:	ec47 6b10 	vmov	d0, r6, r7
 80186e6:	4650      	mov	r0, sl
 80186e8:	f000 fac2 	bl	8018c70 <scalbn>
 80186ec:	ec57 6b10 	vmov	r6, r7, d0
 80186f0:	2200      	movs	r2, #0
 80186f2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80186f6:	ee10 0a10 	vmov	r0, s0
 80186fa:	4639      	mov	r1, r7
 80186fc:	f7e7 ff7c 	bl	80005f8 <__aeabi_dmul>
 8018700:	ec41 0b10 	vmov	d0, r0, r1
 8018704:	f7ff fa5c 	bl	8017bc0 <floor>
 8018708:	4b7a      	ldr	r3, [pc, #488]	; (80188f4 <__kernel_rem_pio2+0x324>)
 801870a:	ec51 0b10 	vmov	r0, r1, d0
 801870e:	2200      	movs	r2, #0
 8018710:	f7e7 ff72 	bl	80005f8 <__aeabi_dmul>
 8018714:	4602      	mov	r2, r0
 8018716:	460b      	mov	r3, r1
 8018718:	4630      	mov	r0, r6
 801871a:	4639      	mov	r1, r7
 801871c:	f7e7 fdb4 	bl	8000288 <__aeabi_dsub>
 8018720:	460f      	mov	r7, r1
 8018722:	4606      	mov	r6, r0
 8018724:	f7e8 fa18 	bl	8000b58 <__aeabi_d2iz>
 8018728:	9002      	str	r0, [sp, #8]
 801872a:	f7e7 fefb 	bl	8000524 <__aeabi_i2d>
 801872e:	4602      	mov	r2, r0
 8018730:	460b      	mov	r3, r1
 8018732:	4630      	mov	r0, r6
 8018734:	4639      	mov	r1, r7
 8018736:	f7e7 fda7 	bl	8000288 <__aeabi_dsub>
 801873a:	f1ba 0f00 	cmp.w	sl, #0
 801873e:	4606      	mov	r6, r0
 8018740:	460f      	mov	r7, r1
 8018742:	dd6d      	ble.n	8018820 <__kernel_rem_pio2+0x250>
 8018744:	1e61      	subs	r1, r4, #1
 8018746:	ab0c      	add	r3, sp, #48	; 0x30
 8018748:	9d02      	ldr	r5, [sp, #8]
 801874a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801874e:	f1ca 0018 	rsb	r0, sl, #24
 8018752:	fa43 f200 	asr.w	r2, r3, r0
 8018756:	4415      	add	r5, r2
 8018758:	4082      	lsls	r2, r0
 801875a:	1a9b      	subs	r3, r3, r2
 801875c:	aa0c      	add	r2, sp, #48	; 0x30
 801875e:	9502      	str	r5, [sp, #8]
 8018760:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8018764:	f1ca 0217 	rsb	r2, sl, #23
 8018768:	fa43 fb02 	asr.w	fp, r3, r2
 801876c:	f1bb 0f00 	cmp.w	fp, #0
 8018770:	dd65      	ble.n	801883e <__kernel_rem_pio2+0x26e>
 8018772:	9b02      	ldr	r3, [sp, #8]
 8018774:	2200      	movs	r2, #0
 8018776:	3301      	adds	r3, #1
 8018778:	9302      	str	r3, [sp, #8]
 801877a:	4615      	mov	r5, r2
 801877c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8018780:	4294      	cmp	r4, r2
 8018782:	f300 809f 	bgt.w	80188c4 <__kernel_rem_pio2+0x2f4>
 8018786:	f1ba 0f00 	cmp.w	sl, #0
 801878a:	dd07      	ble.n	801879c <__kernel_rem_pio2+0x1cc>
 801878c:	f1ba 0f01 	cmp.w	sl, #1
 8018790:	f000 80c1 	beq.w	8018916 <__kernel_rem_pio2+0x346>
 8018794:	f1ba 0f02 	cmp.w	sl, #2
 8018798:	f000 80c7 	beq.w	801892a <__kernel_rem_pio2+0x35a>
 801879c:	f1bb 0f02 	cmp.w	fp, #2
 80187a0:	d14d      	bne.n	801883e <__kernel_rem_pio2+0x26e>
 80187a2:	4632      	mov	r2, r6
 80187a4:	463b      	mov	r3, r7
 80187a6:	4954      	ldr	r1, [pc, #336]	; (80188f8 <__kernel_rem_pio2+0x328>)
 80187a8:	2000      	movs	r0, #0
 80187aa:	f7e7 fd6d 	bl	8000288 <__aeabi_dsub>
 80187ae:	4606      	mov	r6, r0
 80187b0:	460f      	mov	r7, r1
 80187b2:	2d00      	cmp	r5, #0
 80187b4:	d043      	beq.n	801883e <__kernel_rem_pio2+0x26e>
 80187b6:	4650      	mov	r0, sl
 80187b8:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 80188e8 <__kernel_rem_pio2+0x318>
 80187bc:	f000 fa58 	bl	8018c70 <scalbn>
 80187c0:	4630      	mov	r0, r6
 80187c2:	4639      	mov	r1, r7
 80187c4:	ec53 2b10 	vmov	r2, r3, d0
 80187c8:	f7e7 fd5e 	bl	8000288 <__aeabi_dsub>
 80187cc:	4606      	mov	r6, r0
 80187ce:	460f      	mov	r7, r1
 80187d0:	e035      	b.n	801883e <__kernel_rem_pio2+0x26e>
 80187d2:	4b4a      	ldr	r3, [pc, #296]	; (80188fc <__kernel_rem_pio2+0x32c>)
 80187d4:	2200      	movs	r2, #0
 80187d6:	4630      	mov	r0, r6
 80187d8:	4639      	mov	r1, r7
 80187da:	f7e7 ff0d 	bl	80005f8 <__aeabi_dmul>
 80187de:	f7e8 f9bb 	bl	8000b58 <__aeabi_d2iz>
 80187e2:	f7e7 fe9f 	bl	8000524 <__aeabi_i2d>
 80187e6:	4602      	mov	r2, r0
 80187e8:	460b      	mov	r3, r1
 80187ea:	ec43 2b18 	vmov	d8, r2, r3
 80187ee:	4b44      	ldr	r3, [pc, #272]	; (8018900 <__kernel_rem_pio2+0x330>)
 80187f0:	2200      	movs	r2, #0
 80187f2:	f7e7 ff01 	bl	80005f8 <__aeabi_dmul>
 80187f6:	4602      	mov	r2, r0
 80187f8:	460b      	mov	r3, r1
 80187fa:	4630      	mov	r0, r6
 80187fc:	4639      	mov	r1, r7
 80187fe:	f7e7 fd43 	bl	8000288 <__aeabi_dsub>
 8018802:	f7e8 f9a9 	bl	8000b58 <__aeabi_d2iz>
 8018806:	e9d5 2300 	ldrd	r2, r3, [r5]
 801880a:	f84b 0b04 	str.w	r0, [fp], #4
 801880e:	ec51 0b18 	vmov	r0, r1, d8
 8018812:	f7e7 fd3b 	bl	800028c <__adddf3>
 8018816:	f109 39ff 	add.w	r9, r9, #4294967295
 801881a:	4606      	mov	r6, r0
 801881c:	460f      	mov	r7, r1
 801881e:	e75b      	b.n	80186d8 <__kernel_rem_pio2+0x108>
 8018820:	d106      	bne.n	8018830 <__kernel_rem_pio2+0x260>
 8018822:	1e63      	subs	r3, r4, #1
 8018824:	aa0c      	add	r2, sp, #48	; 0x30
 8018826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801882a:	ea4f 5be3 	mov.w	fp, r3, asr #23
 801882e:	e79d      	b.n	801876c <__kernel_rem_pio2+0x19c>
 8018830:	4b34      	ldr	r3, [pc, #208]	; (8018904 <__kernel_rem_pio2+0x334>)
 8018832:	2200      	movs	r2, #0
 8018834:	f7e8 f966 	bl	8000b04 <__aeabi_dcmpge>
 8018838:	2800      	cmp	r0, #0
 801883a:	d140      	bne.n	80188be <__kernel_rem_pio2+0x2ee>
 801883c:	4683      	mov	fp, r0
 801883e:	2200      	movs	r2, #0
 8018840:	2300      	movs	r3, #0
 8018842:	4630      	mov	r0, r6
 8018844:	4639      	mov	r1, r7
 8018846:	f7e8 f93f 	bl	8000ac8 <__aeabi_dcmpeq>
 801884a:	2800      	cmp	r0, #0
 801884c:	f000 80c1 	beq.w	80189d2 <__kernel_rem_pio2+0x402>
 8018850:	1e65      	subs	r5, r4, #1
 8018852:	462b      	mov	r3, r5
 8018854:	2200      	movs	r2, #0
 8018856:	9900      	ldr	r1, [sp, #0]
 8018858:	428b      	cmp	r3, r1
 801885a:	da6d      	bge.n	8018938 <__kernel_rem_pio2+0x368>
 801885c:	2a00      	cmp	r2, #0
 801885e:	f000 808a 	beq.w	8018976 <__kernel_rem_pio2+0x3a6>
 8018862:	ab0c      	add	r3, sp, #48	; 0x30
 8018864:	f1aa 0a18 	sub.w	sl, sl, #24
 8018868:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801886c:	2b00      	cmp	r3, #0
 801886e:	f000 80ae 	beq.w	80189ce <__kernel_rem_pio2+0x3fe>
 8018872:	4650      	mov	r0, sl
 8018874:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80188e8 <__kernel_rem_pio2+0x318>
 8018878:	f000 f9fa 	bl	8018c70 <scalbn>
 801887c:	1c6b      	adds	r3, r5, #1
 801887e:	00da      	lsls	r2, r3, #3
 8018880:	9205      	str	r2, [sp, #20]
 8018882:	ec57 6b10 	vmov	r6, r7, d0
 8018886:	aa70      	add	r2, sp, #448	; 0x1c0
 8018888:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80188fc <__kernel_rem_pio2+0x32c>
 801888c:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8018890:	462c      	mov	r4, r5
 8018892:	f04f 0800 	mov.w	r8, #0
 8018896:	2c00      	cmp	r4, #0
 8018898:	f280 80d4 	bge.w	8018a44 <__kernel_rem_pio2+0x474>
 801889c:	462c      	mov	r4, r5
 801889e:	2c00      	cmp	r4, #0
 80188a0:	f2c0 8102 	blt.w	8018aa8 <__kernel_rem_pio2+0x4d8>
 80188a4:	4b18      	ldr	r3, [pc, #96]	; (8018908 <__kernel_rem_pio2+0x338>)
 80188a6:	461e      	mov	r6, r3
 80188a8:	ab70      	add	r3, sp, #448	; 0x1c0
 80188aa:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 80188ae:	1b2b      	subs	r3, r5, r4
 80188b0:	f04f 0900 	mov.w	r9, #0
 80188b4:	f04f 0a00 	mov.w	sl, #0
 80188b8:	2700      	movs	r7, #0
 80188ba:	9306      	str	r3, [sp, #24]
 80188bc:	e0e6      	b.n	8018a8c <__kernel_rem_pio2+0x4bc>
 80188be:	f04f 0b02 	mov.w	fp, #2
 80188c2:	e756      	b.n	8018772 <__kernel_rem_pio2+0x1a2>
 80188c4:	f8d8 3000 	ldr.w	r3, [r8]
 80188c8:	bb05      	cbnz	r5, 801890c <__kernel_rem_pio2+0x33c>
 80188ca:	b123      	cbz	r3, 80188d6 <__kernel_rem_pio2+0x306>
 80188cc:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80188d0:	f8c8 3000 	str.w	r3, [r8]
 80188d4:	2301      	movs	r3, #1
 80188d6:	3201      	adds	r2, #1
 80188d8:	f108 0804 	add.w	r8, r8, #4
 80188dc:	461d      	mov	r5, r3
 80188de:	e74f      	b.n	8018780 <__kernel_rem_pio2+0x1b0>
	...
 80188ec:	3ff00000 	.word	0x3ff00000
 80188f0:	0801b250 	.word	0x0801b250
 80188f4:	40200000 	.word	0x40200000
 80188f8:	3ff00000 	.word	0x3ff00000
 80188fc:	3e700000 	.word	0x3e700000
 8018900:	41700000 	.word	0x41700000
 8018904:	3fe00000 	.word	0x3fe00000
 8018908:	0801b210 	.word	0x0801b210
 801890c:	1acb      	subs	r3, r1, r3
 801890e:	f8c8 3000 	str.w	r3, [r8]
 8018912:	462b      	mov	r3, r5
 8018914:	e7df      	b.n	80188d6 <__kernel_rem_pio2+0x306>
 8018916:	1e62      	subs	r2, r4, #1
 8018918:	ab0c      	add	r3, sp, #48	; 0x30
 801891a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801891e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8018922:	a90c      	add	r1, sp, #48	; 0x30
 8018924:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8018928:	e738      	b.n	801879c <__kernel_rem_pio2+0x1cc>
 801892a:	1e62      	subs	r2, r4, #1
 801892c:	ab0c      	add	r3, sp, #48	; 0x30
 801892e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018932:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8018936:	e7f4      	b.n	8018922 <__kernel_rem_pio2+0x352>
 8018938:	a90c      	add	r1, sp, #48	; 0x30
 801893a:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801893e:	3b01      	subs	r3, #1
 8018940:	430a      	orrs	r2, r1
 8018942:	e788      	b.n	8018856 <__kernel_rem_pio2+0x286>
 8018944:	3301      	adds	r3, #1
 8018946:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801894a:	2900      	cmp	r1, #0
 801894c:	d0fa      	beq.n	8018944 <__kernel_rem_pio2+0x374>
 801894e:	9a08      	ldr	r2, [sp, #32]
 8018950:	f502 7218 	add.w	r2, r2, #608	; 0x260
 8018954:	446a      	add	r2, sp
 8018956:	3a98      	subs	r2, #152	; 0x98
 8018958:	9208      	str	r2, [sp, #32]
 801895a:	9a06      	ldr	r2, [sp, #24]
 801895c:	a920      	add	r1, sp, #128	; 0x80
 801895e:	18a2      	adds	r2, r4, r2
 8018960:	18e3      	adds	r3, r4, r3
 8018962:	f104 0801 	add.w	r8, r4, #1
 8018966:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 801896a:	9302      	str	r3, [sp, #8]
 801896c:	9b02      	ldr	r3, [sp, #8]
 801896e:	4543      	cmp	r3, r8
 8018970:	da04      	bge.n	801897c <__kernel_rem_pio2+0x3ac>
 8018972:	461c      	mov	r4, r3
 8018974:	e6a2      	b.n	80186bc <__kernel_rem_pio2+0xec>
 8018976:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018978:	2301      	movs	r3, #1
 801897a:	e7e4      	b.n	8018946 <__kernel_rem_pio2+0x376>
 801897c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801897e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8018982:	f7e7 fdcf 	bl	8000524 <__aeabi_i2d>
 8018986:	e8e5 0102 	strd	r0, r1, [r5], #8
 801898a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801898c:	46ab      	mov	fp, r5
 801898e:	461c      	mov	r4, r3
 8018990:	f04f 0900 	mov.w	r9, #0
 8018994:	2600      	movs	r6, #0
 8018996:	2700      	movs	r7, #0
 8018998:	9b05      	ldr	r3, [sp, #20]
 801899a:	4599      	cmp	r9, r3
 801899c:	dd06      	ble.n	80189ac <__kernel_rem_pio2+0x3dc>
 801899e:	9b08      	ldr	r3, [sp, #32]
 80189a0:	e8e3 6702 	strd	r6, r7, [r3], #8
 80189a4:	f108 0801 	add.w	r8, r8, #1
 80189a8:	9308      	str	r3, [sp, #32]
 80189aa:	e7df      	b.n	801896c <__kernel_rem_pio2+0x39c>
 80189ac:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80189b0:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80189b4:	f7e7 fe20 	bl	80005f8 <__aeabi_dmul>
 80189b8:	4602      	mov	r2, r0
 80189ba:	460b      	mov	r3, r1
 80189bc:	4630      	mov	r0, r6
 80189be:	4639      	mov	r1, r7
 80189c0:	f7e7 fc64 	bl	800028c <__adddf3>
 80189c4:	f109 0901 	add.w	r9, r9, #1
 80189c8:	4606      	mov	r6, r0
 80189ca:	460f      	mov	r7, r1
 80189cc:	e7e4      	b.n	8018998 <__kernel_rem_pio2+0x3c8>
 80189ce:	3d01      	subs	r5, #1
 80189d0:	e747      	b.n	8018862 <__kernel_rem_pio2+0x292>
 80189d2:	ec47 6b10 	vmov	d0, r6, r7
 80189d6:	f1ca 0000 	rsb	r0, sl, #0
 80189da:	f000 f949 	bl	8018c70 <scalbn>
 80189de:	ec57 6b10 	vmov	r6, r7, d0
 80189e2:	4ba0      	ldr	r3, [pc, #640]	; (8018c64 <__kernel_rem_pio2+0x694>)
 80189e4:	ee10 0a10 	vmov	r0, s0
 80189e8:	2200      	movs	r2, #0
 80189ea:	4639      	mov	r1, r7
 80189ec:	f7e8 f88a 	bl	8000b04 <__aeabi_dcmpge>
 80189f0:	b1f8      	cbz	r0, 8018a32 <__kernel_rem_pio2+0x462>
 80189f2:	4b9d      	ldr	r3, [pc, #628]	; (8018c68 <__kernel_rem_pio2+0x698>)
 80189f4:	2200      	movs	r2, #0
 80189f6:	4630      	mov	r0, r6
 80189f8:	4639      	mov	r1, r7
 80189fa:	f7e7 fdfd 	bl	80005f8 <__aeabi_dmul>
 80189fe:	f7e8 f8ab 	bl	8000b58 <__aeabi_d2iz>
 8018a02:	4680      	mov	r8, r0
 8018a04:	f7e7 fd8e 	bl	8000524 <__aeabi_i2d>
 8018a08:	4b96      	ldr	r3, [pc, #600]	; (8018c64 <__kernel_rem_pio2+0x694>)
 8018a0a:	2200      	movs	r2, #0
 8018a0c:	f7e7 fdf4 	bl	80005f8 <__aeabi_dmul>
 8018a10:	460b      	mov	r3, r1
 8018a12:	4602      	mov	r2, r0
 8018a14:	4639      	mov	r1, r7
 8018a16:	4630      	mov	r0, r6
 8018a18:	f7e7 fc36 	bl	8000288 <__aeabi_dsub>
 8018a1c:	f7e8 f89c 	bl	8000b58 <__aeabi_d2iz>
 8018a20:	1c65      	adds	r5, r4, #1
 8018a22:	ab0c      	add	r3, sp, #48	; 0x30
 8018a24:	f10a 0a18 	add.w	sl, sl, #24
 8018a28:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8018a2c:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8018a30:	e71f      	b.n	8018872 <__kernel_rem_pio2+0x2a2>
 8018a32:	4630      	mov	r0, r6
 8018a34:	4639      	mov	r1, r7
 8018a36:	f7e8 f88f 	bl	8000b58 <__aeabi_d2iz>
 8018a3a:	ab0c      	add	r3, sp, #48	; 0x30
 8018a3c:	4625      	mov	r5, r4
 8018a3e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8018a42:	e716      	b.n	8018872 <__kernel_rem_pio2+0x2a2>
 8018a44:	ab0c      	add	r3, sp, #48	; 0x30
 8018a46:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018a4a:	f7e7 fd6b 	bl	8000524 <__aeabi_i2d>
 8018a4e:	4632      	mov	r2, r6
 8018a50:	463b      	mov	r3, r7
 8018a52:	f7e7 fdd1 	bl	80005f8 <__aeabi_dmul>
 8018a56:	4642      	mov	r2, r8
 8018a58:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8018a5c:	464b      	mov	r3, r9
 8018a5e:	4630      	mov	r0, r6
 8018a60:	4639      	mov	r1, r7
 8018a62:	f7e7 fdc9 	bl	80005f8 <__aeabi_dmul>
 8018a66:	3c01      	subs	r4, #1
 8018a68:	4606      	mov	r6, r0
 8018a6a:	460f      	mov	r7, r1
 8018a6c:	e713      	b.n	8018896 <__kernel_rem_pio2+0x2c6>
 8018a6e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 8018a72:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8018a76:	f7e7 fdbf 	bl	80005f8 <__aeabi_dmul>
 8018a7a:	4602      	mov	r2, r0
 8018a7c:	460b      	mov	r3, r1
 8018a7e:	4648      	mov	r0, r9
 8018a80:	4651      	mov	r1, sl
 8018a82:	f7e7 fc03 	bl	800028c <__adddf3>
 8018a86:	3701      	adds	r7, #1
 8018a88:	4681      	mov	r9, r0
 8018a8a:	468a      	mov	sl, r1
 8018a8c:	9b00      	ldr	r3, [sp, #0]
 8018a8e:	429f      	cmp	r7, r3
 8018a90:	dc02      	bgt.n	8018a98 <__kernel_rem_pio2+0x4c8>
 8018a92:	9b06      	ldr	r3, [sp, #24]
 8018a94:	429f      	cmp	r7, r3
 8018a96:	ddea      	ble.n	8018a6e <__kernel_rem_pio2+0x49e>
 8018a98:	9a06      	ldr	r2, [sp, #24]
 8018a9a:	ab48      	add	r3, sp, #288	; 0x120
 8018a9c:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8018aa0:	e9c6 9a00 	strd	r9, sl, [r6]
 8018aa4:	3c01      	subs	r4, #1
 8018aa6:	e6fa      	b.n	801889e <__kernel_rem_pio2+0x2ce>
 8018aa8:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8018aaa:	2b02      	cmp	r3, #2
 8018aac:	dc0b      	bgt.n	8018ac6 <__kernel_rem_pio2+0x4f6>
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	dc39      	bgt.n	8018b26 <__kernel_rem_pio2+0x556>
 8018ab2:	d05d      	beq.n	8018b70 <__kernel_rem_pio2+0x5a0>
 8018ab4:	9b02      	ldr	r3, [sp, #8]
 8018ab6:	f003 0007 	and.w	r0, r3, #7
 8018aba:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8018abe:	ecbd 8b02 	vpop	{d8}
 8018ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018ac6:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8018ac8:	2b03      	cmp	r3, #3
 8018aca:	d1f3      	bne.n	8018ab4 <__kernel_rem_pio2+0x4e4>
 8018acc:	9b05      	ldr	r3, [sp, #20]
 8018ace:	9500      	str	r5, [sp, #0]
 8018ad0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8018ad4:	eb0d 0403 	add.w	r4, sp, r3
 8018ad8:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8018adc:	46a2      	mov	sl, r4
 8018ade:	9b00      	ldr	r3, [sp, #0]
 8018ae0:	2b00      	cmp	r3, #0
 8018ae2:	f1aa 0a08 	sub.w	sl, sl, #8
 8018ae6:	dc69      	bgt.n	8018bbc <__kernel_rem_pio2+0x5ec>
 8018ae8:	46aa      	mov	sl, r5
 8018aea:	f1ba 0f01 	cmp.w	sl, #1
 8018aee:	f1a4 0408 	sub.w	r4, r4, #8
 8018af2:	f300 8083 	bgt.w	8018bfc <__kernel_rem_pio2+0x62c>
 8018af6:	9c05      	ldr	r4, [sp, #20]
 8018af8:	ab48      	add	r3, sp, #288	; 0x120
 8018afa:	441c      	add	r4, r3
 8018afc:	2000      	movs	r0, #0
 8018afe:	2100      	movs	r1, #0
 8018b00:	2d01      	cmp	r5, #1
 8018b02:	f300 809a 	bgt.w	8018c3a <__kernel_rem_pio2+0x66a>
 8018b06:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 8018b0a:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8018b0e:	f1bb 0f00 	cmp.w	fp, #0
 8018b12:	f040 8098 	bne.w	8018c46 <__kernel_rem_pio2+0x676>
 8018b16:	9b04      	ldr	r3, [sp, #16]
 8018b18:	e9c3 7800 	strd	r7, r8, [r3]
 8018b1c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8018b20:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8018b24:	e7c6      	b.n	8018ab4 <__kernel_rem_pio2+0x4e4>
 8018b26:	9e05      	ldr	r6, [sp, #20]
 8018b28:	ab48      	add	r3, sp, #288	; 0x120
 8018b2a:	441e      	add	r6, r3
 8018b2c:	462c      	mov	r4, r5
 8018b2e:	2000      	movs	r0, #0
 8018b30:	2100      	movs	r1, #0
 8018b32:	2c00      	cmp	r4, #0
 8018b34:	da33      	bge.n	8018b9e <__kernel_rem_pio2+0x5ce>
 8018b36:	f1bb 0f00 	cmp.w	fp, #0
 8018b3a:	d036      	beq.n	8018baa <__kernel_rem_pio2+0x5da>
 8018b3c:	4602      	mov	r2, r0
 8018b3e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018b42:	9c04      	ldr	r4, [sp, #16]
 8018b44:	e9c4 2300 	strd	r2, r3, [r4]
 8018b48:	4602      	mov	r2, r0
 8018b4a:	460b      	mov	r3, r1
 8018b4c:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8018b50:	f7e7 fb9a 	bl	8000288 <__aeabi_dsub>
 8018b54:	ae4a      	add	r6, sp, #296	; 0x128
 8018b56:	2401      	movs	r4, #1
 8018b58:	42a5      	cmp	r5, r4
 8018b5a:	da29      	bge.n	8018bb0 <__kernel_rem_pio2+0x5e0>
 8018b5c:	f1bb 0f00 	cmp.w	fp, #0
 8018b60:	d002      	beq.n	8018b68 <__kernel_rem_pio2+0x598>
 8018b62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018b66:	4619      	mov	r1, r3
 8018b68:	9b04      	ldr	r3, [sp, #16]
 8018b6a:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8018b6e:	e7a1      	b.n	8018ab4 <__kernel_rem_pio2+0x4e4>
 8018b70:	9c05      	ldr	r4, [sp, #20]
 8018b72:	ab48      	add	r3, sp, #288	; 0x120
 8018b74:	441c      	add	r4, r3
 8018b76:	2000      	movs	r0, #0
 8018b78:	2100      	movs	r1, #0
 8018b7a:	2d00      	cmp	r5, #0
 8018b7c:	da09      	bge.n	8018b92 <__kernel_rem_pio2+0x5c2>
 8018b7e:	f1bb 0f00 	cmp.w	fp, #0
 8018b82:	d002      	beq.n	8018b8a <__kernel_rem_pio2+0x5ba>
 8018b84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018b88:	4619      	mov	r1, r3
 8018b8a:	9b04      	ldr	r3, [sp, #16]
 8018b8c:	e9c3 0100 	strd	r0, r1, [r3]
 8018b90:	e790      	b.n	8018ab4 <__kernel_rem_pio2+0x4e4>
 8018b92:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018b96:	f7e7 fb79 	bl	800028c <__adddf3>
 8018b9a:	3d01      	subs	r5, #1
 8018b9c:	e7ed      	b.n	8018b7a <__kernel_rem_pio2+0x5aa>
 8018b9e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8018ba2:	f7e7 fb73 	bl	800028c <__adddf3>
 8018ba6:	3c01      	subs	r4, #1
 8018ba8:	e7c3      	b.n	8018b32 <__kernel_rem_pio2+0x562>
 8018baa:	4602      	mov	r2, r0
 8018bac:	460b      	mov	r3, r1
 8018bae:	e7c8      	b.n	8018b42 <__kernel_rem_pio2+0x572>
 8018bb0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8018bb4:	f7e7 fb6a 	bl	800028c <__adddf3>
 8018bb8:	3401      	adds	r4, #1
 8018bba:	e7cd      	b.n	8018b58 <__kernel_rem_pio2+0x588>
 8018bbc:	e9da 8900 	ldrd	r8, r9, [sl]
 8018bc0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8018bc4:	9b00      	ldr	r3, [sp, #0]
 8018bc6:	3b01      	subs	r3, #1
 8018bc8:	9300      	str	r3, [sp, #0]
 8018bca:	4632      	mov	r2, r6
 8018bcc:	463b      	mov	r3, r7
 8018bce:	4640      	mov	r0, r8
 8018bd0:	4649      	mov	r1, r9
 8018bd2:	f7e7 fb5b 	bl	800028c <__adddf3>
 8018bd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8018bda:	4602      	mov	r2, r0
 8018bdc:	460b      	mov	r3, r1
 8018bde:	4640      	mov	r0, r8
 8018be0:	4649      	mov	r1, r9
 8018be2:	f7e7 fb51 	bl	8000288 <__aeabi_dsub>
 8018be6:	4632      	mov	r2, r6
 8018be8:	463b      	mov	r3, r7
 8018bea:	f7e7 fb4f 	bl	800028c <__adddf3>
 8018bee:	ed9d 7b06 	vldr	d7, [sp, #24]
 8018bf2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8018bf6:	ed8a 7b00 	vstr	d7, [sl]
 8018bfa:	e770      	b.n	8018ade <__kernel_rem_pio2+0x50e>
 8018bfc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8018c00:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8018c04:	4640      	mov	r0, r8
 8018c06:	4632      	mov	r2, r6
 8018c08:	463b      	mov	r3, r7
 8018c0a:	4649      	mov	r1, r9
 8018c0c:	f7e7 fb3e 	bl	800028c <__adddf3>
 8018c10:	e9cd 0100 	strd	r0, r1, [sp]
 8018c14:	4602      	mov	r2, r0
 8018c16:	460b      	mov	r3, r1
 8018c18:	4640      	mov	r0, r8
 8018c1a:	4649      	mov	r1, r9
 8018c1c:	f7e7 fb34 	bl	8000288 <__aeabi_dsub>
 8018c20:	4632      	mov	r2, r6
 8018c22:	463b      	mov	r3, r7
 8018c24:	f7e7 fb32 	bl	800028c <__adddf3>
 8018c28:	ed9d 7b00 	vldr	d7, [sp]
 8018c2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018c30:	ed84 7b00 	vstr	d7, [r4]
 8018c34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018c38:	e757      	b.n	8018aea <__kernel_rem_pio2+0x51a>
 8018c3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8018c3e:	f7e7 fb25 	bl	800028c <__adddf3>
 8018c42:	3d01      	subs	r5, #1
 8018c44:	e75c      	b.n	8018b00 <__kernel_rem_pio2+0x530>
 8018c46:	9b04      	ldr	r3, [sp, #16]
 8018c48:	9a04      	ldr	r2, [sp, #16]
 8018c4a:	601f      	str	r7, [r3, #0]
 8018c4c:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8018c50:	605c      	str	r4, [r3, #4]
 8018c52:	609d      	str	r5, [r3, #8]
 8018c54:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8018c58:	60d3      	str	r3, [r2, #12]
 8018c5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018c5e:	6110      	str	r0, [r2, #16]
 8018c60:	6153      	str	r3, [r2, #20]
 8018c62:	e727      	b.n	8018ab4 <__kernel_rem_pio2+0x4e4>
 8018c64:	41700000 	.word	0x41700000
 8018c68:	3e700000 	.word	0x3e700000
 8018c6c:	00000000 	.word	0x00000000

08018c70 <scalbn>:
 8018c70:	b570      	push	{r4, r5, r6, lr}
 8018c72:	ec55 4b10 	vmov	r4, r5, d0
 8018c76:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8018c7a:	4606      	mov	r6, r0
 8018c7c:	462b      	mov	r3, r5
 8018c7e:	b999      	cbnz	r1, 8018ca8 <scalbn+0x38>
 8018c80:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8018c84:	4323      	orrs	r3, r4
 8018c86:	d03f      	beq.n	8018d08 <scalbn+0x98>
 8018c88:	4b35      	ldr	r3, [pc, #212]	; (8018d60 <scalbn+0xf0>)
 8018c8a:	4629      	mov	r1, r5
 8018c8c:	ee10 0a10 	vmov	r0, s0
 8018c90:	2200      	movs	r2, #0
 8018c92:	f7e7 fcb1 	bl	80005f8 <__aeabi_dmul>
 8018c96:	4b33      	ldr	r3, [pc, #204]	; (8018d64 <scalbn+0xf4>)
 8018c98:	429e      	cmp	r6, r3
 8018c9a:	4604      	mov	r4, r0
 8018c9c:	460d      	mov	r5, r1
 8018c9e:	da10      	bge.n	8018cc2 <scalbn+0x52>
 8018ca0:	a327      	add	r3, pc, #156	; (adr r3, 8018d40 <scalbn+0xd0>)
 8018ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ca6:	e01f      	b.n	8018ce8 <scalbn+0x78>
 8018ca8:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8018cac:	4291      	cmp	r1, r2
 8018cae:	d10c      	bne.n	8018cca <scalbn+0x5a>
 8018cb0:	ee10 2a10 	vmov	r2, s0
 8018cb4:	4620      	mov	r0, r4
 8018cb6:	4629      	mov	r1, r5
 8018cb8:	f7e7 fae8 	bl	800028c <__adddf3>
 8018cbc:	4604      	mov	r4, r0
 8018cbe:	460d      	mov	r5, r1
 8018cc0:	e022      	b.n	8018d08 <scalbn+0x98>
 8018cc2:	460b      	mov	r3, r1
 8018cc4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8018cc8:	3936      	subs	r1, #54	; 0x36
 8018cca:	f24c 3250 	movw	r2, #50000	; 0xc350
 8018cce:	4296      	cmp	r6, r2
 8018cd0:	dd0d      	ble.n	8018cee <scalbn+0x7e>
 8018cd2:	2d00      	cmp	r5, #0
 8018cd4:	a11c      	add	r1, pc, #112	; (adr r1, 8018d48 <scalbn+0xd8>)
 8018cd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018cda:	da02      	bge.n	8018ce2 <scalbn+0x72>
 8018cdc:	a11c      	add	r1, pc, #112	; (adr r1, 8018d50 <scalbn+0xe0>)
 8018cde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018ce2:	a319      	add	r3, pc, #100	; (adr r3, 8018d48 <scalbn+0xd8>)
 8018ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ce8:	f7e7 fc86 	bl	80005f8 <__aeabi_dmul>
 8018cec:	e7e6      	b.n	8018cbc <scalbn+0x4c>
 8018cee:	1872      	adds	r2, r6, r1
 8018cf0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8018cf4:	428a      	cmp	r2, r1
 8018cf6:	dcec      	bgt.n	8018cd2 <scalbn+0x62>
 8018cf8:	2a00      	cmp	r2, #0
 8018cfa:	dd08      	ble.n	8018d0e <scalbn+0x9e>
 8018cfc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018d00:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018d04:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8018d08:	ec45 4b10 	vmov	d0, r4, r5
 8018d0c:	bd70      	pop	{r4, r5, r6, pc}
 8018d0e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8018d12:	da08      	bge.n	8018d26 <scalbn+0xb6>
 8018d14:	2d00      	cmp	r5, #0
 8018d16:	a10a      	add	r1, pc, #40	; (adr r1, 8018d40 <scalbn+0xd0>)
 8018d18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018d1c:	dac0      	bge.n	8018ca0 <scalbn+0x30>
 8018d1e:	a10e      	add	r1, pc, #56	; (adr r1, 8018d58 <scalbn+0xe8>)
 8018d20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8018d24:	e7bc      	b.n	8018ca0 <scalbn+0x30>
 8018d26:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8018d2a:	3236      	adds	r2, #54	; 0x36
 8018d2c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8018d30:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8018d34:	4620      	mov	r0, r4
 8018d36:	4b0c      	ldr	r3, [pc, #48]	; (8018d68 <scalbn+0xf8>)
 8018d38:	2200      	movs	r2, #0
 8018d3a:	e7d5      	b.n	8018ce8 <scalbn+0x78>
 8018d3c:	f3af 8000 	nop.w
 8018d40:	c2f8f359 	.word	0xc2f8f359
 8018d44:	01a56e1f 	.word	0x01a56e1f
 8018d48:	8800759c 	.word	0x8800759c
 8018d4c:	7e37e43c 	.word	0x7e37e43c
 8018d50:	8800759c 	.word	0x8800759c
 8018d54:	fe37e43c 	.word	0xfe37e43c
 8018d58:	c2f8f359 	.word	0xc2f8f359
 8018d5c:	81a56e1f 	.word	0x81a56e1f
 8018d60:	43500000 	.word	0x43500000
 8018d64:	ffff3cb0 	.word	0xffff3cb0
 8018d68:	3c900000 	.word	0x3c900000

08018d6c <_init>:
 8018d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d6e:	bf00      	nop
 8018d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018d72:	bc08      	pop	{r3}
 8018d74:	469e      	mov	lr, r3
 8018d76:	4770      	bx	lr

08018d78 <_fini>:
 8018d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018d7a:	bf00      	nop
 8018d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018d7e:	bc08      	pop	{r3}
 8018d80:	469e      	mov	lr, r3
 8018d82:	4770      	bx	lr
