--------------------------------------------------------------------------------
Release 12.4 Trace  (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/usr/local/Xilinx/12.4/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s
3 -n 3 -fastpaths -xml toplevel.twx toplevel.ncd -o toplevel.twr toplevel.pcf
-ucf Nexys3.ucf

Design file:              toplevel.ncd
Physical constraint file: toplevel.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
anodes<0>   |         6.906(R)|      SLOW  |         3.453(R)|      FAST  |clk_BUFGP         |   0.000|
anodes<1>   |         7.031(R)|      SLOW  |         3.522(R)|      FAST  |clk_BUFGP         |   0.000|
anodes<2>   |         6.753(R)|      SLOW  |         3.351(R)|      FAST  |clk_BUFGP         |   0.000|
anodes<3>   |         6.907(R)|      SLOW  |         3.444(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<0> |         9.962(R)|      SLOW  |         4.894(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<1> |         9.774(R)|      SLOW  |         4.885(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<2> |         9.083(R)|      SLOW  |         4.521(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<3> |         9.656(R)|      SLOW  |         4.695(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<4> |         9.164(R)|      SLOW  |         4.425(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<5> |         8.957(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
sevenseg<6> |         9.712(R)|      SLOW  |         4.807(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.090|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switches<0>    |led<0>         |    7.079|
switches<0>    |sevenseg<0>    |    9.358|
switches<0>    |sevenseg<1>    |    9.270|
switches<0>    |sevenseg<2>    |    8.831|
switches<0>    |sevenseg<3>    |    9.052|
switches<0>    |sevenseg<4>    |    8.679|
switches<0>    |sevenseg<5>    |    8.705|
switches<0>    |sevenseg<6>    |    9.208|
switches<1>    |led<1>         |    6.133|
switches<1>    |sevenseg<0>    |    9.372|
switches<1>    |sevenseg<1>    |    9.321|
switches<1>    |sevenseg<2>    |    8.882|
switches<1>    |sevenseg<3>    |    9.066|
switches<1>    |sevenseg<4>    |    8.730|
switches<1>    |sevenseg<5>    |    8.756|
switches<1>    |sevenseg<6>    |    9.259|
switches<2>    |led<2>         |    6.104|
switches<2>    |sevenseg<0>    |    9.445|
switches<2>    |sevenseg<1>    |    9.394|
switches<2>    |sevenseg<2>    |    8.955|
switches<2>    |sevenseg<3>    |    9.139|
switches<2>    |sevenseg<4>    |    8.803|
switches<2>    |sevenseg<5>    |    8.829|
switches<2>    |sevenseg<6>    |    9.332|
switches<3>    |led<3>         |    6.341|
switches<3>    |sevenseg<0>    |    9.521|
switches<3>    |sevenseg<1>    |    9.470|
switches<3>    |sevenseg<2>    |    9.031|
switches<3>    |sevenseg<3>    |    9.215|
switches<3>    |sevenseg<4>    |    8.879|
switches<3>    |sevenseg<5>    |    8.905|
switches<3>    |sevenseg<6>    |    9.408|
switches<4>    |led<4>         |    6.322|
switches<4>    |sevenseg<0>    |    9.814|
switches<4>    |sevenseg<1>    |    9.763|
switches<4>    |sevenseg<2>    |    9.324|
switches<4>    |sevenseg<3>    |    9.508|
switches<4>    |sevenseg<4>    |    9.172|
switches<4>    |sevenseg<5>    |    9.198|
switches<4>    |sevenseg<6>    |    9.701|
switches<5>    |led<5>         |    6.469|
switches<5>    |sevenseg<0>    |    9.493|
switches<5>    |sevenseg<1>    |    9.442|
switches<5>    |sevenseg<2>    |    9.003|
switches<5>    |sevenseg<3>    |    9.187|
switches<5>    |sevenseg<4>    |    8.851|
switches<5>    |sevenseg<5>    |    8.877|
switches<5>    |sevenseg<6>    |    9.380|
switches<6>    |led<6>         |    6.442|
switches<6>    |sevenseg<0>    |    9.760|
switches<6>    |sevenseg<1>    |    9.709|
switches<6>    |sevenseg<2>    |    9.270|
switches<6>    |sevenseg<3>    |    9.454|
switches<6>    |sevenseg<4>    |    9.118|
switches<6>    |sevenseg<5>    |    9.144|
switches<6>    |sevenseg<6>    |    9.647|
switches<7>    |led<7>         |    5.844|
switches<7>    |sevenseg<0>    |    9.764|
switches<7>    |sevenseg<1>    |    9.641|
switches<7>    |sevenseg<2>    |    9.202|
switches<7>    |sevenseg<3>    |    9.458|
switches<7>    |sevenseg<4>    |    9.176|
switches<7>    |sevenseg<5>    |    9.076|
switches<7>    |sevenseg<6>    |    9.579|
---------------+---------------+---------+


Analysis completed Fri Sep 26 14:00:25 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 130 MB



