#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029b88876290 .scope module, "UART_TX_tb" "UART_TX_tb" 2 3;
 .timescale -9 -12;
P_0000029b8887b000 .param/l "clock_period" 0 2 5, +C4<00000000000000000000000000000101>;
v0000029b888d3140_0 .var "CLK_tb", 0 0;
v0000029b888d1f20_0 .var "Data_valid_tb", 0 0;
v0000029b888d2100_0 .var "PAR_EN_tb", 0 0;
v0000029b888d1660_0 .var "PAR_TYP_tb", 0 0;
v0000029b888d2880_0 .var "P_DATA_tb", 7 0;
v0000029b888d1a20_0 .var "RST_tb", 0 0;
v0000029b888d2060_0 .net "TX_OUT_tb", 0 0, v0000029b8887d840_0;  1 drivers
v0000029b888d18e0_0 .net "busy_tb", 0 0, v0000029b8887d7a0_0;  1 drivers
v0000029b888d1ac0_0 .var/i "i", 31 0;
E_0000029b8887b080 .event negedge, v0000029b8887cc60_0;
S_0000029b88876420 .scope module, "DUT" "UART_TX" 2 172, 3 5 0, S_0000029b88876290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_EN";
    .port_info 3 /INPUT 1 "PAR_TYP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
    .port_info 6 /OUTPUT 1 "TX_OUT";
    .port_info 7 /OUTPUT 1 "busy";
v0000029b888d31e0_0 .net "CLK", 0 0, v0000029b888d3140_0;  1 drivers
v0000029b888d1fc0_0 .net "Data_valid", 0 0, v0000029b888d1f20_0;  1 drivers
v0000029b888d15c0_0 .net "PAR_EN", 0 0, v0000029b888d2100_0;  1 drivers
v0000029b888d1de0_0 .net "PAR_TYP", 0 0, v0000029b888d1660_0;  1 drivers
v0000029b888d1700_0 .net "P_DATA", 7 0, v0000029b888d2880_0;  1 drivers
v0000029b888d2740_0 .net "RST", 0 0, v0000029b888d1a20_0;  1 drivers
v0000029b888d17a0_0 .net "TX_OUT", 0 0, v0000029b8887d840_0;  alias, 1 drivers
v0000029b888d2920_0 .net "busy", 0 0, v0000029b8887d7a0_0;  alias, 1 drivers
v0000029b888d1d40_0 .net "mux_sel_internal", 1 0, v0000029b8887d2a0_0;  1 drivers
v0000029b888d3320_0 .net "par_bit_internal", 0 0, v0000029b8887d520_0;  1 drivers
v0000029b888d1980_0 .net "ser_data_internal", 0 0, v0000029b888d1ca0_0;  1 drivers
v0000029b888d27e0_0 .net "ser_done_internal", 0 0, v0000029b888d2f60_0;  1 drivers
v0000029b888d33c0_0 .net "ser_en_internal", 0 0, v0000029b8887d660_0;  1 drivers
S_0000029b88848930 .scope module, "FSM1" "FSM" 3 46, 4 2 0, S_0000029b88876420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Data_valid";
    .port_info 1 /INPUT 1 "PAR_EN";
    .port_info 2 /INPUT 1 "ser_done";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
    .port_info 5 /OUTPUT 2 "mux_sel";
    .port_info 6 /OUTPUT 1 "ser_en";
    .port_info 7 /OUTPUT 1 "busy";
P_0000029b888405f0 .param/l "Idle" 1 4 22, C4<00001>;
P_0000029b88840628 .param/l "Parity_Bit" 1 4 25, C4<01000>;
P_0000029b88840660 .param/l "Send_data" 1 4 24, C4<00100>;
P_0000029b88840698 .param/l "Start_bit" 1 4 23, C4<00010>;
P_0000029b888406d0 .param/l "Stop_bit" 1 4 26, C4<10000>;
v0000029b8887cc60_0 .net "CLK", 0 0, v0000029b888d3140_0;  alias, 1 drivers
v0000029b8887cf80_0 .var "Current_state", 4 0;
v0000029b8887d200_0 .net "Data_valid", 0 0, v0000029b888d1f20_0;  alias, 1 drivers
v0000029b8887cda0_0 .var "Next_state", 4 0;
v0000029b8887d700_0 .net "PAR_EN", 0 0, v0000029b888d2100_0;  alias, 1 drivers
v0000029b8887cd00_0 .net "RST", 0 0, v0000029b888d1a20_0;  alias, 1 drivers
v0000029b8887d7a0_0 .var "busy", 0 0;
v0000029b8887d2a0_0 .var "mux_sel", 1 0;
v0000029b8887d160_0 .net "ser_done", 0 0, v0000029b888d2f60_0;  alias, 1 drivers
v0000029b8887d660_0 .var "ser_en", 0 0;
E_0000029b8887bb80 .event anyedge, v0000029b8887cf80_0;
E_0000029b8887adc0 .event anyedge, v0000029b8887cf80_0, v0000029b8887d200_0, v0000029b8887d160_0, v0000029b8887d700_0;
E_0000029b8887ae00/0 .event negedge, v0000029b8887cd00_0;
E_0000029b8887ae00/1 .event posedge, v0000029b8887cc60_0;
E_0000029b8887ae00 .event/or E_0000029b8887ae00/0, E_0000029b8887ae00/1;
S_0000029b88848ac0 .scope module, "M1" "MUX" 3 59, 5 1 0, S_0000029b88876420;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "mux_sel";
    .port_info 1 /INPUT 1 "ser_data";
    .port_info 2 /INPUT 1 "par_bit";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /OUTPUT 1 "MUX_OUT";
v0000029b8887d980_0 .net "CLK", 0 0, v0000029b888d3140_0;  alias, 1 drivers
v0000029b8887d840_0 .var "MUX_OUT", 0 0;
v0000029b8887cee0_0 .net "mux_sel", 1 0, v0000029b8887d2a0_0;  alias, 1 drivers
v0000029b8887d340_0 .net "par_bit", 0 0, v0000029b8887d520_0;  alias, 1 drivers
v0000029b8887d480_0 .net "ser_data", 0 0, v0000029b888d1ca0_0;  alias, 1 drivers
E_0000029b8887bb00 .event anyedge, v0000029b8887d2a0_0, v0000029b8887d480_0, v0000029b8887d340_0;
S_0000029b888596f0 .scope module, "P1" "parity_calc" 3 38, 6 1 0, S_0000029b88876420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "Data_valid";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /OUTPUT 1 "par_bit";
v0000029b8887da20_0 .net "Data_valid", 0 0, v0000029b888d1f20_0;  alias, 1 drivers
v0000029b8887d0c0_0 .net "PAR_TYP", 0 0, v0000029b888d1660_0;  alias, 1 drivers
v0000029b8887ce40_0 .net "P_DATA", 7 0, v0000029b888d2880_0;  alias, 1 drivers
v0000029b8887d020_0 .net "P_flag", 0 0, L_0000029b888d3460;  1 drivers
v0000029b8887d520_0 .var "par_bit", 0 0;
E_0000029b8887b340 .event anyedge, v0000029b8887d0c0_0, v0000029b8887d020_0;
L_0000029b888d3460 .reduce/xor v0000029b888d2880_0;
S_0000029b88859880 .scope module, "S1" "serializer" 3 28, 7 1 0, S_0000029b88876420;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "P_DATA";
    .port_info 1 /INPUT 1 "ser_en";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RST";
    .port_info 4 /OUTPUT 1 "ser_data";
    .port_info 5 /OUTPUT 1 "ser_done";
v0000029b8887d3e0_0 .net "CLK", 0 0, v0000029b888d3140_0;  alias, 1 drivers
v0000029b8887d5c0_0 .net "P_DATA", 7 0, v0000029b888d2880_0;  alias, 1 drivers
v0000029b8887d8e0_0 .net "RST", 0 0, v0000029b888d1a20_0;  alias, 1 drivers
v0000029b8887dac0_0 .var "counter", 3 0;
v0000029b888d21a0_0 .var "internal_reg", 7 0;
v0000029b888d2d80_0 .var "ready", 0 0;
v0000029b888d1ca0_0 .var "ser_data", 0 0;
v0000029b888d2f60_0 .var "ser_done", 0 0;
v0000029b888d2ce0_0 .net "ser_en", 0 0, v0000029b8887d660_0;  alias, 1 drivers
S_0000029b888591f0 .scope task, "check_TX" "check_TX" 2 122, 2 122 0, S_0000029b88876290;
 .timescale -9 -12;
v0000029b888d29c0_0 .var "data", 7 0;
v0000029b888d1e80_0 .var "is_parity_ok", 0 0;
TD_UART_TX_tb.check_TX ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029b888d1ac0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000029b888d1ac0_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %delay 5000, 0;
    %load/vec4 v0000029b888d2060_0;
    %load/vec4 v0000029b888d29c0_0;
    %load/vec4 v0000029b888d1ac0_0;
    %part/s 1;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 134 "$display", "The value of the %0d'th bit is incorrect, number=%b ,expected=%b", v0000029b888d1ac0_0, v0000029b888d2060_0, &PV<v0000029b888d29c0_0, v0000029b888d1ac0_0, 1> {0 0 0};
    %vpi_call 2 135 "$display", "the busy is %b", v0000029b888d18e0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0000029b888d1ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029b888d1ac0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000029b888d2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.parity_checker, S_0000029b8884bd90;
    %join;
    %load/vec4 v0000029b888d3280_0;
    %store/vec4 v0000029b888d1e80_0, 0, 1;
    %load/vec4 v0000029b888d1e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 144 "$display", "The value of the parity bit is incorect " {0 0 0};
T_0.6 ;
T_0.4 ;
    %delay 5000, 0;
    %load/vec4 v0000029b888d2060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 148 "$display", "The value of the stop bit is incorrect" {0 0 0};
T_0.8 ;
    %vpi_call 2 150 "$display", "Your test case has passed successfully" {0 0 0};
    %end;
S_0000029b88859380 .scope task, "do_operation" "do_operation" 2 110, 2 110 0, S_0000029b88876290;
 .timescale -9 -12;
v0000029b888d3000_0 .var "data", 7 0;
v0000029b888d1840_0 .var "parity_enable", 0 0;
v0000029b888d2e20_0 .var "parity_type", 0 0;
E_0000029b8887abc0 .event posedge, v0000029b8887cc60_0;
TD_UART_TX_tb.do_operation ;
    %wait E_0000029b8887abc0;
    %load/vec4 v0000029b888d3000_0;
    %store/vec4 v0000029b888d2880_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d1f20_0, 0, 1;
    %load/vec4 v0000029b888d1840_0;
    %store/vec4 v0000029b888d2100_0, 0, 1;
    %load/vec4 v0000029b888d2e20_0;
    %store/vec4 v0000029b888d1660_0, 0, 1;
    %wait E_0000029b8887abc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1f20_0, 0, 1;
    %end;
S_0000029b8884bc00 .scope task, "initialization" "initialization" 2 90, 2 90 0, S_0000029b88876290;
 .timescale -9 -12;
TD_UART_TX_tb.initialization ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1a20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029b888d2880_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1660_0, 0, 1;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %end;
S_0000029b8884bd90 .scope task, "parity_checker" "parity_checker" 2 154, 2 154 0, S_0000029b88876290;
 .timescale -9 -12;
v0000029b888d1b60_0 .var "expected_parity", 0 0;
v0000029b888d3280_0 .var "valid", 0 0;
TD_UART_TX_tb.parity_checker ;
    %load/vec4 v0000029b888d2880_0;
    %xor/r;
    %store/vec4 v0000029b888d1b60_0, 0, 1;
    %load/vec4 v0000029b888d1660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0000029b888d2060_0;
    %load/vec4 v0000029b888d1b60_0;
    %inv;
    %cmp/e;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d3280_0, 0, 1;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d3280_0, 0, 1;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000029b888d2060_0;
    %load/vec4 v0000029b888d1b60_0;
    %cmp/e;
    %jmp/0xz  T_3.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d3280_0, 0, 1;
    %jmp T_3.15;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d3280_0, 0, 1;
T_3.15 ;
T_3.11 ;
    %end;
S_0000029b88812bb0 .scope task, "reset" "reset" 2 101, 2 101 0, S_0000029b88876290;
 .timescale -9 -12;
TD_UART_TX_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1a20_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d1a20_0, 0, 1;
    %delay 5000, 0;
    %end;
    .scope S_0000029b88859880;
T_5 ;
    %wait E_0000029b8887ae00;
    %load/vec4 v0000029b8887d8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d1ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d2f60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029b888d21a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029b8887dac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d2d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029b888d2d80_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0000029b888d2ce0_0;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029b8887dac0_0, 0;
    %load/vec4 v0000029b8887d5c0_0;
    %assign/vec4 v0000029b888d21a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029b888d2d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d2f60_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000029b888d2d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000029b8887dac0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_5.7, 5;
    %load/vec4 v0000029b888d21a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000029b888d1ca0_0, 0;
    %load/vec4 v0000029b888d21a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000029b888d21a0_0, 0;
    %load/vec4 v0000029b8887dac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000029b8887dac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d2f60_0, 0;
T_5.7 ;
    %load/vec4 v0000029b8887dac0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029b888d2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029b888d2d80_0, 0;
    %load/vec4 v0000029b8887dac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000029b8887dac0_0, 0;
T_5.9 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029b888596f0;
T_6 ;
    %wait E_0000029b8887b340;
    %load/vec4 v0000029b8887d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000029b8887d020_0;
    %nor/r;
    %store/vec4 v0000029b8887d520_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029b8887d020_0;
    %store/vec4 v0000029b8887d520_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000029b88848930;
T_7 ;
    %wait E_0000029b8887ae00;
    %load/vec4 v0000029b8887cd00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000029b8887cf80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029b8887cda0_0;
    %assign/vec4 v0000029b8887cf80_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029b88848930;
T_8 ;
    %wait E_0000029b8887adc0;
    %load/vec4 v0000029b8887cf80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0000029b8887d200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
T_8.8 ;
    %jmp T_8.6;
T_8.1 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0000029b8887d160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0000029b8887d700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
T_8.12 ;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
T_8.10 ;
    %jmp T_8.6;
T_8.3 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.6;
T_8.4 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000029b8887cda0_0, 0, 5;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029b88848930;
T_9 ;
    %wait E_0000029b8887bb80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %load/vec4 v0000029b8887cf80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d7a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029b8887d2a0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d660_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000029b88848ac0;
T_10 ;
    %wait E_0000029b8887bb00;
    %load/vec4 v0000029b8887cee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b8887d840_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b8887d840_0, 0, 1;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000029b8887d480_0;
    %store/vec4 v0000029b8887d840_0, 0, 1;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000029b8887d340_0;
    %store/vec4 v0000029b8887d840_0, 0, 1;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029b88876290;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d3140_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d3140_0, 0, 1;
    %delay 2500, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000029b88876290;
T_12 ;
    %vpi_call 2 29 "$dumpfile", "UART_TX.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars" {0 0 0};
    %fork TD_UART_TX_tb.initialization, S_0000029b8884bc00;
    %join;
    %vpi_call 2 33 "$display", "Test case 1: inputting all zeros" {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 42 "$display", "Test case 2: inputting all ones" {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 51 "$display", "Test case 3: Checking if the serializer outputs the LSB first " {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 61 "$display", "Test case 4: inputting a number with the parity enable off" {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %delay 5000, 0;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 70 "$display", "Test case 5: inputting a number with the parity enable on (even parity)" {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 78 "$display", "Test case 6: inputting a number with the parity enable on (odd parity)" {0 0 0};
    %wait E_0000029b8887b080;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000029b888d3000_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d1840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029b888d2e20_0, 0, 1;
    %fork TD_UART_TX_tb.do_operation, S_0000029b88859380;
    %join;
    %delay 5000, 0;
    %pushi/vec4 72, 0, 8;
    %store/vec4 v0000029b888d29c0_0, 0, 8;
    %fork TD_UART_TX_tb.check_TX, S_0000029b888591f0;
    %join;
    %fork TD_UART_TX_tb.reset, S_0000029b88812bb0;
    %join;
    %vpi_call 2 86 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "UART_TX_tb.v";
    "./UART_TX.v";
    "./FSM.v";
    "./MUX.v";
    "./parity_calc.v";
    "./serializer.v";
