(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param8 = (((((8'h9d) ? (8'ha6) : (8'hb0)) <<< (8'ha8)) != (^((8'h9d) >= (8'ha4)))) ? ((!(~&(8'ha2))) ? (((8'hb0) ? (8'had) : (8'ha5)) < (8'h9c)) : (((8'ha9) + (8'haa)) ? (~&(8'ha6)) : (|(8'ha1)))) : ((((8'h9e) ? (8'haa) : (8'h9c)) <= ((8'h9e) ? (8'h9e) : (8'ha8))) & (8'ha4))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h1e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire signed [(4'h9):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire7;
  wire signed [(3'h5):(1'h0)] wire6;
  wire signed [(4'h9):(1'h0)] wire5;
  wire signed [(3'h7):(1'h0)] wire4;
  assign y = {wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = (~&$signed(wire2[(3'h6):(3'h5)]));
  assign wire5 = (wire1[(1'h1):(1'h1)] + {$signed($signed(wire1))});
  assign wire6 = {wire3[(4'h9):(2'h2)]};
  assign wire7 = wire4;
endmodule