
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar  7 18:05:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'duludulu' on host 'duludulu-VMware-Virtual-Platform' (Linux_x86_64 version 6.11.0-17-generic) on Fri Mar 07 18:05:04 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/duludulu/Documents/hls/vitis_batch_generate_rtl'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script './gen_hls.tcl'
************************************
func_name  : convn_valid
hls_exec   : 2
copy_rtl   : 1
ap_ce      : 0
decBin_itf : 0
hcache     : 0
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj'.
INFO: [HLS 200-1510] Running: set_top convn_valid 
cflags:-DTBCONFIG_CONVN_VALID 
INFO: [HLS 200-1510] Running: add_files /home/duludulu/Documents/hls/source/hls.cpp -cflags -DTBCONFIG_CONVN_VALID  
INFO: [HLS 200-10] Adding design file '/home/duludulu/Documents/hls/source/hls.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/duludulu/Documents/hls/source/hls_tb.cpp -cflags -DTBCONFIG_CONVN_VALID  
INFO: [HLS 200-10] Adding test bench file '/home/duludulu/Documents/hls/source/hls_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset convn_valid_sol -flow_target vivado 
INFO: [HLS 200-10] Opening and resetting solution '/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu19p-fsvb3824-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.473 MB.
INFO: [HLS 200-10] Analyzing design file '../source/hls.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../source/hls.cpp:74:72)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../source/hls.cpp:74:89)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../source/hls.cpp:74:106)
WARNING: [HLS 207-5292] unused parameter 'in_h' (../source/hls.cpp:74:153)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.51 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.02 seconds; current allocated memory: 642.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 60 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 54 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 64 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 62 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_4> at ../source/hls.cpp:86:19 
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.5 seconds. CPU system time: 0.38 seconds. Elapsed time: 6.86 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 652.418 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.355 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) and 'VITIS_LOOP_86_4'(../source/hls.cpp:86:19) in function 'convn_valid' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_81_2'(../source/hls.cpp:81:18) and 'VITIS_LOOP_84_3'(../source/hls.cpp:84:18) in function 'convn_valid' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_3' (../source/hls.cpp:84:18) in function 'convn_valid'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_81_2' (../source/hls.cpp:81:18) in function 'convn_valid' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 673.844 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'convn_valid' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln88) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' (loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln78', ../source/hls.cpp:78) of variable 'sum', ../source/hls.cpp:88 on local variable 'sum', ../source/hls.cpp:78 and 'load' operation 64 bit ('sum_load', ../source/hls.cpp:88) on local variable 'sum', ../source/hls.cpp:78.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 24, loop 'VITIS_LOOP_84_3_VITIS_LOOP_86_4'
WARNING: [HLS 200-871] Estimated clock period (2.692 ns) exceeds the target (target clock period: 3.300 ns, clock uncertainty: 0.891 ns, effective delay budget: 2.409 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' consists of the following:
	'add' operation 10 bit of DSP[51] ('empty_11', ../source/hls.cpp:84) [44]  (1.696 ns)
	'mul' operation 10 bit of DSP[51] ('empty_12', ../source/hls.cpp:84) [45]  (0.996 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 674.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convn_valid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 674.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline 'VITIS_LOOP_84_3_VITIS_LOOP_86_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_10ns_10ns_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5s_5s_5ns_5_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 674.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convn_valid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/in_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/kernel_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_w' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'convn_valid/out_h' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'convn_valid' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convn_valid/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'convn_valid/in_h' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convn_valid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 675.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 678.859 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 681.418 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for convn_valid.
INFO: [VLOG 209-307] Generating Verilog RTL for convn_valid.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 371.47 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 41.035 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis/2024.2/vcxx/libexec//clang++"
   Compiling apatb_convn_valid.cpp
   Compiling hls.cpp_pre.cpp.tb.cpp
   Compiling hls_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_convn_valid_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Test convn_valid
tgload:in_data,width:8
tgload:in_w,width:4
tgload:in_h,width:4
tgload:kernel,width:8
tgload:kernel_w,width:4
tgload:kernel_h,width:4
tgload:out_data,width:8
tgload:out_w,width:4
tgload:out_h,width:4
Passed after 1986
Skip conv_fprop
Skip max_pooling_fprop
Skip fully_connected_fprop
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: /tools/Xilinx/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar  7 18:05:33 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.109 ; gain = 137.840 ; free physical = 2797 ; free virtual = 13417
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Fri Mar  7 18:05:53 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_convn_valid_top glbl -Oenable_linking_all_libraries -prj convn_valid.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s convn_valid 
Multi-threading is on. Using 126 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/ip/xil_defaultlib/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_dadd_64ns_64ns_64_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/ip/xil_defaultlib/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_dmul_64ns_64ns_64_8_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_in_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_dadd_64ns_64ns_64_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_dadd_64ns_64ns_64_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module convn_valid_ama_addmuladd_10ns_10ns_10s_10ns_10_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_convn_valid_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_out_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_dmul_64ns_64ns_64_8_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_dmul_64ns_64ns_64_8_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mac_muladd_5s_5s_5ns_5_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_mac_muladd_5s_5s_5ns_5_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module convn_valid_mac_muladd_5s_5s_5ns_5_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mul_31ns_31ns_62_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_mul_31ns_31ns_62_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convn_valid_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/convn_valid_mul_10s_10s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convn_valid_mul_10s_10s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/AESL_automem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duludulu/Documents/hls/vitis_batch_generate_rtl/prj/convn_valid_sol/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_exp_table...
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_19.floating_point_v7_1_19_pkg
Compiling package floating_point_v7_1_19.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=27,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,a_input="CASCAD...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=45,length=2)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=17,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_19.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_19.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=64,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.convn_valid_dmul_64ns_64ns_64_8_...
Compiling module xil_defaultlib.convn_valid_dmul_64ns_64ns_64_8_...
Compiling module xil_defaultlib.convn_valid_ama_addmuladd_10ns_1...
Compiling module xil_defaultlib.convn_valid_ama_addmuladd_10ns_1...
Compiling module xil_defaultlib.convn_valid_mac_muladd_5s_5s_5ns...
Compiling module xil_defaultlib.convn_valid_mac_muladd_5s_5s_5ns...
Compiling module xil_defaultlib.convn_valid_flow_control_loop_pi...
Compiling module xil_defaultlib.convn_valid_convn_valid_Pipeline...
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_19.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_19.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=47,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_19.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_19.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_19.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_19.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_19.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_19.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_19.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=54)\]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_19.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_19.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_19.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture rtl of entity floating_point_v7_1_19.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_19.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_19.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19_viv [\floating_point_v7_1_19_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_19.floating_point_v7_1_19 [\floating_point_v7_1_19(c_xdevic...]
Compiling module xil_defaultlib.convn_valid_dadd_64ns_64ns_64_8_...
Compiling module xil_defaultlib.convn_valid_dadd_64ns_64ns_64_8_...
Compiling module xil_defaultlib.convn_valid_mul_31ns_31ns_62_2_1...
Compiling module xil_defaultlib.convn_valid_mul_10s_10s_10_1_1(N...
Compiling module xil_defaultlib.convn_valid
Compiling module xil_defaultlib.AESL_automem_in_data
Compiling module xil_defaultlib.AESL_automem_kernel
Compiling module xil_defaultlib.AESL_automem_out_data
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=15)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_convn_valid_top
Compiling module work.glbl
Built simulation snapshot convn_valid

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Mar  7 18:06:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/convn_valid/xsim_script.tcl
# xsim {convn_valid} -autoloadwcfg -tclbatch {convn_valid.tcl}
Time resolution is 1 ps
source convn_valid.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1986 [n/a] @ "107000"
// RTL Simulation : 1 / 1986 [n/a] @ "522926000"
// RTL Simulation : 2 / 1986 [n/a] @ "1045739000"
// RTL Simulation : 3 / 1986 [n/a] @ "1568551000"
// RTL Simulation : 4 / 1986 [n/a] @ "2091363000"
// RTL Simulation : 5 / 1986 [n/a] @ "2614176000"
