{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626195658570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626195658571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 19:00:58 2021 " "Processing started: Tue Jul 13 19:00:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626195658571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195658571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195658572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626195659410 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626195659411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_main_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_main_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_main_round " "Found entity 1: hash_main_round" {  } { { "../db/hash_main_round.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/hash_main_round.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626195670200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195670200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_main_iteration.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_main_iteration.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_main_iteration " "Found entity 1: hash_main_iteration" {  } { { "../db/hash_main_iteration.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/hash_main_iteration.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626195670207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195670207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_final_round.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/hash_final_round.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hash_final_round " "Found entity 1: hash_final_round" {  } { { "../db/hash_final_round.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/hash_final_round.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626195670210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195670210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/full_hash_aes_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/full_hash_aes_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_hash_aes_top " "Found entity 1: full_hash_aes_top" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626195670212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195670212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/aes_sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/tomma/desktop/uni/magistrale/second year/hardware and embedded security/project/full_hash_algorithm_aes_sbox/full-hash-algorithm/db/aes_sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../db/aes_sbox.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/aes_sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626195670216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626195670216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "compute_state full_hash_aes_top.sv(32) " "Verilog HDL Implicit Net warning at full_hash_aes_top.sv(32): created implicit net for \"compute_state\"" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670222 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "init_state full_hash_aes_top.sv(33) " "Verilog HDL Implicit Net warning at full_hash_aes_top.sv(33): created implicit net for \"init_state\"" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670223 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "final_state full_hash_aes_top.sv(34) " "Verilog HDL Implicit Net warning at full_hash_aes_top.sv(34): created implicit net for \"final_state\"" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670223 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "full_hash_aes_top " "Elaborating entity \"full_hash_aes_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626195670292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_main_iteration hash_main_iteration:U0 " "Elaborating entity \"hash_main_iteration\" for hierarchy \"hash_main_iteration:U0\"" {  } { { "../db/full_hash_aes_top.sv" "U0" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_main_round hash_main_iteration:U0\|hash_main_round:R1 " "Elaborating entity \"hash_main_round\" for hierarchy \"hash_main_iteration:U0\|hash_main_round:R1\"" {  } { { "../db/hash_main_iteration.sv" "R1" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/hash_main_iteration.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox hash_main_iteration:U0\|hash_main_round:R1\|aes_sbox:sbox1 " "Elaborating entity \"aes_sbox\" for hierarchy \"hash_main_iteration:U0\|hash_main_round:R1\|aes_sbox:sbox1\"" {  } { { "../db/hash_main_round.sv" "sbox1" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/hash_main_round.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hash_final_round hash_final_round:U1 " "Elaborating entity \"hash_final_round\" for hierarchy \"hash_final_round:U1\"" {  } { { "../db/full_hash_aes_top.sv" "U1" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626195670747 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626195788283 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626196965830 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626196965830 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "139 " "Design contains 139 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[27\] " "Pin \"digest_out\[27\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[28\] " "Pin \"digest_out\[28\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[29\] " "Pin \"digest_out\[29\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[30\] " "Pin \"digest_out\[30\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[31\] " "Pin \"digest_out\[31\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[32\] " "Pin \"digest_out\[32\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[33\] " "Pin \"digest_out\[33\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[34\] " "Pin \"digest_out\[34\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[35\] " "Pin \"digest_out\[35\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[36\] " "Pin \"digest_out\[36\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[37\] " "Pin \"digest_out\[37\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[38\] " "Pin \"digest_out\[38\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[39\] " "Pin \"digest_out\[39\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[0\] " "Pin \"digest_out\[0\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[52\] " "Pin \"digest_out\[52\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[53\] " "Pin \"digest_out\[53\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[54\] " "Pin \"digest_out\[54\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[55\] " "Pin \"digest_out\[55\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[56\] " "Pin \"digest_out\[56\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[57\] " "Pin \"digest_out\[57\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[58\] " "Pin \"digest_out\[58\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[59\] " "Pin \"digest_out\[59\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[60\] " "Pin \"digest_out\[60\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[61\] " "Pin \"digest_out\[61\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[62\] " "Pin \"digest_out\[62\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[63\] " "Pin \"digest_out\[63\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "hash_ready " "Pin \"hash_ready\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 9 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[1\] " "Pin \"digest_out\[1\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[2\] " "Pin \"digest_out\[2\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[3\] " "Pin \"digest_out\[3\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[4\] " "Pin \"digest_out\[4\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[5\] " "Pin \"digest_out\[5\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[6\] " "Pin \"digest_out\[6\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[7\] " "Pin \"digest_out\[7\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[8\] " "Pin \"digest_out\[8\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[9\] " "Pin \"digest_out\[9\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[10\] " "Pin \"digest_out\[10\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[11\] " "Pin \"digest_out\[11\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[12\] " "Pin \"digest_out\[12\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[13\] " "Pin \"digest_out\[13\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[14\] " "Pin \"digest_out\[14\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[15\] " "Pin \"digest_out\[15\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[16\] " "Pin \"digest_out\[16\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[17\] " "Pin \"digest_out\[17\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[18\] " "Pin \"digest_out\[18\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[19\] " "Pin \"digest_out\[19\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[20\] " "Pin \"digest_out\[20\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[21\] " "Pin \"digest_out\[21\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[22\] " "Pin \"digest_out\[22\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[23\] " "Pin \"digest_out\[23\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[24\] " "Pin \"digest_out\[24\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[25\] " "Pin \"digest_out\[25\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[26\] " "Pin \"digest_out\[26\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[40\] " "Pin \"digest_out\[40\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[41\] " "Pin \"digest_out\[41\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[42\] " "Pin \"digest_out\[42\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[43\] " "Pin \"digest_out\[43\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[44\] " "Pin \"digest_out\[44\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[45\] " "Pin \"digest_out\[45\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[46\] " "Pin \"digest_out\[46\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[47\] " "Pin \"digest_out\[47\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[48\] " "Pin \"digest_out\[48\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[49\] " "Pin \"digest_out\[49\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[50\] " "Pin \"digest_out\[50\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "digest_out\[51\] " "Pin \"digest_out\[51\]\" is virtual output pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 53 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M_valid " "Pin \"M_valid\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "rst_n " "Pin \"rst_n\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 5 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[27\] " "Pin \"C_in\[27\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[26\] " "Pin \"C_in\[26\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[25\] " "Pin \"C_in\[25\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[24\] " "Pin \"C_in\[24\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[29\] " "Pin \"C_in\[29\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[28\] " "Pin \"C_in\[28\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[30\] " "Pin \"C_in\[30\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[31\] " "Pin \"C_in\[31\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[38\] " "Pin \"C_in\[38\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[57\] " "Pin \"C_in\[57\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[58\] " "Pin \"C_in\[58\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[59\] " "Pin \"C_in\[59\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[4\] " "Pin \"C_in\[4\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[61\] " "Pin \"C_in\[61\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[34\] " "Pin \"C_in\[34\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[60\] " "Pin \"C_in\[60\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[56\] " "Pin \"C_in\[56\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[35\] " "Pin \"C_in\[35\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[36\] " "Pin \"C_in\[36\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[37\] " "Pin \"C_in\[37\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[33\] " "Pin \"C_in\[33\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[51\] " "Pin \"C_in\[51\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[52\] " "Pin \"C_in\[52\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[53\] " "Pin \"C_in\[53\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[54\] " "Pin \"C_in\[54\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[55\] " "Pin \"C_in\[55\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[50\] " "Pin \"C_in\[50\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[32\] " "Pin \"C_in\[32\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[40\] " "Pin \"C_in\[40\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[41\] " "Pin \"C_in\[41\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[42\] " "Pin \"C_in\[42\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[43\] " "Pin \"C_in\[43\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[44\] " "Pin \"C_in\[44\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[45\] " "Pin \"C_in\[45\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[39\] " "Pin \"C_in\[39\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[46\] " "Pin \"C_in\[46\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[47\] " "Pin \"C_in\[47\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[48\] " "Pin \"C_in\[48\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[49\] " "Pin \"C_in\[49\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[9\] " "Pin \"C_in\[9\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[22\] " "Pin \"C_in\[22\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[23\] " "Pin \"C_in\[23\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[16\] " "Pin \"C_in\[16\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[17\] " "Pin \"C_in\[17\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[18\] " "Pin \"C_in\[18\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[19\] " "Pin \"C_in\[19\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[20\] " "Pin \"C_in\[20\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[21\] " "Pin \"C_in\[21\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[10\] " "Pin \"C_in\[10\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[11\] " "Pin \"C_in\[11\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[12\] " "Pin \"C_in\[12\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[13\] " "Pin \"C_in\[13\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[14\] " "Pin \"C_in\[14\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[15\] " "Pin \"C_in\[15\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[62\] " "Pin \"C_in\[62\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[63\] " "Pin \"C_in\[63\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[0\] " "Pin \"C_in\[0\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[1\] " "Pin \"C_in\[1\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[2\] " "Pin \"C_in\[2\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[3\] " "Pin \"C_in\[3\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[5\] " "Pin \"C_in\[5\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[6\] " "Pin \"C_in\[6\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[7\] " "Pin \"C_in\[7\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "C_in\[8\] " "Pin \"C_in\[8\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[6\] " "Pin \"M\[6\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[1\] " "Pin \"M\[1\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[0\] " "Pin \"M\[0\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[7\] " "Pin \"M\[7\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[5\] " "Pin \"M\[5\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[3\] " "Pin \"M\[3\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[2\] " "Pin \"M\[2\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "M\[4\] " "Pin \"M\[4\]\" is virtual input pin" {  } { { "../db/full_hash_aes_top.sv" "" { Text "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/db/full_hash_aes_top.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1626196966262 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1626196966262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24095 " "Implemented 24095 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626196967166 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626196967166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24094 " "Implemented 24094 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626196967166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626196967166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5136 " "Peak virtual memory: 5136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626196967230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 19:22:47 2021 " "Processing ended: Tue Jul 13 19:22:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626196967230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:21:49 " "Elapsed time: 00:21:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626196967230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:23:33 " "Total CPU time (on all processors): 00:23:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626196967230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626196967230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626196968071 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1626196969150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626196969151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 19:22:48 2021 " "Processing started: Tue Jul 13 19:22:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626196969151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1626196969151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox " "Command: quartus_fit --read_settings_files=off --write_settings_files=off full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1626196969151 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1626196969446 ""}
{ "Info" "0" "" "Project  = full_hash_algorithm_aes_sbox" {  } {  } 0 0 "Project  = full_hash_algorithm_aes_sbox" 0 0 "Fitter" 0 0 1626196969448 ""}
{ "Info" "0" "" "Revision = full_hash_algorithm_aes_sbox" {  } {  } 0 0 "Revision = full_hash_algorithm_aes_sbox" 0 0 "Fitter" 0 0 1626196969449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626196969848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626196969849 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "full_hash_algorithm_aes_sbox 5CGXFC9D6F27C7 " "Selected device 5CGXFC9D6F27C7 for design \"full_hash_algorithm_aes_sbox\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626196970154 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626196970227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626196970227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1626196971604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626196971751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626196972496 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1626196973337 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1626196985804 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 267 global CLKCTRL_G6 " "clk~inputCLKENA0 with 267 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1626196986218 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1626196986218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626196986220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1626196986400 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626196986404 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1626196986409 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1626196986414 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1626196986416 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1626196986418 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1626196986420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1626196986425 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1626196986425 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626196987011 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1626197005911 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1626197006174 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1626197006180 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1626197006183 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626197006185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626197006185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          clk " " 100.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626197006185 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1626197006185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1626197006771 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1626197008273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:07 " "Fitter placement preparation operations ending: elapsed time is 00:02:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626197133722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1626197193329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1626197268039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:15 " "Fitter placement operations ending: elapsed time is 00:01:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626197268039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1626197271784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X97_Y58 X108_Y68 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X97_Y58 to location X108_Y68" {  } { { "loc" "" { Generic "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X97_Y58 to location X108_Y68"} { { 12 { 0 ""} 97 58 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1626197326919 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1626197326919 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1626197627901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1626198241385 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1626198241385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:15:54 " "Fitter routing operations ending: elapsed time is 00:15:54" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626198241392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 36.32 " "Total time spent on timing analysis during the Fitter is 36.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1626198306447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626198306641 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626198329150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1626198329170 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1626198359090 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:34 " "Fitter post-fit operations ending: elapsed time is 00:01:34" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626198400671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/quartus/output_files/full_hash_algorithm_aes_sbox.fit.smsg " "Generated suppressed messages file C:/Users/tomma/Desktop/Uni/Magistrale/Second Year/Hardware and Embedded Security/Project/full_hash_algorithm_aes_sbox/Full-hash-algorithm/quartus/output_files/full_hash_algorithm_aes_sbox.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1626198402917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6996 " "Peak virtual memory: 6996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626198409352 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 19:46:49 2021 " "Processing ended: Tue Jul 13 19:46:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626198409352 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:24:01 " "Elapsed time: 00:24:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626198409352 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:39:05 " "Total CPU time (on all processors): 00:39:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626198409352 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626198409352 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626198410284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1626198410964 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626198410964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 13 19:46:50 2021 " "Processing started: Tue Jul 13 19:46:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626198410964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1626198410964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox " "Command: quartus_sta full_hash_algorithm_aes_sbox -c full_hash_algorithm_aes_sbox" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1626198410965 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1626198411099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1626198414883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1626198414883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198414934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198414934 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1626198417057 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1626198417277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626198417277 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1626198417286 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626198417303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626198419956 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626198419956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.042 " "Worst-case setup slack is -78.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198419965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198419965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.042           -4656.202 clk  " "  -78.042           -4656.202 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198419965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198419965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.959 " "Worst-case hold slack is -2.959" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.959            -137.151 clk  " "   -2.959            -137.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198420378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198420389 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198420395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.293 " "Worst-case minimum pulse width slack is 49.293" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.293               0.000 clk  " "   49.293               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198420400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198420400 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626198420857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626198420930 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626198445463 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626198446677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626198447779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626198447779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -77.912 " "Worst-case setup slack is -77.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198447789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198447789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -77.912           -4702.764 clk  " "  -77.912           -4702.764 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198447789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198447789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.041 " "Worst-case hold slack is -3.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.041            -146.810 clk  " "   -3.041            -146.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198448211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198448217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198448223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.189 " "Worst-case minimum pulse width slack is 49.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.189               0.000 clk  " "   49.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198448226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198448226 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1626198448659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1626198448879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1626198474092 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626198475317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.326 " "Worst-case setup slack is 7.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198475699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198475699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.326               0.000 clk  " "    7.326               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198475699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198475699 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626198476073 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626198476073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.913 " "Worst-case hold slack is -0.913" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.913             -32.066 clk  " "   -0.913             -32.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198476083 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198476089 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198476096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.422 " "Worst-case minimum pulse width slack is 49.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.422               0.000 clk  " "   49.422               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198476102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198476102 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1626198476513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1626198477269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.312 " "Worst-case setup slack is 16.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198477670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198477670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.312               0.000 clk  " "   16.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198477670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198477670 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1626198478047 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1626198478047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.877 " "Worst-case hold slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877             -31.950 clk  " "   -0.877             -31.950 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198478056 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198478063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1626198478069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.421 " "Worst-case minimum pulse width slack is 49.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.421               0.000 clk  " "   49.421               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1626198478073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1626198478073 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626198479055 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1626198479055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5596 " "Peak virtual memory: 5596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626198479264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 13 19:47:59 2021 " "Processing ended: Tue Jul 13 19:47:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626198479264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626198479264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626198479264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626198479264 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 13 s " "Quartus Prime Flow was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1626198480070 ""}
