Warning (10268): Verilog HDL information at phase_2_tb.v(50): always construct contains both blocking and non-blocking assignments File: C:/Users/adogh/OneDrive/Documents/4th_year/Winter/ELEC374/Lab_repo/my_mini_cpu/src/mini_cpu/phase_2_tb.v Line: 50
