# gf180mcu_ic_0p5x0p5_sram_u8b3k Memory Map

## Overview

| Parameter | Value |
|-----------|-------|
| Total Capacity | 3072 words |
| Data Width | 8 bits |
| Address Width | 12 bits |
| Address Range | 0x0000 - 0x0BFF |

## Memory Organization

The memory consists of 6 SRAM macros, each providing
512 x 8-bit storage.

### SRAM Block Map

| Block | SRAM Index | Start Address | End Address | Size |
|-------|------------|---------------|-------------|------|
| SRAM 0 | 0 | 0x0000 | 0x01FF | 512 words |
| SRAM 1 | 1 | 0x0200 | 0x03FF | 512 words |
| SRAM 2 | 2 | 0x0400 | 0x05FF | 512 words |
| SRAM 3 | 3 | 0x0600 | 0x07FF | 512 words |
| SRAM 4 | 4 | 0x0800 | 0x09FF | 512 words |
| SRAM 5 | 5 | 0x0A00 | 0x0BFF | 512 words |

## Address Decoding

```
Address Bus [11:0]
     |
     +---> Upper bits [11:9] --> SRAM Select (6 blocks)
     |
     +---> Lower bits [8:0] --> Word Address (512 words)
```

### Decoding Logic

- SRAM select bits: 3
- Word address bits: 9
- Total address bits: 12

## Memory Layout Diagram

```
+-------------------+ 0x0BFF (3071)
|                   |
|   SRAM 5         |
|                   |
+-------------------+ 0x0A00
|       ...         |
+-------------------+
|                   |
|   SRAM 1          |
|                   |
+-------------------+ 0x0200 (512)
|                   |
|   SRAM 0          |
|                   |
+-------------------+ 0x0000 (0)
```

## Access Examples

### First SRAM (Block 0)
- Address range: 0x0000 - 0x01FF
- Example: Write to address 0x0000
  ```
  addr = 0x0000
  din  = 0xAB
  ce_n = 0
  we_n = 0
  ```

### Last SRAM (Block 5)
- Address range: 0x0A00 - 0x0BFF
- Example: Read from last address
  ```
  addr = 0x0BFF
  ce_n = 0
  we_n = 1
  // dout available after tAA
  ```

## Notes

1. All addresses are word addresses (not byte addresses)
2. Out-of-range addresses (>= 0x0C00) are undefined
3. Address decoding is combinational, selected on clock edge

---

*Generated by sram-forge*