# NexusRV16: 16-bit Pipelined RISC Processor

![Status](https://img.shields.io/badge/Status-Operational-success) ![Verilog](https://img.shields.io/badge/Language-Verilog-blue) ![Simulation](https://img.shields.io/badge/Simulation-Vivado-orange) ![License](https://img.shields.io/badge/License-MIT-green)

**NexusRV16**, eÄŸitim ve gÃ¶mÃ¼lÃ¼ sistemler iÃ§in tasarlanmÄ±ÅŸ, yÃ¼ksek performanslÄ± **16-bit 2-AÅŸamalÄ± Pipelined (Boru HattÄ±)** RISC iÅŸlemci mimarisidir. Verilog HDL kullanÄ±larak geliÅŸtirilmiÅŸ ve kapsamlÄ± testbench senaryolarÄ± ile doÄŸrulanmÄ±ÅŸtÄ±r.

Bu proje, modern bilgisayar mimarisi prensiplerini (Register Forwarding, Hazard Detection, Pipeline Stalling) minimalist bir yapÄ±da uygular.

---

## ğŸ¨ High-Level Architecture (Renkli Blok ÅemasÄ±)

AÅŸaÄŸÄ±daki diyagram, NexusRV16'nÄ±n iÃ§ veri yollarÄ±nÄ±, kontrol mantÄ±ÄŸÄ±nÄ± ve bellek etkileÅŸimini gÃ¶stermektedir.

```mermaid
%%{init: {'theme': 'base', 'themeVariables': { 'edgeLabelBackground': '#ffffff', 'tertiaryColor': '#ffffff', 'primaryColor': '#ffffff'}}}%%
graph LR
    %% =========================================================
    %% TEMA: YATAY DÃœZEN (Temiz Beyaz Arka Plan)
    %% =========================================================
    linkStyle default interpolate basis stroke:#333333,stroke-width:2px;

    %% BEYAZ TUVAL KAPSAYICISI
    subgraph CANVAS [ <br/> ]
        direction LR

        %% ğŸ¨ RENK PALETÄ°
        classDef canvas fill:#ffffff,stroke:#333333,stroke-width:2px;
        classDef block fill:#f0f8ff,stroke:#1e88e5,stroke-width:2px,color:#000000,rx:5,ry:5;
        classDef memory fill:#fff9c4,stroke:#fbc02d,stroke-width:2px,color:#000000,rx:0,ry:0;
        classDef external fill:#f5f5f5,stroke:#757575,stroke-width:2px,color:#000000,rx:5,ry:5;

        %% =====================================================
        %% 1. SOL: TEST ORTAMI
        %% =====================================================
        TB["ğŸ› ï¸ TESTBENCH"]:::external

        %% =====================================================
        %% 2. ORTA: PROCESOR Ã‡EKÄ°RDEÄÄ°
        %% =====================================================
        subgraph CPU_FRAME [âš¡ NexusRV16 CPU CORE]
            direction TB
            
            CTRL["ğŸ® Control Unit"]:::block
            
            %% Datapath'i yatayda hizala
            subgraph DP_LAYER [ ]
                direction LR
                REGS["Â®ï¸ Register File"]:::block
                ALU["ğŸ§® ALU"]:::block
            end
            
            %% HiyerarÅŸi: Kontrol Ã¼stte, Datapath altta
            CTRL --> DP_LAYER
        end

        %% =====================================================
        %% 3. SAÄ: BELLEK (Yan hizada)
        %% =====================================================
        RAM[("ğŸ’¾ MAIN MEMORY<br/>(64KB)")]:::memory

        %% =====================================================
        %% BAÄLANTILAR
        %% =====================================================
        
        %% Testbench -> Control
        TB == "Instruction" ==> CTRL

        %% Control Sinyalleri (Temiz DaÄŸÄ±lÄ±m)
        CTRL -- "Control Sigs" --> REGS
        CTRL -- "Opcode" --> ALU
        
        %% ALU iÅŸlem dÃ¶ngÃ¼sÃ¼
        REGS -- "Operands" --> ALU
        ALU -- "Result" --> REGS

        %% RAM BaÄŸlantÄ±sÄ± (KesiÅŸmeyi Ã–nleyen Rota)
        REGS ==>|Store| RAM
        RAM ==>|Load| REGS

        %% Hizalama: RAM'i DP_LAYER ile hizala
        DP_LAYER ~~~ RAM
    end
    
    %% STÄ°L
    style CANVAS fill:#ffffff,stroke:#9e9e9e,stroke-width:4px
    style CPU_FRAME fill:#ffffff,stroke:#1565c0,stroke-width:3px,color:#000000
    style DP_LAYER fill:none,stroke:none

```

---

## ğŸš€ Key Features

*   **Mimari:** 16-bit RISC (Reduced Instruction Set Computer).
*   **Pipeline:** 2-AÅŸamalÄ± (Fetch/Decode ve Execute/Writeback).
*   **Registers:** 8 adet 16-bit Genel AmaÃ§lÄ± YazmaÃ§ (R0-R7).
*   **Hazards Ã‡Ã¶zÃ¼mÃ¼:**
    *   **Data Hazard:** *Address Forwarding* ve *Load-Use Stall* mekanizmalarÄ±.
    *   **Control Hazard:** Branch tahmini ve *Pipeline Flushing*.
    *   **Structural Hazard:** Memory access Ã§akÄ±ÅŸmalarÄ± iÃ§in *Automatic NOP Insertion*.
*   **Bellek:** 64KB Adreslenebilir Alan (Unified Memory Architecture).
*   **Test:** 14 farklÄ± senaryoyu kapsayan %100 doÄŸrulama oranÄ±.

---

## ğŸ“‚ Project Structure

Proje, kolay entegrasyon iÃ§in modÃ¼ler bir yapÄ±da dÃ¼zenlenmiÅŸtir:

| Dosya AdÄ± | AÃ§Ä±klama |
| :--- | :--- |
| `NexusRV16.v` | **Top Module.** CPU ve RAM'i birleÅŸtiren sistem modÃ¼lÃ¼. |
| `nexus_cpu_pipeline.v` | Ä°ÅŸlemci Ã§ekirdeÄŸi. Pipeline ve NOP mantÄ±ÄŸÄ±nÄ± yÃ¶netir. |
| `nexus_datapath.v` | Veri yolu. PC, Muxlar ve ALU baÄŸlantÄ±larÄ±nÄ± iÃ§erir. |
| `nexus_control.v` | Kontrol birimi. Stall ve Flush sinyallerini Ã¼retir. |
| `nexus_alu.v` | Aritmetik MantÄ±k Birimi (ADD, SUB, SHL, Logical Ops). |
| `nexus_regfile.v` | 8x16-bit Register File. |
| `nexus_ram.v` | SimÃ¼lasyon iÃ§in 64KB Bellek ModÃ¼lÃ¼. |
| `tb_NexusRV16.v` | **Comprehensive Testbench.** TÃ¼m ISA'yÄ± test eder. |

---

## âš¡ Instruction Set Architecture (ISA)

NexusRV16, 16-bit sabit uzunluklu komut yapÄ±sÄ±nÄ± kullanÄ±r.

| Type | Instruction | Opcode (Hex) | Description | Example |
| :--- | :--- | :--- | :--- | :--- |
| **Arithmetic** | `ADD` | `0x0` | Toplama | `ADD R0, R1` |
| | `SUB` | `0x1` | Ã‡Ä±karma | `SUB R0, R2` |
| | `INC` | `0x9` | ArttÄ±rma | `INC R3` |
| | `DEC` | `0xC` | Azaltma | `DEC R3` |
| **Logic** | `AND` | `0x2` | MantÄ±ksal VE | `AND R1, R2` |
| | `OR` | `0x3` | MantÄ±ksal VEYA | `OR R1, R2` |
| | `XOR` | `0x4` | MantÄ±ksal XOR | `XOR R1, R2` |
| | `NOT` | `0x5` | MantÄ±ksal TERS | `NOT R1` |
| **Shift** | `SHL` | `0x6` | Sola KaydÄ±rma | `SHL R1, R2` |
| | `SHR` | `0x7` | SaÄŸa KaydÄ±rma | `SHR R1, R2` |
| **Data Transfer** | `LDI` | `0xA` | Sabit YÃ¼kle (Immediate) | `LDI R0, #10` |
| | `LDR` | `0xB` | Bellekten Oku (Load) | `LDR R1, [Addr]` |
| | `STR` | `0xC` | BelleÄŸe Yaz (Store) | `STR R2, [Addr]` |
| **Control Flow** | `JMP` | `0xE0` | ÅartsÄ±z Dallanma | `JMP +4` |
| | `BEQ` | `0xE4` | EÅŸitse Dallan (Zero Flag) | `BEQ +6` |
| | `BNE` | `0xE8` | EÅŸit DeÄŸilse Dallan | `BNE -2` |
| | `HLT` | `0xFE` | Ä°ÅŸlemciyi Durdur | `HLT` |

---

## ğŸ› ï¸ Simulation & Verification

Proje, Vivado Simulator Ã¼zerinde kapsamlÄ± bir ÅŸekilde test edilmiÅŸtir.

### Test SonuÃ§larÄ± (tb_NexusRV16.v)
TÃ¼m test gruplarÄ± baÅŸarÄ±yla geÃ§miÅŸtir:

```text
================================================================
  TEST SUMMARY
================================================================
   Passed : 14
   Failed : 0
   Total  : 14
================================================================
  *** ALL TESTS PASSED! ***
  NexusRV16 Pipeline Processor fully operational.
```

### NasÄ±l Ã‡alÄ±ÅŸtÄ±rÄ±lÄ±r?
1.  **Vivado**'yu aÃ§Ä±n ve yeni bir proje oluÅŸturun.
2.  `sources` klasÃ¶rÃ¼ndeki tÃ¼m `.v` dosyalarÄ±nÄ± "Design Sources" olarak ekleyin.
3.  `testbench` klasÃ¶rÃ¼ndeki `tb_NexusRV16.v` dosyasÄ±nÄ± "Simulation Sources" olarak ekleyin.
4.  SimÃ¼lasyon ayarlarÄ±ndan `tb_NexusRV16` modÃ¼lÃ¼nÃ¼ "Top Module" olarak seÃ§in.
5.  **Run Simulation > Run All** komutunu Ã§alÄ±ÅŸtÄ±rÄ±n.

---

## ğŸ‘¤ Author

**Musa**  
*Computer Architecture Engineer & FPGA Developer*  
January 2026
