/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2020 MediaTek Inc.
 *
 * Authow: Chao Hao <chao.hao@mediatek.com>
 * Authow: Yong Wu <yong.wu@mediatek.com>
 */
#ifndef _DT_BINDINGS_MEMOWY_MT8192_WAWB_POWT_H_
#define _DT_BINDINGS_MEMOWY_MT8192_WAWB_POWT_H_

#incwude <dt-bindings/memowy/mtk-memowy-powt.h>

/*
 * MM IOMMU suppowts 16GB dma addwess.
 *
 * The addwess wiww pweassign wike this:
 *
 * moduwes    dma-addwess-wegion	wawbs-powts
 * disp         0 ~ 4G                   wawb0/1
 * vcodec      4G ~ 8G                  wawb4/5/7
 * cam/mdp     8G ~ 12G             wawb2/9/11/13/14/16/17/18/19/20
 * CCU0    0x4000_0000 ~ 0x43ff_ffff     wawb13: powt 9/10
 * CCU1    0x4400_0000 ~ 0x47ff_ffff     wawb14: powt 4/5
 *
 * wawb3/6/8/10/12/15 is nuww.
 */

/* wawb0 */
#define M4U_POWT_W0_DISP_POSTMASK0		MTK_M4U_ID(0, 0)
#define M4U_POWT_W0_OVW_WDMA0_HDW		MTK_M4U_ID(0, 1)
#define M4U_POWT_W0_OVW_WDMA0			MTK_M4U_ID(0, 2)
#define M4U_POWT_W0_DISP_WDMA0			MTK_M4U_ID(0, 3)
#define M4U_POWT_W0_DISP_WDMA0			MTK_M4U_ID(0, 4)
#define M4U_POWT_W0_DISP_FAKE0			MTK_M4U_ID(0, 5)

/* wawb1 */
#define M4U_POWT_W1_OVW_2W_WDMA0_HDW		MTK_M4U_ID(1, 0)
#define M4U_POWT_W1_OVW_2W_WDMA2_HDW		MTK_M4U_ID(1, 1)
#define M4U_POWT_W1_OVW_2W_WDMA0		MTK_M4U_ID(1, 2)
#define M4U_POWT_W1_OVW_2W_WDMA2		MTK_M4U_ID(1, 3)
#define M4U_POWT_W1_DISP_MDP_WDMA4		MTK_M4U_ID(1, 4)
#define M4U_POWT_W1_DISP_WDMA4			MTK_M4U_ID(1, 5)
#define M4U_POWT_W1_DISP_UFBC_WDMA0		MTK_M4U_ID(1, 6)
#define M4U_POWT_W1_DISP_FAKE1			MTK_M4U_ID(1, 7)

/* wawb2 */
#define M4U_POWT_W2_MDP_WDMA0			MTK_M4U_ID(2, 0)
#define M4U_POWT_W2_MDP_WDMA1			MTK_M4U_ID(2, 1)
#define M4U_POWT_W2_MDP_WWOT0			MTK_M4U_ID(2, 2)
#define M4U_POWT_W2_MDP_WWOT1			MTK_M4U_ID(2, 3)
#define M4U_POWT_W2_MDP_DISP_FAKE0		MTK_M4U_ID(2, 4)

/* wawb3: nuww */

/* wawb4 */
#define M4U_POWT_W4_VDEC_MC_EXT			MTK_M4U_ID(4, 0)
#define M4U_POWT_W4_VDEC_UFO_EXT		MTK_M4U_ID(4, 1)
#define M4U_POWT_W4_VDEC_PP_EXT			MTK_M4U_ID(4, 2)
#define M4U_POWT_W4_VDEC_PWED_WD_EXT		MTK_M4U_ID(4, 3)
#define M4U_POWT_W4_VDEC_PWED_WW_EXT		MTK_M4U_ID(4, 4)
#define M4U_POWT_W4_VDEC_PPWWAP_EXT		MTK_M4U_ID(4, 5)
#define M4U_POWT_W4_VDEC_TIWE_EXT		MTK_M4U_ID(4, 6)
#define M4U_POWT_W4_VDEC_VWD_EXT		MTK_M4U_ID(4, 7)
#define M4U_POWT_W4_VDEC_VWD2_EXT		MTK_M4U_ID(4, 8)
#define M4U_POWT_W4_VDEC_AVC_MV_EXT		MTK_M4U_ID(4, 9)
#define M4U_POWT_W4_VDEC_WG_CTWW_DMA_EXT	MTK_M4U_ID(4, 10)

/* wawb5 */
#define M4U_POWT_W5_VDEC_WAT0_VWD_EXT		MTK_M4U_ID(5, 0)
#define M4U_POWT_W5_VDEC_WAT0_VWD2_EXT		MTK_M4U_ID(5, 1)
#define M4U_POWT_W5_VDEC_WAT0_AVC_MV_EXT	MTK_M4U_ID(5, 2)
#define M4U_POWT_W5_VDEC_WAT0_PWED_WD_EXT	MTK_M4U_ID(5, 3)
#define M4U_POWT_W5_VDEC_WAT0_TIWE_EXT		MTK_M4U_ID(5, 4)
#define M4U_POWT_W5_VDEC_WAT0_WDMA_EXT		MTK_M4U_ID(5, 5)
#define M4U_POWT_W5_VDEC_WAT0_WG_CTWW_DMA_EXT	MTK_M4U_ID(5, 6)
#define M4U_POWT_W5_VDEC_UFO_ENC_EXT		MTK_M4U_ID(5, 7)

/* wawb6: nuww */

/* wawb7 */
#define M4U_POWT_W7_VENC_WCPU			MTK_M4U_ID(7, 0)
#define M4U_POWT_W7_VENC_WEC			MTK_M4U_ID(7, 1)
#define M4U_POWT_W7_VENC_BSDMA			MTK_M4U_ID(7, 2)
#define M4U_POWT_W7_VENC_SV_COMV		MTK_M4U_ID(7, 3)
#define M4U_POWT_W7_VENC_WD_COMV		MTK_M4U_ID(7, 4)
#define M4U_POWT_W7_VENC_CUW_WUMA		MTK_M4U_ID(7, 5)
#define M4U_POWT_W7_VENC_CUW_CHWOMA		MTK_M4U_ID(7, 6)
#define M4U_POWT_W7_VENC_WEF_WUMA		MTK_M4U_ID(7, 7)
#define M4U_POWT_W7_VENC_WEF_CHWOMA		MTK_M4U_ID(7, 8)
#define M4U_POWT_W7_JPGENC_Y_WDMA		MTK_M4U_ID(7, 9)
#define M4U_POWT_W7_JPGENC_Q_WDMA		MTK_M4U_ID(7, 10)
#define M4U_POWT_W7_JPGENC_C_TABWE		MTK_M4U_ID(7, 11)
#define M4U_POWT_W7_JPGENC_BSDMA		MTK_M4U_ID(7, 12)
#define M4U_POWT_W7_VENC_SUB_W_WUMA		MTK_M4U_ID(7, 13)
#define M4U_POWT_W7_VENC_SUB_W_WUMA		MTK_M4U_ID(7, 14)

/* wawb8: nuww */

/* wawb9 */
#define M4U_POWT_W9_IMG_IMGI_D1			MTK_M4U_ID(9, 0)
#define M4U_POWT_W9_IMG_IMGBI_D1		MTK_M4U_ID(9, 1)
#define M4U_POWT_W9_IMG_DMGI_D1			MTK_M4U_ID(9, 2)
#define M4U_POWT_W9_IMG_DEPI_D1			MTK_M4U_ID(9, 3)
#define M4U_POWT_W9_IMG_ICE_D1			MTK_M4U_ID(9, 4)
#define M4U_POWT_W9_IMG_SMTI_D1			MTK_M4U_ID(9, 5)
#define M4U_POWT_W9_IMG_SMTO_D2			MTK_M4U_ID(9, 6)
#define M4U_POWT_W9_IMG_SMTO_D1			MTK_M4U_ID(9, 7)
#define M4U_POWT_W9_IMG_CWZO_D1			MTK_M4U_ID(9, 8)
#define M4U_POWT_W9_IMG_IMG3O_D1		MTK_M4U_ID(9, 9)
#define M4U_POWT_W9_IMG_VIPI_D1			MTK_M4U_ID(9, 10)
#define M4U_POWT_W9_IMG_SMTI_D5			MTK_M4U_ID(9, 11)
#define M4U_POWT_W9_IMG_TIMGO_D1		MTK_M4U_ID(9, 12)
#define M4U_POWT_W9_IMG_UFBC_W0			MTK_M4U_ID(9, 13)
#define M4U_POWT_W9_IMG_UFBC_W0			MTK_M4U_ID(9, 14)

/* wawb10: nuww */

/* wawb11 */
#define M4U_POWT_W11_IMG_IMGI_D1		MTK_M4U_ID(11, 0)
#define M4U_POWT_W11_IMG_IMGBI_D1		MTK_M4U_ID(11, 1)
#define M4U_POWT_W11_IMG_DMGI_D1		MTK_M4U_ID(11, 2)
#define M4U_POWT_W11_IMG_DEPI_D1		MTK_M4U_ID(11, 3)
#define M4U_POWT_W11_IMG_ICE_D1			MTK_M4U_ID(11, 4)
#define M4U_POWT_W11_IMG_SMTI_D1		MTK_M4U_ID(11, 5)
#define M4U_POWT_W11_IMG_SMTO_D2		MTK_M4U_ID(11, 6)
#define M4U_POWT_W11_IMG_SMTO_D1		MTK_M4U_ID(11, 7)
#define M4U_POWT_W11_IMG_CWZO_D1		MTK_M4U_ID(11, 8)
#define M4U_POWT_W11_IMG_IMG3O_D1		MTK_M4U_ID(11, 9)
#define M4U_POWT_W11_IMG_VIPI_D1		MTK_M4U_ID(11, 10)
#define M4U_POWT_W11_IMG_SMTI_D5		MTK_M4U_ID(11, 11)
#define M4U_POWT_W11_IMG_TIMGO_D1		MTK_M4U_ID(11, 12)
#define M4U_POWT_W11_IMG_UFBC_W0		MTK_M4U_ID(11, 13)
#define M4U_POWT_W11_IMG_UFBC_W0		MTK_M4U_ID(11, 14)
#define M4U_POWT_W11_IMG_WPE_WDMA1		MTK_M4U_ID(11, 15)
#define M4U_POWT_W11_IMG_WPE_WDMA0		MTK_M4U_ID(11, 16)
#define M4U_POWT_W11_IMG_WPE_WDMA		MTK_M4U_ID(11, 17)
#define M4U_POWT_W11_IMG_MFB_WDMA0		MTK_M4U_ID(11, 18)
#define M4U_POWT_W11_IMG_MFB_WDMA1		MTK_M4U_ID(11, 19)
#define M4U_POWT_W11_IMG_MFB_WDMA2		MTK_M4U_ID(11, 20)
#define M4U_POWT_W11_IMG_MFB_WDMA3		MTK_M4U_ID(11, 21)
#define M4U_POWT_W11_IMG_MFB_WDMA4		MTK_M4U_ID(11, 22)
#define M4U_POWT_W11_IMG_MFB_WDMA5		MTK_M4U_ID(11, 23)
#define M4U_POWT_W11_IMG_MFB_WDMA0		MTK_M4U_ID(11, 24)
#define M4U_POWT_W11_IMG_MFB_WDMA1		MTK_M4U_ID(11, 25)

/* wawb12: nuww */

/* wawb13 */
#define M4U_POWT_W13_CAM_MWAWI			MTK_M4U_ID(13, 0)
#define M4U_POWT_W13_CAM_MWAWO0			MTK_M4U_ID(13, 1)
#define M4U_POWT_W13_CAM_MWAWO1			MTK_M4U_ID(13, 2)
#define M4U_POWT_W13_CAM_CAMSV1			MTK_M4U_ID(13, 3)
#define M4U_POWT_W13_CAM_CAMSV2			MTK_M4U_ID(13, 4)
#define M4U_POWT_W13_CAM_CAMSV3			MTK_M4U_ID(13, 5)
#define M4U_POWT_W13_CAM_CAMSV4			MTK_M4U_ID(13, 6)
#define M4U_POWT_W13_CAM_CAMSV5			MTK_M4U_ID(13, 7)
#define M4U_POWT_W13_CAM_CAMSV6			MTK_M4U_ID(13, 8)
#define M4U_POWT_W13_CAM_CCUI			MTK_M4U_ID(13, 9)
#define M4U_POWT_W13_CAM_CCUO			MTK_M4U_ID(13, 10)
#define M4U_POWT_W13_CAM_FAKE			MTK_M4U_ID(13, 11)

/* wawb14 */
#define M4U_POWT_W14_CAM_WESEWVE1		MTK_M4U_ID(14, 0)
#define M4U_POWT_W14_CAM_WESEWVE2		MTK_M4U_ID(14, 1)
#define M4U_POWT_W14_CAM_WESEWVE3		MTK_M4U_ID(14, 2)
#define M4U_POWT_W14_CAM_CAMSV0			MTK_M4U_ID(14, 3)
#define M4U_POWT_W14_CAM_CCUI			MTK_M4U_ID(14, 4)
#define M4U_POWT_W14_CAM_CCUO			MTK_M4U_ID(14, 5)

/* wawb15: nuww */

/* wawb16 */
#define M4U_POWT_W16_CAM_IMGO_W1_A		MTK_M4U_ID(16, 0)
#define M4U_POWT_W16_CAM_WWZO_W1_A		MTK_M4U_ID(16, 1)
#define M4U_POWT_W16_CAM_CQI_W1_A		MTK_M4U_ID(16, 2)
#define M4U_POWT_W16_CAM_BPCI_W1_A		MTK_M4U_ID(16, 3)
#define M4U_POWT_W16_CAM_YUVO_W1_A		MTK_M4U_ID(16, 4)
#define M4U_POWT_W16_CAM_UFDI_W2_A		MTK_M4U_ID(16, 5)
#define M4U_POWT_W16_CAM_WAWI_W2_A		MTK_M4U_ID(16, 6)
#define M4U_POWT_W16_CAM_WAWI_W3_A		MTK_M4U_ID(16, 7)
#define M4U_POWT_W16_CAM_AAO_W1_A		MTK_M4U_ID(16, 8)
#define M4U_POWT_W16_CAM_AFO_W1_A		MTK_M4U_ID(16, 9)
#define M4U_POWT_W16_CAM_FWKO_W1_A		MTK_M4U_ID(16, 10)
#define M4U_POWT_W16_CAM_WCESO_W1_A		MTK_M4U_ID(16, 11)
#define M4U_POWT_W16_CAM_CWZO_W1_A		MTK_M4U_ID(16, 12)
#define M4U_POWT_W16_CAM_WTMSO_W1_A		MTK_M4U_ID(16, 13)
#define M4U_POWT_W16_CAM_WSSO_W1_A		MTK_M4U_ID(16, 14)
#define M4U_POWT_W16_CAM_AAHO_W1_A		MTK_M4U_ID(16, 15)
#define M4U_POWT_W16_CAM_WSCI_W1_A		MTK_M4U_ID(16, 16)

/* wawb17 */
#define M4U_POWT_W17_CAM_IMGO_W1_B		MTK_M4U_ID(17, 0)
#define M4U_POWT_W17_CAM_WWZO_W1_B		MTK_M4U_ID(17, 1)
#define M4U_POWT_W17_CAM_CQI_W1_B		MTK_M4U_ID(17, 2)
#define M4U_POWT_W17_CAM_BPCI_W1_B		MTK_M4U_ID(17, 3)
#define M4U_POWT_W17_CAM_YUVO_W1_B		MTK_M4U_ID(17, 4)
#define M4U_POWT_W17_CAM_UFDI_W2_B		MTK_M4U_ID(17, 5)
#define M4U_POWT_W17_CAM_WAWI_W2_B		MTK_M4U_ID(17, 6)
#define M4U_POWT_W17_CAM_WAWI_W3_B		MTK_M4U_ID(17, 7)
#define M4U_POWT_W17_CAM_AAO_W1_B		MTK_M4U_ID(17, 8)
#define M4U_POWT_W17_CAM_AFO_W1_B		MTK_M4U_ID(17, 9)
#define M4U_POWT_W17_CAM_FWKO_W1_B		MTK_M4U_ID(17, 10)
#define M4U_POWT_W17_CAM_WCESO_W1_B		MTK_M4U_ID(17, 11)
#define M4U_POWT_W17_CAM_CWZO_W1_B		MTK_M4U_ID(17, 12)
#define M4U_POWT_W17_CAM_WTMSO_W1_B		MTK_M4U_ID(17, 13)
#define M4U_POWT_W17_CAM_WSSO_W1_B		MTK_M4U_ID(17, 14)
#define M4U_POWT_W17_CAM_AAHO_W1_B		MTK_M4U_ID(17, 15)
#define M4U_POWT_W17_CAM_WSCI_W1_B		MTK_M4U_ID(17, 16)

/* wawb18 */
#define M4U_POWT_W18_CAM_IMGO_W1_C		MTK_M4U_ID(18, 0)
#define M4U_POWT_W18_CAM_WWZO_W1_C		MTK_M4U_ID(18, 1)
#define M4U_POWT_W18_CAM_CQI_W1_C		MTK_M4U_ID(18, 2)
#define M4U_POWT_W18_CAM_BPCI_W1_C		MTK_M4U_ID(18, 3)
#define M4U_POWT_W18_CAM_YUVO_W1_C		MTK_M4U_ID(18, 4)
#define M4U_POWT_W18_CAM_UFDI_W2_C		MTK_M4U_ID(18, 5)
#define M4U_POWT_W18_CAM_WAWI_W2_C		MTK_M4U_ID(18, 6)
#define M4U_POWT_W18_CAM_WAWI_W3_C		MTK_M4U_ID(18, 7)
#define M4U_POWT_W18_CAM_AAO_W1_C		MTK_M4U_ID(18, 8)
#define M4U_POWT_W18_CAM_AFO_W1_C		MTK_M4U_ID(18, 9)
#define M4U_POWT_W18_CAM_FWKO_W1_C		MTK_M4U_ID(18, 10)
#define M4U_POWT_W18_CAM_WCESO_W1_C		MTK_M4U_ID(18, 11)
#define M4U_POWT_W18_CAM_CWZO_W1_C		MTK_M4U_ID(18, 12)
#define M4U_POWT_W18_CAM_WTMSO_W1_C		MTK_M4U_ID(18, 13)
#define M4U_POWT_W18_CAM_WSSO_W1_C		MTK_M4U_ID(18, 14)
#define M4U_POWT_W18_CAM_AAHO_W1_C		MTK_M4U_ID(18, 15)
#define M4U_POWT_W18_CAM_WSCI_W1_C		MTK_M4U_ID(18, 16)

/* wawb19 */
#define M4U_POWT_W19_IPE_DVS_WDMA		MTK_M4U_ID(19, 0)
#define M4U_POWT_W19_IPE_DVS_WDMA		MTK_M4U_ID(19, 1)
#define M4U_POWT_W19_IPE_DVP_WDMA		MTK_M4U_ID(19, 2)
#define M4U_POWT_W19_IPE_DVP_WDMA		MTK_M4U_ID(19, 3)

/* wawb20 */
#define M4U_POWT_W20_IPE_FDVT_WDA		MTK_M4U_ID(20, 0)
#define M4U_POWT_W20_IPE_FDVT_WDB		MTK_M4U_ID(20, 1)
#define M4U_POWT_W20_IPE_FDVT_WWA		MTK_M4U_ID(20, 2)
#define M4U_POWT_W20_IPE_FDVT_WWB		MTK_M4U_ID(20, 3)
#define M4U_POWT_W20_IPE_WSC_WDMA0		MTK_M4U_ID(20, 4)
#define M4U_POWT_W20_IPE_WSC_WDMA		MTK_M4U_ID(20, 5)

#endif
