#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d90920 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
P_0x1d36fd0 .param/l "CI" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x1d37010 .param/l "CO" 0 2 12, +C4<00000000000000000000000000000010>;
P_0x1d37050 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x1d37090 .param/l "END_CHANNEL" 0 2 16, C4<100>;
P_0x1d370d0 .param/l "END_FILTER" 0 2 17, C4<101>;
P_0x1d37110 .param/l "IFM_SIZE" 0 2 5, +C4<00000000000000000000000000001110>;
P_0x1d37150 .param/l "IFM_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x1d37190 .param/l "KERNEL_SIZE" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x1d371d0 .param/l "OFM_SIZE" 0 2 13, +C4<0000000000000000000000000000000000000000000000000000000000000010000>;
P_0x1d37210 .param/l "OUT_FEATURE" 0 2 14, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_0x1d37250 .param/l "PAD" 0 2 9, +C4<00000000000000000000000000000000>;
P_0x1d37290 .param/l "RELU" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x1d372d0 .param/l "STRIDE" 0 2 8, +C4<00000000000000000000000000000001>;
P_0x1d37310 .param/l "TOTAL_ELEMENTS" 0 2 15, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_0x1d37350 .param/l "WEIGHT_WIDTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x1e01700_0 .net *"_s0", 31 0, L_0x1e189b0;  1 drivers
v0x1e01800_0 .net *"_s10", 32 0, L_0x1e18c20;  1 drivers
L_0x7f2d9b325918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e018e0_0 .net *"_s13", 0 0, L_0x7f2d9b325918;  1 drivers
L_0x7f2d9b325960 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e019a0_0 .net/2u *"_s14", 32 0, L_0x7f2d9b325960;  1 drivers
v0x1e01a80_0 .net *"_s16", 32 0, L_0x1e16590;  1 drivers
L_0x7f2d9b3259a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1e01bb0_0 .net/2u *"_s18", 7 0, L_0x7f2d9b3259a8;  1 drivers
v0x1e01c90_0 .net *"_s22", 31 0, L_0x1e19150;  1 drivers
L_0x7f2d9b3259f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e01d70_0 .net *"_s25", 30 0, L_0x7f2d9b3259f0;  1 drivers
L_0x7f2d9b325a38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e01e50_0 .net/2u *"_s26", 31 0, L_0x7f2d9b325a38;  1 drivers
v0x1e01fc0_0 .net *"_s28", 0 0, L_0x1e19240;  1 drivers
L_0x7f2d9b325888 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1e02080_0 .net *"_s3", 30 0, L_0x7f2d9b325888;  1 drivers
v0x1e02160_0 .net *"_s30", 7 0, L_0x1e193d0;  1 drivers
v0x1e02240_0 .net *"_s32", 32 0, L_0x1e19470;  1 drivers
L_0x7f2d9b325a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e02320_0 .net *"_s35", 0 0, L_0x7f2d9b325a80;  1 drivers
L_0x7f2d9b325ac8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e02400_0 .net/2u *"_s36", 32 0, L_0x7f2d9b325ac8;  1 drivers
v0x1e024e0_0 .net *"_s38", 32 0, L_0x1e19570;  1 drivers
L_0x7f2d9b3258d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1e025c0_0 .net/2u *"_s4", 31 0, L_0x7f2d9b3258d0;  1 drivers
L_0x7f2d9b325b10 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1e02770_0 .net/2u *"_s40", 7 0, L_0x7f2d9b325b10;  1 drivers
v0x1e02810_0 .net *"_s6", 0 0, L_0x1e18ab0;  1 drivers
v0x1e028d0_0 .net *"_s8", 7 0, L_0x1e18b80;  1 drivers
v0x1e029b0_0 .var "clk1", 0 0;
v0x1e02a50_0 .var "clk2", 0 0;
v0x1e02af0_0 .net "data_output", 15 0, L_0x1e188b0;  1 drivers
v0x1e02bb0_0 .net "end_conv", 0 0, v0x1dea810_0;  1 drivers
v0x1e02c50_0 .net "ifm", 7 0, L_0x1e19060;  1 drivers
v0x1e02d40_0 .var "ifm_cnt", 31 0;
v0x1e02e20 .array "ifm_in", 587 0, 7 0;
v0x1e02ee0_0 .net "ifm_read", 0 0, L_0x1e17b40;  1 drivers
v0x1e02fd0_0 .var "ifm_read_reg", 0 0;
v0x1e03090 .array "ofm", 0 511, 15 0;
v0x1e03150 .array "ofm_golden", 0 511, 15 0;
v0x1e03210_0 .var/i "ofm_rtl", 31 0;
v0x1e032f0_0 .net "out_valid", 0 0, v0x1deab30_0;  1 drivers
v0x1e026b0_0 .var/i "ow", 31 0;
v0x1e035c0_0 .var/i "ow_1", 31 0;
v0x1e036a0_0 .var "rst_n", 0 0;
v0x1e03740_0 .var "start_conv", 0 0;
v0x1e03830_0 .net "wgt", 7 0, L_0x1e19730;  1 drivers
v0x1e038f0_0 .var "wgt_cnt", 31 0;
v0x1e039d0 .array "wgt_in", 53 0, 7 0;
v0x1e03a90_0 .net "wgt_read", 0 0, L_0x1e17e90;  1 drivers
v0x1e03b80_0 .var "wgt_read_reg", 0 0;
E_0x1d903b0 .event posedge, v0x1dea810_0;
E_0x1d567f0 .event edge, v0x1deaa50_0;
E_0x1d9a990 .event edge, v0x1de55d0_0;
L_0x1e189b0 .concat [ 1 31 0 0], v0x1e02fd0_0, L_0x7f2d9b325888;
L_0x1e18ab0 .cmp/eq 32, L_0x1e189b0, L_0x7f2d9b3258d0;
L_0x1e18b80 .array/port v0x1e02e20, L_0x1e16590;
L_0x1e18c20 .concat [ 32 1 0 0], v0x1e02d40_0, L_0x7f2d9b325918;
L_0x1e16590 .arith/sub 33, L_0x1e18c20, L_0x7f2d9b325960;
L_0x1e19060 .functor MUXZ 8, L_0x7f2d9b3259a8, L_0x1e18b80, L_0x1e18ab0, C4<>;
L_0x1e19150 .concat [ 1 31 0 0], v0x1e03b80_0, L_0x7f2d9b3259f0;
L_0x1e19240 .cmp/eq 32, L_0x1e19150, L_0x7f2d9b325a38;
L_0x1e193d0 .array/port v0x1e039d0, L_0x1e19570;
L_0x1e19470 .concat [ 32 1 0 0], v0x1e038f0_0, L_0x7f2d9b325a80;
L_0x1e19570 .arith/sub 33, L_0x1e19470, L_0x7f2d9b325ac8;
L_0x1e19730 .functor MUXZ 8, L_0x7f2d9b325b10, L_0x1e193d0, L_0x1e19240, C4<>;
S_0x1d86a40 .scope task, "compare" "compare" 2 207, 2 207 0, S_0x1d90920;
 .timescale 0 0;
v0x1daae00_0 .var/i "i", 31 0;
TD_tb.compare ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1daae00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x1daae00_0;
    %pad/s 166;
    %cmpi/s 512, 0, 166;
    %jmp/0xz T_0.1, 5;
    %ix/getv/s 4, v0x1daae00_0;
    %load/vec4a v0x1e03150, 4;
    %ix/getv/s 4, v0x1daae00_0;
    %load/vec4a v0x1e03090, 4;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 214 "$display", "NO PASS in %d", v0x1daae00_0 {0 0 0};
    %disable S_0x1d86a40;
T_0.2 ;
    %load/vec4 v0x1daae00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1daae00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 218 "$display", "\012" {0 0 0};
    %vpi_call 2 219 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227 \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227    \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227" {0 0 0};
    %vpi_call 2 220 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235    \342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call 2 221 "$display", "\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\224\342\225\235\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227  \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 222 "$display", "\342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\220\342\225\235 \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\225\224\342\225\220\342\225\220\342\225\235       \342\226\210\342\226\210    \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 223 "$display", "\342\226\210\342\226\210\342\225\221     \342\226\210\342\226\210\342\225\221  \342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\221       \342\226\210\342\226\210\342\225\221   \342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\226\210\342\225\227   \342\226\210\342\226\210\342\225\221   " {0 0 0};
    %vpi_call 2 224 "$display", "\342\225\232\342\225\220\342\225\235     \342\225\232\342\225\220\342\225\235  \342\225\232\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235       \342\225\232\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235   \342\225\232\342\225\220\342\225\235   " {0 0 0};
    %end;
S_0x1de4020 .scope module, "cov" "CONV" 2 61, 3 1 0, S_0x1d90920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /INPUT 8 "ifm"
    .port_info 5 /INPUT 8 "wgt"
    .port_info 6 /OUTPUT 1 "ifm_read"
    .port_info 7 /OUTPUT 1 "wgt_read"
    .port_info 8 /OUTPUT 1 "out_valid"
    .port_info 9 /OUTPUT 1 "end_conv"
    .port_info 10 /OUTPUT 16 "data_output"
P_0x1de4210 .param/l "ADD_WIDTH" 1 3 28, +C4<000000000000000000000000000000101>;
P_0x1de4250 .param/l "CI" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1de4290 .param/l "CO" 0 3 13, +C4<00000000000000000000000000000010>;
P_0x1de42d0 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000010000>;
P_0x1de4310 .param/l "FIFO_SIZE" 0 3 11, +C4<0000000000000000000000000000010000>;
P_0x1de4350 .param/l "IFM_SIZE" 0 3 6, +C4<00000000000000000000000000001110>;
P_0x1de4390 .param/l "IFM_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x1de43d0 .param/l "KERNEL_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x1de4410 .param/l "PAD" 0 3 9, +C4<00000000000000000000000000000000>;
P_0x1de4450 .param/l "RELU" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1de4490 .param/l "STRIDE" 0 3 8, +C4<00000000000000000000000000000001>;
P_0x1de44d0 .param/l "WEIGHT_WIDTH" 0 3 4, +C4<00000000000000000000000000001000>;
L_0x1e17f80 .functor BUFZ 8, v0x1df00a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18080 .functor BUFZ 8, v0x1df0c50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18180 .functor BUFZ 8, v0x1df1880_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18280 .functor BUFZ 8, v0x1df24e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18380 .functor BUFZ 8, v0x1df3030_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18480 .functor BUFZ 8, v0x1df3c00_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18580 .functor BUFZ 8, v0x1df4870_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18680 .functor BUFZ 8, v0x1df53a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e18780 .functor BUFZ 8, v0x1df5f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1e188b0 .functor BUFZ 16, v0x1deeaf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfe4f0_0 .net "clk1", 0 0, v0x1e029b0_0;  1 drivers
v0x1dfe5b0_0 .net "clk2", 0 0, v0x1e02a50_0;  1 drivers
v0x1dfe700_0 .var "data_in_fifo_1", 15 0;
v0x1dfe800_0 .var "data_in_fifo_2", 15 0;
v0x1dfe8d0_0 .net "data_output", 15 0, L_0x1e188b0;  alias, 1 drivers
v0x1dfe970_0 .net "data_output_temp", 15 0, v0x1deeaf0_0;  1 drivers
v0x1dfea80_0 .net "end_conv", 0 0, v0x1dea810_0;  alias, 1 drivers
v0x1dfeb20_0 .net "ifm", 7 0, L_0x1e19060;  alias, 1 drivers
v0x1dfebc0_0 .net "ifm_read", 0 0, L_0x1e17b40;  alias, 1 drivers
v0x1dfed20_0 .net "ifm_wire", 7 0, v0x1df67d0_0;  1 drivers
v0x1dfedc0_0 .net "out_fifo_0", 15 0, L_0x1e14f40;  1 drivers
v0x1dfee90_0 .net "out_fifo_1", 15 0, L_0x1e15290;  1 drivers
v0x1dfef60_0 .net "out_valid", 0 0, v0x1deab30_0;  alias, 1 drivers
L_0x7f2d9b325018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dff030_0 .net "psum_00", 15 0, L_0x7f2d9b325018;  1 drivers
v0x1dff100_0 .net "psum_01", 15 0, L_0x1e14900;  1 drivers
v0x1dff1a0_0 .net "psum_02", 15 0, L_0x1e14970;  1 drivers
v0x1dff290_0 .net "psum_03", 15 0, L_0x1e149e0;  1 drivers
L_0x7f2d9b325060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dff440_0 .net "psum_10", 15 0, L_0x7f2d9b325060;  1 drivers
v0x1dff4e0_0 .net "psum_11", 15 0, L_0x1e14a80;  1 drivers
v0x1dff5d0_0 .net "psum_12", 15 0, L_0x1e14b20;  1 drivers
v0x1dff6e0_0 .net "psum_13", 15 0, L_0x1e14be0;  1 drivers
L_0x7f2d9b3250a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dff7a0_0 .net "psum_20", 15 0, L_0x7f2d9b3250a8;  1 drivers
v0x1dff840_0 .net "psum_21", 15 0, L_0x1e14cc0;  1 drivers
v0x1dff930_0 .net "psum_22", 15 0, L_0x1e14d80;  1 drivers
v0x1dffa40_0 .net "psum_23", 15 0, L_0x1e14e40;  1 drivers
v0x1dffb00_0 .net "psum_buffer", 15 0, L_0x1e15450;  1 drivers
v0x1dffbf0_0 .net "rd_clr", 0 0, v0x1deabf0_0;  1 drivers
v0x1dffd20_0 .net "rd_en", 2 0, v0x1dead70_0;  1 drivers
v0x1dffde0_0 .net "re_buffer", 0 0, L_0x1e16aa0;  1 drivers
v0x1dffe80_0 .net "rst_n", 0 0, v0x1e036a0_0;  1 drivers
v0x1dfff20_0 .net "set_ifm", 0 0, v0x1de94a0_0;  1 drivers
v0x1dfffc0_0 .net "set_reg", 0 0, v0x1de9540_0;  1 drivers
v0x1e00060_0 .net "set_wgt", 8 0, v0x1de95e0_0;  1 drivers
v0x1dff330_0 .net "start_conv", 0 0, v0x1e03740_0;  1 drivers
v0x1e00310_0 .net "wgt", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1e003b0_0 .net "wgt_0", 7 0, L_0x1e17f80;  1 drivers
v0x1e00450_0 .net "wgt_1", 7 0, L_0x1e18080;  1 drivers
v0x1e00510_0 .net "wgt_2", 7 0, L_0x1e18180;  1 drivers
v0x1e005f0_0 .net "wgt_3", 7 0, L_0x1e18280;  1 drivers
v0x1e006d0_0 .net "wgt_4", 7 0, L_0x1e18380;  1 drivers
v0x1e007b0_0 .net "wgt_5", 7 0, L_0x1e18480;  1 drivers
v0x1e00890_0 .net "wgt_6", 7 0, L_0x1e18580;  1 drivers
v0x1e00970_0 .net "wgt_7", 7 0, L_0x1e18680;  1 drivers
v0x1e00a50_0 .net "wgt_8", 7 0, L_0x1e18780;  1 drivers
v0x1e00b30_0 .net "wgt_read", 0 0, L_0x1e17e90;  alias, 1 drivers
v0x1e00bd0 .array "wgt_wire", 0 8;
v0x1e00bd0_0 .net v0x1e00bd0 0, 7 0, v0x1df00a0_0; 1 drivers
v0x1e00bd0_1 .net v0x1e00bd0 1, 7 0, v0x1df0c50_0; 1 drivers
v0x1e00bd0_2 .net v0x1e00bd0 2, 7 0, v0x1df1880_0; 1 drivers
v0x1e00bd0_3 .net v0x1e00bd0 3, 7 0, v0x1df24e0_0; 1 drivers
v0x1e00bd0_4 .net v0x1e00bd0 4, 7 0, v0x1df3030_0; 1 drivers
v0x1e00bd0_5 .net v0x1e00bd0 5, 7 0, v0x1df3c00_0; 1 drivers
v0x1e00bd0_6 .net v0x1e00bd0 6, 7 0, v0x1df4870_0; 1 drivers
v0x1e00bd0_7 .net v0x1e00bd0 7, 7 0, v0x1df53a0_0; 1 drivers
v0x1e00bd0_8 .net v0x1e00bd0 8, 7 0, v0x1df5f30_0; 1 drivers
v0x1e00f90_0 .net "wr_clr", 0 0, v0x1deb550_0;  1 drivers
v0x1e010c0_0 .net "wr_en", 2 0, v0x1deb610_0;  1 drivers
L_0x1e03cd0 .part v0x1de95e0_0, 0, 1;
L_0x1e03e50 .part v0x1de95e0_0, 1, 1;
L_0x1e03f60 .part v0x1de95e0_0, 2, 1;
L_0x1e04100 .part v0x1de95e0_0, 3, 1;
L_0x1e04210 .part v0x1de95e0_0, 4, 1;
L_0x1e04320 .part v0x1de95e0_0, 5, 1;
L_0x1e04430 .part v0x1de95e0_0, 6, 1;
L_0x1e04610 .part v0x1de95e0_0, 7, 1;
L_0x1e04780 .part v0x1de95e0_0, 8, 1;
L_0x1e150a0 .part v0x1deb610_0, 0, 1;
L_0x1e151f0 .part v0x1dead70_0, 0, 1;
L_0x1e15380 .part v0x1deb610_0, 1, 1;
L_0x1e154c0 .part v0x1dead70_0, 1, 1;
L_0x1e15720 .part v0x1deb610_0, 2, 1;
L_0x1e15900 .part v0x1dead70_0, 2, 1;
L_0x1e15a90 .part v0x1dead70_0, 2, 1;
S_0x1de4cf0 .scope module, "buffer_psum" "BUFFER" 3 196, 4 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 16 "d_in"
    .port_info 3 /OUTPUT 16 "d_out"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 1 "re"
P_0x1de4ec0 .param/l "ADDR" 1 4 11, +C4<00000000000000000000000000001000>;
P_0x1de4f00 .param/l "DATA_WIDTH" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x1de4f40 .param/l "DEPTH" 1 4 10, +C4<0000000000000000000000000000000000000000000000000000000000000010000>;
P_0x1de4f80 .param/l "IFM_SIZE" 0 4 1, +C4<00000000000000000000000000001110>;
P_0x1de4fc0 .param/l "KERNEL_SIZE" 0 4 1, +C4<00000000000000000000000000000011>;
P_0x1de5000 .param/l "PAD" 0 4 1, +C4<00000000000000000000000000000000>;
P_0x1de5040 .param/l "STRIDE" 0 4 1, +C4<00000000000000000000000000000001>;
L_0x1e15450 .functor BUFZ 16, v0x1de5bf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1de55d0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1de56b0_0 .net "d_in", 15 0, v0x1deeaf0_0;  alias, 1 drivers
v0x1de5790_0 .net "d_out", 15 0, L_0x1e15450;  alias, 1 drivers
v0x1de5880 .array "mem", 0 255, 15 0;
v0x1de5940_0 .var "rd_ptr", 7 0;
v0x1de5a70_0 .net "re", 0 0, L_0x1e16aa0;  alias, 1 drivers
v0x1de5b30_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1de5bf0_0 .var "tmp_data", 15 0;
v0x1de5cd0_0 .net "we", 0 0, L_0x1e15a90;  1 drivers
v0x1de5e20_0 .var "wr_ptr", 7 0;
E_0x1de5550/0 .event edge, v0x1de5b30_0;
E_0x1de5550/1 .event posedge, v0x1de55d0_0;
E_0x1de5550 .event/or E_0x1de5550/0, E_0x1de5550/1;
S_0x1de6000 .scope module, "control" "CONTROL" 3 205, 5 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rst_n"
    .port_info 3 /INPUT 1 "start_conv"
    .port_info 4 /OUTPUT 1 "wgt_read"
    .port_info 5 /OUTPUT 1 "ifm_read"
    .port_info 6 /OUTPUT 1 "re_buffer"
    .port_info 7 /OUTPUT 1 "set_ifm"
    .port_info 8 /OUTPUT 1 "rd_clr"
    .port_info 9 /OUTPUT 1 "wr_clr"
    .port_info 10 /OUTPUT 1 "out_valid"
    .port_info 11 /OUTPUT 1 "set_reg"
    .port_info 12 /OUTPUT 1 "end_conv"
    .port_info 13 /OUTPUT 3 "rd_en"
    .port_info 14 /OUTPUT 3 "wr_en"
    .port_info 15 /OUTPUT 9 "set_wgt"
P_0x1de61a0 .param/l "CI" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x1de61e0 .param/l "CO" 0 5 1, +C4<00000000000000000000000000000010>;
P_0x1de6220 .param/l "COMPUTE" 0 5 35, C4<010>;
P_0x1de6260 .param/l "END_CHANNEL" 0 5 37, C4<100>;
P_0x1de62a0 .param/l "END_CONV" 0 5 39, C4<110>;
P_0x1de62e0 .param/l "END_FILTER" 0 5 38, C4<101>;
P_0x1de6320 .param/l "END_ROW" 0 5 36, C4<011>;
P_0x1de6360 .param/l "IDLE" 0 5 33, C4<000>;
P_0x1de63a0 .param/l "IFM_SIZE" 0 5 1, +C4<00000000000000000000000000000000000000000000000000000000000001110>;
P_0x1de63e0 .param/l "KERNEL_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
P_0x1de6420 .param/l "LOAD_WGT" 0 5 34, C4<001>;
P_0x1de6460 .param/l "PAD" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x1de64a0 .param/l "POOLING" 0 5 1, +C4<00000000000000000000000000000000>;
P_0x1de64e0 .param/l "STRIDE" 0 5 1, +C4<00000000000000000000000000000001>;
L_0x1e16080 .functor AND 1, L_0x1e15d50, L_0x1e15f10, C4<1>, C4<1>;
L_0x1e167e0 .functor AND 1, L_0x1e162d0, L_0x1e166a0, C4<1>, C4<1>;
L_0x1e168f0 .functor OR 1, L_0x1e16080, L_0x1e167e0, C4<0>, C4<0>;
L_0x1e16e50 .functor AND 1, L_0x1e16d10, L_0x1e17040, C4<1>, C4<1>;
L_0x1e17450 .functor AND 1, L_0x1e17310, L_0x1e17620, C4<1>, C4<1>;
L_0x1e178a0 .functor AND 1, L_0x1e16e50, L_0x1e17450, C4<1>, C4<1>;
v0x1de77c0_0 .net *"_s0", 31 0, L_0x1e15bf0;  1 drivers
L_0x7f2d9b325330 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de78a0_0 .net *"_s11", 22 0, L_0x7f2d9b325330;  1 drivers
L_0x7f2d9b325378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de7980_0 .net/2u *"_s12", 31 0, L_0x7f2d9b325378;  1 drivers
v0x1de7a70_0 .net *"_s14", 0 0, L_0x1e15f10;  1 drivers
v0x1de7b30_0 .net *"_s16", 0 0, L_0x1e16080;  1 drivers
v0x1de7c40_0 .net *"_s18", 31 0, L_0x1e16190;  1 drivers
L_0x7f2d9b3253c0 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de7d20_0 .net *"_s21", 22 0, L_0x7f2d9b3253c0;  1 drivers
L_0x7f2d9b325408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de7e00_0 .net/2u *"_s22", 31 0, L_0x7f2d9b325408;  1 drivers
v0x1de7ee0_0 .net *"_s24", 0 0, L_0x1e162d0;  1 drivers
v0x1de8030_0 .net *"_s26", 31 0, L_0x1e16450;  1 drivers
L_0x7f2d9b325450 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de8110_0 .net *"_s29", 21 0, L_0x7f2d9b325450;  1 drivers
L_0x7f2d9b3252a0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de81f0_0 .net *"_s3", 21 0, L_0x7f2d9b3252a0;  1 drivers
L_0x7f2d9b325498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1de82d0_0 .net/2u *"_s30", 31 0, L_0x7f2d9b325498;  1 drivers
v0x1de83b0_0 .net *"_s32", 0 0, L_0x1e166a0;  1 drivers
v0x1de8470_0 .net *"_s34", 0 0, L_0x1e167e0;  1 drivers
v0x1de8530_0 .net *"_s36", 0 0, L_0x1e168f0;  1 drivers
v0x1de85f0_0 .net *"_s39", 0 0, L_0x1e16a00;  1 drivers
L_0x7f2d9b3252e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1de87a0_0 .net/2u *"_s4", 31 0, L_0x7f2d9b3252e8;  1 drivers
L_0x7f2d9b3254e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1de8840_0 .net/2u *"_s40", 0 0, L_0x7f2d9b3254e0;  1 drivers
v0x1de8920_0 .net *"_s44", 31 0, L_0x1e16c20;  1 drivers
L_0x7f2d9b325528 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de8a00_0 .net *"_s47", 22 0, L_0x7f2d9b325528;  1 drivers
L_0x7f2d9b325570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de8ae0_0 .net/2u *"_s48", 31 0, L_0x7f2d9b325570;  1 drivers
v0x1de8bc0_0 .net *"_s50", 0 0, L_0x1e16d10;  1 drivers
v0x1de8c80_0 .net *"_s52", 64 0, L_0x1e16ec0;  1 drivers
L_0x7f2d9b3255b8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de8d60_0 .net *"_s55", 55 0, L_0x7f2d9b3255b8;  1 drivers
L_0x7f2d9b325600 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x1de8e40_0 .net/2u *"_s56", 64 0, L_0x7f2d9b325600;  1 drivers
v0x1de8f20_0 .net *"_s58", 0 0, L_0x1e17040;  1 drivers
v0x1de8fe0_0 .net *"_s6", 0 0, L_0x1e15d50;  1 drivers
v0x1de90a0_0 .net *"_s60", 0 0, L_0x1e16e50;  1 drivers
v0x1de9160_0 .net *"_s62", 31 0, L_0x1e17220;  1 drivers
L_0x7f2d9b325648 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de9240_0 .net *"_s65", 22 0, L_0x7f2d9b325648;  1 drivers
L_0x7f2d9b325690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de9320_0 .net/2u *"_s66", 31 0, L_0x7f2d9b325690;  1 drivers
v0x1de9400_0 .net *"_s68", 0 0, L_0x1e17310;  1 drivers
v0x1de86b0_0 .net *"_s70", 64 0, L_0x1e174e0;  1 drivers
L_0x7f2d9b3256d8 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1de96b0_0 .net *"_s73", 55 0, L_0x7f2d9b3256d8;  1 drivers
L_0x7f2d9b325720 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x1de9790_0 .net/2u *"_s74", 64 0, L_0x7f2d9b325720;  1 drivers
v0x1de9870_0 .net *"_s76", 0 0, L_0x1e17620;  1 drivers
v0x1de9930_0 .net *"_s78", 0 0, L_0x1e17450;  1 drivers
v0x1de99f0_0 .net *"_s8", 31 0, L_0x1e15df0;  1 drivers
v0x1de9ad0_0 .net *"_s80", 0 0, L_0x1e178a0;  1 drivers
L_0x7f2d9b325768 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1de9b90_0 .net/2s *"_s82", 1 0, L_0x7f2d9b325768;  1 drivers
L_0x7f2d9b3257b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1de9c70_0 .net/2s *"_s84", 1 0, L_0x7f2d9b3257b0;  1 drivers
v0x1de9d50_0 .net *"_s86", 1 0, L_0x1e179b0;  1 drivers
v0x1de9e30_0 .net *"_s91", 0 0, L_0x1e17760;  1 drivers
L_0x7f2d9b3257f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1de9ef0_0 .net/2s *"_s92", 1 0, L_0x7f2d9b3257f8;  1 drivers
L_0x7f2d9b325840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1de9fd0_0 .net/2s *"_s94", 1 0, L_0x7f2d9b325840;  1 drivers
v0x1dea0b0_0 .net *"_s96", 1 0, L_0x1e17ce0;  1 drivers
v0x1dea190_0 .net "clk1", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dea230_0 .net "clk2", 0 0, v0x1e02a50_0;  alias, 1 drivers
v0x1dea2d0_0 .var "cnt_channel", 9 0;
v0x1dea3b0_0 .var "cnt_filter", 9 0;
v0x1dea490_0 .var "cnt_index", 8 0;
v0x1dea570_0 .var "cnt_line", 8 0;
v0x1dea650_0 .var "counter_wgt", 4 0;
v0x1dea730_0 .var "curr_state", 2 0;
v0x1dea810_0 .var "end_conv", 0 0;
v0x1dea8d0_0 .var "end_reg", 0 0;
v0x1dea990_0 .net "ifm_read", 0 0, L_0x1e17b40;  alias, 1 drivers
v0x1deaa50_0 .var "next_state", 2 0;
v0x1deab30_0 .var "out_valid", 0 0;
v0x1deabf0_0 .var "rd_clr", 0 0;
v0x1deacb0_0 .var "rd_clr_reg", 0 0;
v0x1dead70_0 .var "rd_en", 2 0;
v0x1deae50_0 .net "re_buffer", 0 0, L_0x1e16aa0;  alias, 1 drivers
v0x1deaf20_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1de94a0_0 .var "set_ifm", 0 0;
v0x1de9540_0 .var "set_reg", 0 0;
v0x1de95e0_0 .var "set_wgt", 8 0;
v0x1deb3d0_0 .net "start_conv", 0 0, v0x1e03740_0;  alias, 1 drivers
v0x1deb490_0 .net "wgt_read", 0 0, L_0x1e17e90;  alias, 1 drivers
v0x1deb550_0 .var "wr_clr", 0 0;
v0x1deb610_0 .var "wr_en", 2 0;
E_0x1de6dd0/0 .event negedge, v0x1de5b30_0;
E_0x1de6dd0/1 .event posedge, v0x1dea230_0;
E_0x1de6dd0 .event/or E_0x1de6dd0/0, E_0x1de6dd0/1;
E_0x1de6e10/0 .event negedge, v0x1de5b30_0;
E_0x1de6e10/1 .event posedge, v0x1de55d0_0;
E_0x1de6e10 .event/or E_0x1de6e10/0, E_0x1de6e10/1;
E_0x1de6e70/0 .event edge, v0x1dea650_0, v0x1dea2d0_0, v0x1dea570_0, v0x1dea490_0;
E_0x1de6e70/1 .event edge, v0x1deb3d0_0;
E_0x1de6e70 .event/or E_0x1de6e70/0, E_0x1de6e70/1;
L_0x1e15bf0 .concat [ 10 22 0 0], v0x1dea2d0_0, L_0x7f2d9b3252a0;
L_0x1e15d50 .cmp/gt 32, L_0x1e15bf0, L_0x7f2d9b3252e8;
L_0x1e15df0 .concat [ 9 23 0 0], v0x1dea570_0, L_0x7f2d9b325330;
L_0x1e15f10 .cmp/ge 32, L_0x1e15df0, L_0x7f2d9b325378;
L_0x1e16190 .concat [ 9 23 0 0], v0x1dea570_0, L_0x7f2d9b3253c0;
L_0x1e162d0 .cmp/eq 32, L_0x1e16190, L_0x7f2d9b325408;
L_0x1e16450 .concat [ 10 22 0 0], v0x1dea2d0_0, L_0x7f2d9b325450;
L_0x1e166a0 .cmp/ne 32, L_0x1e16450, L_0x7f2d9b325498;
L_0x1e16a00 .part v0x1deb610_0, 2, 1;
L_0x1e16aa0 .functor MUXZ 1, L_0x7f2d9b3254e0, L_0x1e16a00, L_0x1e168f0, C4<>;
L_0x1e16c20 .concat [ 9 23 0 0], v0x1dea570_0, L_0x7f2d9b325528;
L_0x1e16d10 .cmp/gt 32, L_0x1e16c20, L_0x7f2d9b325570;
L_0x1e16ec0 .concat [ 9 56 0 0], v0x1dea570_0, L_0x7f2d9b3255b8;
L_0x1e17040 .cmp/ge 65, L_0x7f2d9b325600, L_0x1e16ec0;
L_0x1e17220 .concat [ 9 23 0 0], v0x1dea490_0, L_0x7f2d9b325648;
L_0x1e17310 .cmp/gt 32, L_0x1e17220, L_0x7f2d9b325690;
L_0x1e174e0 .concat [ 9 56 0 0], v0x1dea490_0, L_0x7f2d9b3256d8;
L_0x1e17620 .cmp/ge 65, L_0x7f2d9b325720, L_0x1e174e0;
L_0x1e179b0 .functor MUXZ 2, L_0x7f2d9b3257b0, L_0x7f2d9b325768, L_0x1e178a0, C4<>;
L_0x1e17b40 .part L_0x1e179b0, 0, 1;
L_0x1e17760 .reduce/or v0x1de95e0_0;
L_0x1e17ce0 .functor MUXZ 2, L_0x7f2d9b325840, L_0x7f2d9b3257f8, L_0x1e17760, C4<>;
L_0x1e17e90 .part L_0x1e17ce0, 0, 1;
S_0x1de6ee0 .scope generate, "genblk1[0]" "genblk1[0]" 5 108, 5 108 0, S_0x1de6000;
 .timescale 0 0;
P_0x1de70f0 .param/l "ii" 0 5 108, +C4<00>;
E_0x1de71d0 .event posedge, v0x1de55d0_0;
S_0x1de7230 .scope generate, "genblk1[1]" "genblk1[1]" 5 108, 5 108 0, S_0x1de6000;
 .timescale 0 0;
P_0x1de7440 .param/l "ii" 0 5 108, +C4<01>;
S_0x1de7500 .scope generate, "genblk1[2]" "genblk1[2]" 5 108, 5 108 0, S_0x1de6000;
 .timescale 0 0;
P_0x1de7720 .param/l "ii" 0 5 108, +C4<010>;
S_0x1deb980 .scope module, "fifo_0" "FIFO_ASYNCH" 3 157, 6 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x1debb00 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000101>;
P_0x1debb40 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0x1debb80 .param/l "FIFO_SIZE" 0 6 1, +C4<0000000000000000000000000000010000>;
L_0x1e14f40 .functor BUFZ 16, v0x1dec2a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1debf40_0 .net "clk1", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dec050_0 .net "clk2", 0 0, v0x1e02a50_0;  alias, 1 drivers
v0x1dec110_0 .net "data_in_fifo", 15 0, L_0x1e149e0;  alias, 1 drivers
v0x1dec1e0_0 .net "data_out_fifo", 15 0, L_0x1e14f40;  alias, 1 drivers
v0x1dec2a0_0 .var "data_read", 15 0;
v0x1dec3d0 .array "fifo_data", 0 15, 15 0;
v0x1dec490_0 .net "rd_clr", 0 0, v0x1deabf0_0;  alias, 1 drivers
v0x1dec530_0 .net "rd_en", 0 0, L_0x1e151f0;  1 drivers
L_0x7f2d9b3250f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dec5d0_0 .net "rd_inc", 0 0, L_0x7f2d9b3250f0;  1 drivers
v0x1dec720_0 .var "rd_ptr", 5 0;
v0x1dec800_0 .var "reg_we", 0 0;
v0x1dec8c0_0 .net "wr_clr", 0 0, v0x1deb550_0;  alias, 1 drivers
v0x1dec990_0 .net "wr_en", 0 0, L_0x1e150a0;  1 drivers
L_0x7f2d9b325138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1deca30_0 .net "wr_inc", 0 0, L_0x7f2d9b325138;  1 drivers
v0x1decaf0_0 .var "wr_ptr", 5 0;
E_0x1debf00 .event posedge, v0x1dea230_0;
S_0x1decd70 .scope module, "fifo_1" "FIFO_ASYNCH" 3 169, 6 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 16 "data_in_fifo"
    .port_info 9 /OUTPUT 16 "data_out_fifo"
    .port_info 10 /NODIR 0 ""
P_0x1decef0 .param/l "ADD_WIDTH" 0 6 1, +C4<000000000000000000000000000000101>;
P_0x1decf30 .param/l "DATA_WIDTH" 0 6 1, +C4<00000000000000000000000000010000>;
P_0x1decf70 .param/l "FIFO_SIZE" 0 6 1, +C4<0000000000000000000000000000010000>;
L_0x1e15290 .functor BUFZ 16, v0x1ded5f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1ded2a0_0 .net "clk1", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1ded340_0 .net "clk2", 0 0, v0x1e02a50_0;  alias, 1 drivers
v0x1ded450_0 .net "data_in_fifo", 15 0, v0x1dfe700_0;  1 drivers
v0x1ded510_0 .net "data_out_fifo", 15 0, L_0x1e15290;  alias, 1 drivers
v0x1ded5f0_0 .var "data_read", 15 0;
v0x1ded720 .array "fifo_data", 0 15, 15 0;
v0x1ded7e0_0 .net "rd_clr", 0 0, v0x1deabf0_0;  alias, 1 drivers
v0x1ded8d0_0 .net "rd_en", 0 0, L_0x1e154c0;  1 drivers
L_0x7f2d9b325180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1ded990_0 .net "rd_inc", 0 0, L_0x7f2d9b325180;  1 drivers
v0x1dedae0_0 .var "rd_ptr", 5 0;
v0x1dedbc0_0 .var "reg_we", 0 0;
v0x1dedc80_0 .net "wr_clr", 0 0, v0x1deb550_0;  alias, 1 drivers
v0x1dedd20_0 .net "wr_en", 0 0, L_0x1e15380;  1 drivers
L_0x7f2d9b3251c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1dedde0_0 .net "wr_inc", 0 0, L_0x7f2d9b3251c8;  1 drivers
v0x1dedea0_0 .var "wr_ptr", 5 0;
S_0x1dee120 .scope module, "fifo_end" "FIFO_ASYNCH_END" 3 181, 7 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk1"
    .port_info 1 /INPUT 1 "clk2"
    .port_info 2 /INPUT 1 "rd_clr"
    .port_info 3 /INPUT 1 "wr_clr"
    .port_info 4 /INPUT 1 "rd_inc"
    .port_info 5 /INPUT 1 "wr_inc"
    .port_info 6 /INPUT 1 "wr_en"
    .port_info 7 /INPUT 1 "rd_en"
    .port_info 8 /INPUT 1 "re_buffer"
    .port_info 9 /INPUT 16 "psum_buffer"
    .port_info 10 /INPUT 16 "data_in_fifo"
    .port_info 11 /OUTPUT 16 "data_out_fifo"
    .port_info 12 /NODIR 0 ""
P_0x1dee340 .param/l "ADD_WIDTH" 0 7 1, +C4<000000000000000000000000000000101>;
P_0x1dee380 .param/l "DATA_WIDTH" 0 7 1, +C4<00000000000000000000000000010000>;
P_0x1dee3c0 .param/l "FIFO_SIZE" 0 7 1, +C4<0000000000000000000000000000010000>;
v0x1dee750_0 .net "clk1", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dee8a0_0 .net "clk2", 0 0, v0x1e02a50_0;  alias, 1 drivers
v0x1dee960_0 .net/s "data_in_fifo", 15 0, v0x1dfe800_0;  1 drivers
v0x1deea00_0 .net "data_out_fifo", 15 0, v0x1deeaf0_0;  alias, 1 drivers
v0x1deeaf0_0 .var "data_read", 15 0;
v0x1deebb0_0 .var "en_add", 0 0;
v0x1deec70 .array/s "fifo_data", 0 15, 15 0;
v0x1deed30_0 .net/s "psum_buffer", 15 0, L_0x1e15450;  alias, 1 drivers
v0x1deedf0_0 .net "rd_clr", 0 0, v0x1deabf0_0;  alias, 1 drivers
v0x1deef20_0 .net "rd_en", 0 0, L_0x1e15900;  1 drivers
L_0x7f2d9b325210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1deefc0_0 .net "rd_inc", 0 0, L_0x7f2d9b325210;  1 drivers
v0x1def080_0 .var "rd_ptr", 4 0;
v0x1def160_0 .net "re_buffer", 0 0, L_0x1e16aa0;  alias, 1 drivers
v0x1def200_0 .var "reg_we", 0 0;
v0x1def2c0_0 .net "wr_clr", 0 0, v0x1deb550_0;  alias, 1 drivers
v0x1def360_0 .net "wr_en", 0 0, L_0x1e15720;  1 drivers
L_0x7f2d9b325258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1def420_0 .net "wr_inc", 0 0, L_0x7f2d9b325258;  1 drivers
v0x1def5d0_0 .var "wr_ptr", 4 0;
E_0x1de6bd0 .event posedge, v0x1deb550_0, v0x1dea230_0;
E_0x1dee6f0 .event posedge, v0x1deabf0_0, v0x1dea230_0;
S_0x1def840 .scope generate, "genblk1[0]" "genblk1[0]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1defa50 .param/l "wgt_i" 0 3 247, +C4<00>;
S_0x1defb10 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1def840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1defce0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1defe30_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1defef0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df0000_0 .net "set_wgt", 0 0, L_0x1e03cd0;  1 drivers
v0x1df00a0_0 .var "weight", 7 0;
v0x1df0160_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df0290_0 .net "wgt_out", 7 0, v0x1df00a0_0;  alias, 1 drivers
S_0x1df0410 .scope generate, "genblk1[1]" "genblk1[1]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df0620 .param/l "wgt_i" 0 3 247, +C4<01>;
S_0x1df06e0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df0410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df08b0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df0a00_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df0ac0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df0b80_0 .net "set_wgt", 0 0, L_0x1e03e50;  1 drivers
v0x1df0c50_0 .var "weight", 7 0;
v0x1df0d10_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df0e20_0 .net "wgt_out", 7 0, v0x1df0c50_0;  alias, 1 drivers
S_0x1df0fb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df11c0 .param/l "wgt_i" 0 3 247, +C4<010>;
S_0x1df1280 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df0fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df1450 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df15a0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df1660_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df17b0_0 .net "set_wgt", 0 0, L_0x1e03f60;  1 drivers
v0x1df1880_0 .var "weight", 7 0;
v0x1df1940_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df1a50_0 .net "wgt_out", 7 0, v0x1df1880_0;  alias, 1 drivers
S_0x1df1bd0 .scope generate, "genblk1[3]" "genblk1[3]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1dee2f0 .param/l "wgt_i" 0 3 247, +C4<011>;
S_0x1df1ee0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df20b0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df21d0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df23a0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df2440_0 .net "set_wgt", 0 0, L_0x1e04100;  1 drivers
v0x1df24e0_0 .var "weight", 7 0;
v0x1df2580_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df2670_0 .net "wgt_out", 7 0, v0x1df24e0_0;  alias, 1 drivers
S_0x1df27f0 .scope generate, "genblk1[4]" "genblk1[4]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df2a00 .param/l "wgt_i" 0 3 247, +C4<0100>;
S_0x1df2ac0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df27f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df2c90 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df2de0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df2ea0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df2f60_0 .net "set_wgt", 0 0, L_0x1e04210;  1 drivers
v0x1df3030_0 .var "weight", 7 0;
v0x1df30f0_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df3290_0 .net "wgt_out", 7 0, v0x1df3030_0;  alias, 1 drivers
S_0x1df3410 .scope generate, "genblk1[5]" "genblk1[5]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df35d0 .param/l "wgt_i" 0 3 247, +C4<0101>;
S_0x1df3690 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df3860 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df39b0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df3a70_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df3b30_0 .net "set_wgt", 0 0, L_0x1e04320;  1 drivers
v0x1df3c00_0 .var "weight", 7 0;
v0x1df3cc0_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df3dd0_0 .net "wgt_out", 7 0, v0x1df3c00_0;  alias, 1 drivers
S_0x1df3f50 .scope generate, "genblk1[6]" "genblk1[6]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df4160 .param/l "wgt_i" 0 3 247, +C4<0110>;
S_0x1df4220 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df43f0 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df4540_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df4600_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df47d0_0 .net "set_wgt", 0 0, L_0x1e04430;  1 drivers
v0x1df4870_0 .var "weight", 7 0;
v0x1df4910_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df4a00_0 .net "wgt_out", 7 0, v0x1df4870_0;  alias, 1 drivers
S_0x1df4b60 .scope generate, "genblk1[7]" "genblk1[7]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df4d70 .param/l "wgt_i" 0 3 247, +C4<0111>;
S_0x1df4e30 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df5000 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df5150_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df5210_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df52d0_0 .net "set_wgt", 0 0, L_0x1e04610;  1 drivers
v0x1df53a0_0 .var "weight", 7 0;
v0x1df5460_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df5570_0 .net "wgt_out", 7 0, v0x1df53a0_0;  alias, 1 drivers
S_0x1df56f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 247, 3 247 0, S_0x1de4020;
 .timescale 0 0;
P_0x1df5900 .param/l "wgt_i" 0 3 247, +C4<01000>;
S_0x1df59c0 .scope module, "wgt_buf" "WEIGHT_BUFF" 3 249, 8 1 0, S_0x1df56f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_wgt"
    .port_info 3 /INPUT 8 "wgt_in"
    .port_info 4 /OUTPUT 8 "wgt_out"
P_0x1df5b90 .param/l "DATA_WIDTH" 0 8 1, +C4<00000000000000000000000000001000>;
v0x1df5ce0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df5da0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df5e60_0 .net "set_wgt", 0 0, L_0x1e04780;  1 drivers
v0x1df5f30_0 .var "weight", 7 0;
v0x1df5ff0_0 .net "wgt_in", 7 0, L_0x1e19730;  alias, 1 drivers
v0x1df6210_0 .net "wgt_out", 7 0, v0x1df5f30_0;  alias, 1 drivers
S_0x1df6310 .scope module, "ifm_buf" "IFM_BUFF" 3 259, 9 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_ifm"
    .port_info 3 /INPUT 8 "ifm_in"
    .port_info 4 /OUTPUT 8 "ifm_out"
P_0x1df64e0 .param/l "DATA_WIDTH" 0 9 1, +C4<00000000000000000000000000001000>;
v0x1df6630_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df66f0_0 .net "ifm_in", 7 0, L_0x1e19060;  alias, 1 drivers
v0x1df67d0_0 .var "ifm_out", 7 0;
v0x1df68c0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df6960_0 .net "set_ifm", 0 0, v0x1de94a0_0;  alias, 1 drivers
S_0x1df6b00 .scope module, "pe00" "PE" 3 75, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1df6cd0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1df6d10 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1df6d50 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1df6d90 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14900 .functor BUFZ 16, v0x1df7270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1df7100_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df71a0_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1df7270_0 .var/s "psum", 15 0;
v0x1df7360_0 .net/s "psum_in", 15 0, L_0x7f2d9b325018;  alias, 1 drivers
v0x1df7440_0 .net/s "psum_out", 15 0, L_0x1e14900;  alias, 1 drivers
v0x1df7570_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df7610_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1df76b0_0 .net/s "wgt", 7 0, v0x1df5f30_0;  alias, 1 drivers
S_0x1df7850 .scope module, "pe01" "PE" 3 84, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1df7b30 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1df7b70 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1df7bb0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1df7bf0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14970 .functor BUFZ 16, v0x1df81c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1df7f10_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df2290_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1df81c0_0 .var/s "psum", 15 0;
v0x1df8260_0 .net/s "psum_in", 15 0, L_0x1e14900;  alias, 1 drivers
v0x1df8300_0 .net/s "psum_out", 15 0, L_0x1e14970;  alias, 1 drivers
v0x1df8410_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df84b0_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1df85a0_0 .net/s "wgt", 7 0, v0x1df53a0_0;  alias, 1 drivers
S_0x1df8760 .scope module, "pe02" "PE" 3 93, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1df8930 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1df8970 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1df89b0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1df89f0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e149e0 .functor BUFZ 16, v0x1df8ea0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1df8d60_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df8e00_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1df8ea0_0 .var/s "psum", 15 0;
v0x1df8f40_0 .net/s "psum_in", 15 0, L_0x1e14970;  alias, 1 drivers
v0x1df9030_0 .net/s "psum_out", 15 0, L_0x1e149e0;  alias, 1 drivers
v0x1df9120_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df91c0_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1df9260_0 .net/s "wgt", 7 0, v0x1df4870_0;  alias, 1 drivers
S_0x1df9430 .scope module, "pe10" "PE" 3 102, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1df9600 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1df9640 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1df9680 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1df96c0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14a80 .functor BUFZ 16, v0x1df9bf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1df99e0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1df9aa0_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1df9bf0_0 .var/s "psum", 15 0;
v0x1df9ce0_0 .net/s "psum_in", 15 0, L_0x7f2d9b325060;  alias, 1 drivers
v0x1df9dc0_0 .net/s "psum_out", 15 0, L_0x1e14a80;  alias, 1 drivers
v0x1df9ea0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df9f40_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfa070_0 .net/s "wgt", 7 0, v0x1df3c00_0;  alias, 1 drivers
S_0x1dfa230 .scope module, "pe11" "PE" 3 111, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1dfa3b0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1dfa3f0 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1dfa430 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1dfa470 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14b20 .functor BUFZ 16, v0x1dfa910_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfa790_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dfa850_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1dfa910_0 .var/s "psum", 15 0;
v0x1dfaa00_0 .net/s "psum_in", 15 0, L_0x1e14a80;  alias, 1 drivers
v0x1dfaaf0_0 .net/s "psum_out", 15 0, L_0x1e14b20;  alias, 1 drivers
v0x1dfac00_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1df46c0_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfaeb0_0 .net/s "wgt", 7 0, v0x1df3030_0;  alias, 1 drivers
S_0x1dfb010 .scope module, "pe12" "PE" 3 120, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1dfb1e0 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1dfb220 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1dfb260 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1dfb2a0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14be0 .functor BUFZ 16, v0x1dfb740_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfb5c0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dfb680_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1dfb740_0 .var/s "psum", 15 0;
v0x1dfb830_0 .net/s "psum_in", 15 0, L_0x1e14b20;  alias, 1 drivers
v0x1dfb920_0 .net/s "psum_out", 15 0, L_0x1e14be0;  alias, 1 drivers
v0x1dfba30_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1dfbad0_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfbb70_0 .net/s "wgt", 7 0, v0x1df24e0_0;  alias, 1 drivers
S_0x1dfbd30 .scope module, "pe20" "PE" 3 129, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1dfbf00 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1dfbf40 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1dfbf80 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1dfbfc0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14cc0 .functor BUFZ 16, v0x1dfc460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfc2e0_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dfc3a0_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1dfc460_0 .var/s "psum", 15 0;
v0x1dfc550_0 .net/s "psum_in", 15 0, L_0x7f2d9b3250a8;  alias, 1 drivers
v0x1dfc630_0 .net/s "psum_out", 15 0, L_0x1e14cc0;  alias, 1 drivers
v0x1dfc760_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1dfc800_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfc8a0_0 .net/s "wgt", 7 0, v0x1df1880_0;  alias, 1 drivers
S_0x1dfca60 .scope module, "pe21" "PE" 3 138, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1dfcc30 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1dfcc70 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1dfccb0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1dfccf0 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14d80 .functor BUFZ 16, v0x1dfd2a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfd010_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dfd0d0_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1dfd2a0_0 .var/s "psum", 15 0;
v0x1dfd340_0 .net/s "psum_in", 15 0, L_0x1e14cc0;  alias, 1 drivers
v0x1dfd410_0 .net/s "psum_out", 15 0, L_0x1e14d80;  alias, 1 drivers
v0x1dfd500_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1dfd5a0_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfd750_0 .net/s "wgt", 7 0, v0x1df0c50_0;  alias, 1 drivers
S_0x1dfd890 .scope module, "pe22" "PE" 3 147, 10 1 0, S_0x1de4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "set_reg"
    .port_info 3 /INPUT 8 "ifm"
    .port_info 4 /INPUT 8 "wgt"
    .port_info 5 /INPUT 16 "psum_in"
    .port_info 6 /OUTPUT 16 "psum_out"
P_0x1dfda60 .param/l "IFM_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
P_0x1dfdaa0 .param/l "POOLING" 0 10 1, +C4<00000000000000000000000000000000>;
P_0x1dfdae0 .param/l "PSUM_WIDTH" 0 10 1, +C4<00000000000000000000000000010000>;
P_0x1dfdb20 .param/l "WEIGHT_WIDTH" 0 10 1, +C4<00000000000000000000000000001000>;
L_0x1e14e40 .functor BUFZ 16, v0x1dfdfc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x1dfde40_0 .net "clk", 0 0, v0x1e029b0_0;  alias, 1 drivers
v0x1dfdf00_0 .net/s "ifm", 7 0, v0x1df67d0_0;  alias, 1 drivers
v0x1dfdfc0_0 .var/s "psum", 15 0;
v0x1dfe060_0 .net/s "psum_in", 15 0, L_0x1e14d80;  alias, 1 drivers
v0x1dfe100_0 .net/s "psum_out", 15 0, L_0x1e14e40;  alias, 1 drivers
v0x1dfe1f0_0 .net "rst_n", 0 0, v0x1e036a0_0;  alias, 1 drivers
v0x1dfe290_0 .net "set_reg", 0 0, v0x1de9540_0;  alias, 1 drivers
v0x1dfe330_0 .net/s "wgt", 7 0, v0x1df00a0_0;  alias, 1 drivers
S_0x1e01320 .scope task, "read_output" "read_output" 2 171, 2 171 0, S_0x1d90920;
 .timescale 0 0;
v0x1e014a0_0 .var "data_output", 15 0;
v0x1e01580_0 .var "out_valid", 0 0;
v0x1e01640_0 .var/i "tow", 31 0;
TD_tb.read_output ;
    %load/vec4 v0x1e026b0_0;
    %pad/s 166;
    %cmpi/s 1025, 0, 166;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x1e01580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x1e014a0_0;
    %load/vec4 v0x1e026b0_0;
    %pushi/vec4 2, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x1e03090, 4, 0;
    %load/vec4 v0x1e026b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e026b0_0, 0, 32;
T_1.6 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e01640_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x1e01640_0;
    %pad/s 166;
    %cmpi/s 512, 0, 166;
    %jmp/0xz T_1.9, 5;
    %vpi_call 2 189 "$fwrite", v0x1e03210_0, "%b \012", &A<v0x1e03090, v0x1e01640_0 > {0 0 0};
    %load/vec4 v0x1e01640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1e01640_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %vpi_call 2 190 "$fclose", v0x1e03210_0 {0 0 0};
    %vpi_call 2 191 "$finish" {0 0 0};
T_1.5 ;
    %end;
    .scope S_0x1defb10;
T_2 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1defef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df00a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1df0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1df0160_0;
    %assign/vec4 v0x1df00a0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1df00a0_0;
    %assign/vec4 v0x1df00a0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1df06e0;
T_3 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df0ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df0c50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1df0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1df0d10_0;
    %assign/vec4 v0x1df0c50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1df0c50_0;
    %assign/vec4 v0x1df0c50_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1df1280;
T_4 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df1660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df1880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1df17b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1df1940_0;
    %assign/vec4 v0x1df1880_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1df1880_0;
    %assign/vec4 v0x1df1880_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1df1ee0;
T_5 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df23a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df24e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1df2440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1df2580_0;
    %assign/vec4 v0x1df24e0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x1df24e0_0;
    %assign/vec4 v0x1df24e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1df2ac0;
T_6 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df2ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df3030_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1df2f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1df30f0_0;
    %assign/vec4 v0x1df3030_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x1df3030_0;
    %assign/vec4 v0x1df3030_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1df3690;
T_7 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df3a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df3c00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1df3b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1df3cc0_0;
    %assign/vec4 v0x1df3c00_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1df3c00_0;
    %assign/vec4 v0x1df3c00_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1df4220;
T_8 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df4600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df4870_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1df47d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1df4910_0;
    %assign/vec4 v0x1df4870_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x1df4870_0;
    %assign/vec4 v0x1df4870_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1df4e30;
T_9 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df5210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df53a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1df52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x1df5460_0;
    %assign/vec4 v0x1df53a0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1df53a0_0;
    %assign/vec4 v0x1df53a0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1df59c0;
T_10 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df5da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df5f30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1df5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x1df5ff0_0;
    %assign/vec4 v0x1df5f30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1df5f30_0;
    %assign/vec4 v0x1df5f30_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1df6b00;
T_11 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df7570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1df7270_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1df7610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1df71a0_0;
    %pad/s 16;
    %load/vec4 v0x1df76b0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1df7360_0;
    %add;
    %assign/vec4 v0x1df7270_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1df7270_0;
    %assign/vec4 v0x1df7270_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1df7850;
T_12 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df8410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1df81c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1df84b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1df2290_0;
    %pad/s 16;
    %load/vec4 v0x1df85a0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1df8260_0;
    %add;
    %assign/vec4 v0x1df81c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1df81c0_0;
    %assign/vec4 v0x1df81c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1df8760;
T_13 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df9120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1df8ea0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1df91c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1df8e00_0;
    %pad/s 16;
    %load/vec4 v0x1df9260_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1df8f40_0;
    %add;
    %assign/vec4 v0x1df8ea0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1df8ea0_0;
    %assign/vec4 v0x1df8ea0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1df9430;
T_14 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df9ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1df9bf0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1df9f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1df9aa0_0;
    %pad/s 16;
    %load/vec4 v0x1dfa070_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1df9ce0_0;
    %add;
    %assign/vec4 v0x1df9bf0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1df9bf0_0;
    %assign/vec4 v0x1df9bf0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1dfa230;
T_15 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1dfac00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfa910_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1df46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x1dfa850_0;
    %pad/s 16;
    %load/vec4 v0x1dfaeb0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1dfaa00_0;
    %add;
    %assign/vec4 v0x1dfa910_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1dfa910_0;
    %assign/vec4 v0x1dfa910_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1dfb010;
T_16 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1dfba30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfb740_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1dfbad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1dfb680_0;
    %pad/s 16;
    %load/vec4 v0x1dfbb70_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1dfb830_0;
    %add;
    %assign/vec4 v0x1dfb740_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x1dfb740_0;
    %assign/vec4 v0x1dfb740_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1dfbd30;
T_17 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1dfc760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfc460_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1dfc800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1dfc3a0_0;
    %pad/s 16;
    %load/vec4 v0x1dfc8a0_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1dfc550_0;
    %add;
    %assign/vec4 v0x1dfc460_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x1dfc460_0;
    %assign/vec4 v0x1dfc460_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1dfca60;
T_18 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1dfd500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfd2a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1dfd5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1dfd0d0_0;
    %pad/s 16;
    %load/vec4 v0x1dfd750_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1dfd340_0;
    %add;
    %assign/vec4 v0x1dfd2a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x1dfd2a0_0;
    %assign/vec4 v0x1dfd2a0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1dfd890;
T_19 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1dfe1f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfdfc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1dfe290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1dfdf00_0;
    %pad/s 16;
    %load/vec4 v0x1dfe330_0;
    %pad/s 16;
    %mul;
    %load/vec4 v0x1dfe060_0;
    %add;
    %assign/vec4 v0x1dfdfc0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x1dfdfc0_0;
    %assign/vec4 v0x1dfdfc0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1deb980;
T_20 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1dec990_0;
    %assign/vec4 v0x1dec800_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1deb980;
T_21 ;
    %wait E_0x1debf00;
    %load/vec4 v0x1dec490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dec720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dec2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1dec530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %ix/getv 4, v0x1dec720_0;
    %load/vec4a v0x1dec3d0, 4;
    %assign/vec4 v0x1dec2a0_0, 0;
    %load/vec4 v0x1dec720_0;
    %load/vec4 v0x1dec5d0_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0x1dec720_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dec2a0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1deb980;
T_22 ;
    %wait E_0x1debf00;
    %load/vec4 v0x1dec8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1decaf0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1dec800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1dec110_0;
    %ix/getv 3, v0x1decaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dec3d0, 0, 4;
    %load/vec4 v0x1decaf0_0;
    %load/vec4 v0x1deca30_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0x1decaf0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %ix/getv 4, v0x1decaf0_0;
    %load/vec4a v0x1dec3d0, 4;
    %ix/getv 3, v0x1decaf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1dec3d0, 0, 4;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1decd70;
T_23 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1dedd20_0;
    %assign/vec4 v0x1dedbc0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1decd70;
T_24 ;
    %wait E_0x1debf00;
    %load/vec4 v0x1ded7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dedae0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ded5f0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1ded8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %ix/getv 4, v0x1dedae0_0;
    %load/vec4a v0x1ded720, 4;
    %assign/vec4 v0x1ded5f0_0, 0;
    %load/vec4 v0x1dedae0_0;
    %load/vec4 v0x1ded990_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0x1dedae0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1ded5f0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x1decd70;
T_25 ;
    %wait E_0x1debf00;
    %load/vec4 v0x1dedc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dedea0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1dedbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1ded450_0;
    %ix/getv 3, v0x1dedea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ded720, 0, 4;
    %load/vec4 v0x1dedea0_0;
    %load/vec4 v0x1dedde0_0;
    %pad/u 6;
    %add;
    %assign/vec4 v0x1dedea0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %ix/getv 4, v0x1dedea0_0;
    %load/vec4a v0x1ded720, 4;
    %ix/getv 3, v0x1dedea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ded720, 0, 4;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1dee120;
T_26 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1def160_0;
    %assign/vec4 v0x1deebb0_0, 0;
    %load/vec4 v0x1def360_0;
    %assign/vec4 v0x1def200_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1dee120;
T_27 ;
    %wait E_0x1dee6f0;
    %load/vec4 v0x1deedf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1def080_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1deef20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1def080_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1deec70, 4;
    %assign/vec4 v0x1deeaf0_0, 0;
    %load/vec4 v0x1def080_0;
    %load/vec4 v0x1deefc0_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x1def080_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1deeaf0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x1dee120;
T_28 ;
    %wait E_0x1de6bd0;
    %load/vec4 v0x1def2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1def5d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1def200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x1deebb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.4, 8;
    %load/vec4 v0x1dee960_0;
    %load/vec4 v0x1deed30_0;
    %add;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %load/vec4 v0x1dee960_0;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %load/vec4 v0x1def5d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1deec70, 0, 4;
    %load/vec4 v0x1def5d0_0;
    %load/vec4 v0x1def420_0;
    %pad/u 5;
    %add;
    %assign/vec4 v0x1def5d0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x1def5d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x1deec70, 4;
    %load/vec4 v0x1def5d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1deec70, 0, 4;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1de4cf0;
T_29 ;
    %wait E_0x1de5550;
    %load/vec4 v0x1de5b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1de5940_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1de5e20_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1de5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1de56b0_0;
    %load/vec4 v0x1de5e20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1de5880, 0, 4;
    %load/vec4 v0x1de5e20_0;
    %pad/u 67;
    %cmpi/e 255, 0, 67;
    %flag_mov 8, 4;
    %jmp/0 T_29.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_29.5, 8;
T_29.4 ; End of true expr.
    %load/vec4 v0x1de5e20_0;
    %addi 1, 0, 8;
    %jmp/0 T_29.5, 8;
 ; End of false expr.
    %blend;
T_29.5;
    %assign/vec4 v0x1de5e20_0, 0;
T_29.2 ;
    %load/vec4 v0x1de5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x1de5940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1de5880, 4;
    %assign/vec4 v0x1de5bf0_0, 0;
    %load/vec4 v0x1de5940_0;
    %pad/u 67;
    %cmpi/e 255, 0, 67;
    %flag_mov 8, 4;
    %jmp/0 T_29.8, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %load/vec4 v0x1de5940_0;
    %addi 1, 0, 8;
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %assign/vec4 v0x1de5940_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1de5bf0_0, 0;
T_29.7 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1de6ee0;
T_30 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 68;
    %cmpi/u 15, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_30.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_30.1, 8;
T_30.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_30.1, 8;
 ; End of false expr.
    %blend;
T_30.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1dead70_0, 4, 5;
    %jmp T_30;
    .thread T_30;
    .scope S_0x1de7230;
T_31 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 68;
    %cmpi/u 16, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_31.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_31.1, 8;
T_31.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_31.1, 8;
 ; End of false expr.
    %blend;
T_31.1;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1dead70_0, 4, 5;
    %jmp T_31;
    .thread T_31;
    .scope S_0x1de7500;
T_32 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 68;
    %cmpi/u 17, 0, 68;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 4, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_32.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1dead70_0, 4, 5;
    %jmp T_32;
    .thread T_32;
    .scope S_0x1de6000;
T_33 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1deaf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dea730_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1deaa50_0;
    %assign/vec4 v0x1dea730_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x1de6000;
T_34 ;
    %wait E_0x1de6e70;
    %load/vec4 v0x1dea730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.8;
T_34.0 ;
    %load/vec4 v0x1deb3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.10;
T_34.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.10 ;
    %jmp T_34.8;
T_34.1 ;
    %load/vec4 v0x1dea650_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_34.11, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.12;
T_34.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.12 ;
    %jmp T_34.8;
T_34.2 ;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmpi/e 17, 0, 65;
    %jmp/0xz  T_34.13, 4;
    %load/vec4 v0x1dea570_0;
    %pad/u 65;
    %cmpi/u 17, 0, 65;
    %jmp/0xz  T_34.15, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.16;
T_34.15 ;
    %load/vec4 v0x1dea2d0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_34.17, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.18;
T_34.17 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.18 ;
T_34.16 ;
    %jmp T_34.14;
T_34.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.14 ;
    %jmp T_34.8;
T_34.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.8;
T_34.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.8;
T_34.5 ;
    %load/vec4 v0x1dea3b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_34.19, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.20;
T_34.19 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.20 ;
    %jmp T_34.8;
T_34.6 ;
    %pushi/vec4 13, 0, 65;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmp/u;
    %jmp/0xz  T_34.21, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
    %jmp T_34.22;
T_34.21 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1deaa50_0, 0, 3;
T_34.22 ;
    %jmp T_34.8;
T_34.8 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x1de6000;
T_35 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1deaa50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 65;
    %cmpi/u 14, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.1, 8;
T_35.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.1, 8;
 ; End of false expr.
    %blend;
T_35.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1deb610_0, 4, 5;
    %load/vec4 v0x1deaa50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 65;
    %cmpi/u 15, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.3, 8;
T_35.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.3, 8;
 ; End of false expr.
    %blend;
T_35.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1deb610_0, 4, 5;
    %load/vec4 v0x1deaa50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1dea3b0_0;
    %or/r;
    %and;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea570_0;
    %pad/u 65;
    %cmpi/u 16, 0, 65;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %subi 3, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %addi 4294967294, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_35.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_35.5, 8;
T_35.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_35.5, 8;
 ; End of false expr.
    %blend;
T_35.5;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1deb610_0, 4, 5;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1de6000;
T_36 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1deaf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea570_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dea2d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dea3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1de95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dea8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deacb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deb550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dea650_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x1deaa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.8, 6;
    %load/vec4 v0x1dea490_0;
    %assign/vec4 v0x1dea490_0, 0;
    %load/vec4 v0x1dea570_0;
    %assign/vec4 v0x1dea570_0, 0;
    %load/vec4 v0x1dea2d0_0;
    %assign/vec4 v0x1dea2d0_0, 0;
    %load/vec4 v0x1dea3b0_0;
    %assign/vec4 v0x1dea3b0_0, 0;
    %load/vec4 v0x1de9540_0;
    %assign/vec4 v0x1de9540_0, 0;
    %load/vec4 v0x1de94a0_0;
    %assign/vec4 v0x1de94a0_0, 0;
    %load/vec4 v0x1de95e0_0;
    %assign/vec4 v0x1de95e0_0, 0;
    %load/vec4 v0x1dea8d0_0;
    %assign/vec4 v0x1dea8d0_0, 0;
    %load/vec4 v0x1deb550_0;
    %assign/vec4 v0x1deb550_0, 0;
    %jmp T_36.10;
T_36.2 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea570_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dea2d0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dea3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1de95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deacb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deb550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %load/vec4 v0x1dea490_0;
    %pad/u 65;
    %cmpi/e 14, 0, 65;
    %flag_mov 8, 4;
    %jmp/0 T_36.11, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_36.12, 8;
T_36.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_36.12, 8;
 ; End of false expr.
    %blend;
T_36.12;
    %pad/s 1;
    %assign/vec4 v0x1dea8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dea650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dea810_0, 0;
    %jmp T_36.10;
T_36.3 ;
    %load/vec4 v0x1dea650_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_36.13, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_36.14, 8;
T_36.13 ; End of true expr.
    %load/vec4 v0x1dea650_0;
    %addi 1, 0, 5;
    %jmp/0 T_36.14, 8;
 ; End of false expr.
    %blend;
T_36.14;
    %assign/vec4 v0x1dea650_0, 0;
    %load/vec4 v0x1dea650_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dea570_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_36.15, 8;
    %pushi/vec4 1, 0, 9;
    %jmp/1 T_36.16, 8;
T_36.15 ; End of true expr.
    %load/vec4 v0x1de95e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/0 T_36.16, 8;
 ; End of false expr.
    %blend;
T_36.16;
    %assign/vec4 v0x1de95e0_0, 0;
    %jmp T_36.10;
T_36.4 ;
    %load/vec4 v0x1dea490_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_36.17, 8;
    %load/vec4 v0x1dea570_0;
    %addi 1, 0, 9;
    %jmp/1 T_36.18, 8;
T_36.17 ; End of true expr.
    %load/vec4 v0x1dea570_0;
    %jmp/0 T_36.18, 8;
 ; End of false expr.
    %blend;
T_36.18;
    %assign/vec4 v0x1dea570_0, 0;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dea570_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_36.19, 8;
    %load/vec4 v0x1dea2d0_0;
    %addi 1, 0, 10;
    %jmp/1 T_36.20, 8;
T_36.19 ; End of true expr.
    %load/vec4 v0x1dea2d0_0;
    %jmp/0 T_36.20, 8;
 ; End of false expr.
    %blend;
T_36.20;
    %assign/vec4 v0x1dea2d0_0, 0;
    %load/vec4 v0x1dea490_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dea570_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1dea2d0_0;
    %or/r;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_36.21, 8;
    %load/vec4 v0x1dea3b0_0;
    %addi 1, 0, 10;
    %jmp/1 T_36.22, 8;
T_36.21 ; End of true expr.
    %load/vec4 v0x1dea3b0_0;
    %jmp/0 T_36.22, 8;
 ; End of false expr.
    %blend;
T_36.22;
    %assign/vec4 v0x1dea3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1de9540_0, 0;
    %load/vec4 v0x1deacb0_0;
    %assign/vec4 v0x1deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deacb0_0, 0;
    %load/vec4 v0x1dea490_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_36.23, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_36.24, 8;
T_36.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_36.24, 8;
 ; End of false expr.
    %blend;
T_36.24;
    %pad/s 1;
    %assign/vec4 v0x1deb550_0, 0;
    %load/vec4 v0x1dea570_0;
    %pad/u 65;
    %cmpi/u 14, 0, 65;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_36.25, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_36.26, 8;
T_36.25 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_36.26, 8;
 ; End of false expr.
    %blend;
T_36.26;
    %pad/s 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %jmp T_36.10;
T_36.5 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1deacb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deb550_0, 0;
    %load/vec4 v0x1de95e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x1de95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %jmp T_36.10;
T_36.6 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %jmp T_36.10;
T_36.7 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1dea570_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1dea2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1deabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %jmp T_36.10;
T_36.8 ;
    %load/vec4 v0x1dea490_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x1dea490_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x1dea570_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x1dea2d0_0, 0;
    %pushi/vec4 3, 0, 10;
    %assign/vec4 v0x1dea3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9540_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x1de95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deb550_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dea810_0, 0;
    %jmp T_36.10;
T_36.10 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x1de6000;
T_37 ;
    %wait E_0x1de6dd0;
    %load/vec4 v0x1deaf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deab30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dea810_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0x1dea2d0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1dea2d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dea570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1dead70_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x1deab30_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1deab30_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1df6310;
T_38 ;
    %wait E_0x1de6e10;
    %load/vec4 v0x1df68c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1df67d0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1df6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x1df66f0_0;
    %assign/vec4 v0x1df67d0_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x1de4020;
T_39 ;
    %wait E_0x1de6dd0;
    %load/vec4 v0x1dffe80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfe700_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1dfe800_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x1dfedc0_0;
    %load/vec4 v0x1dff6e0_0;
    %add;
    %assign/vec4 v0x1dfe700_0, 0;
    %load/vec4 v0x1dfee90_0;
    %load/vec4 v0x1dffa40_0;
    %add;
    %assign/vec4 v0x1dfe800_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1d90920;
T_40 ;
    %delay 5, 0;
    %load/vec4 v0x1e029b0_0;
    %inv;
    %store/vec4 v0x1e029b0_0, 0, 1;
    %jmp T_40;
    .thread T_40;
    .scope S_0x1d90920;
T_41 ;
    %wait E_0x1d9a990;
    %load/vec4 v0x1e029b0_0;
    %inv;
    %store/vec4 v0x1e02a50_0, 0, 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x1d90920;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e029b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e03740_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e036a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e036a0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e036a0_0, 0, 1;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e03740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e03740_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x1d90920;
T_43 ;
    %vpi_call 2 75 "$dumpfile", "CONV.VCD" {0 0 0};
    %vpi_call 2 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1d90920 {0 0 0};
    %end;
    .thread T_43;
    .scope S_0x1d90920;
T_44 ;
    %vpi_call 2 81 "$readmemb", "../script/ofm_bin_c2xh16xw16.txt", v0x1e03150 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x1d90920;
T_45 ;
    %vpi_call 2 84 "$readmemb", "../script/ifm_bin_c3xh14xw14.txt", v0x1e02e20 {0 0 0};
    %end;
    .thread T_45;
    .scope S_0x1d90920;
T_46 ;
    %wait E_0x1de6dd0;
    %load/vec4 v0x1e036a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e02d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e02fd0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1e02ee0_0;
    %assign/vec4 v0x1e02fd0_0, 0;
    %load/vec4 v0x1e03740_0;
    %load/vec4 v0x1e02ee0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1e02d40_0;
    %cmpi/e 588, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_46.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e02d40_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x1e02ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x1e02d40_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1e02d40_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x1e02d40_0;
    %assign/vec4 v0x1e02d40_0, 0;
T_46.5 ;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x1d90920;
T_47 ;
    %vpi_call 2 125 "$readmemb", "../script/weight_bin_co2xci3xk3xk3.txt", v0x1e039d0 {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x1d90920;
T_48 ;
    %wait E_0x1d903b0;
    %vpi_call 2 128 "$display", " END CONVOLUTION TRANPOSE" {0 0 0};
    %jmp T_48;
    .thread T_48;
    .scope S_0x1d90920;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e026b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e035c0_0, 0, 32;
T_49.0 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1e02af0_0;
    %store/vec4 v0x1e014a0_0, 0, 16;
    %load/vec4 v0x1e032f0_0;
    %store/vec4 v0x1e01580_0, 0, 1;
    %fork TD_tb.read_output, S_0x1e01320;
    %join;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_0x1d90920;
T_50 ;
    %wait E_0x1de6dd0;
    %load/vec4 v0x1e036a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e038f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1e03b80_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1e03a90_0;
    %assign/vec4 v0x1e03b80_0, 0;
    %load/vec4 v0x1e038f0_0;
    %cmpi/e 54, 0, 32;
    %jmp/0xz  T_50.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1e038f0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x1e03a90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1e03740_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_50.4, 9;
    %load/vec4 v0x1e038f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1e038f0_0, 0;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x1e038f0_0;
    %assign/vec4 v0x1e038f0_0, 0;
T_50.5 ;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1d90920;
T_51 ;
    %wait E_0x1d567f0;
    %load/vec4 v0x1deaa50_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_51.0, 4;
    %vpi_call 2 162 "$display", " \134\134\134\134\134\134\134\134\134\134\134\134\134 " {0 0 0};
    %vpi_call 2 163 "$display", " Compute channel %d ", v0x1dea2d0_0 {0 0 0};
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1deaa50_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_51.2, 4;
    %vpi_call 2 166 "$display", " \134\134\134\134\134\134\134\134\134\134\134\134\134 " {0 0 0};
    %vpi_call 2 167 "$display", " End filter %d ", v0x1dea3b0_0 {0 0 0};
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1d90920;
T_52 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e026b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e035c0_0, 0, 32;
T_52.0 ;
    %wait E_0x1de71d0;
    %load/vec4 v0x1e02af0_0;
    %store/vec4 v0x1e014a0_0, 0, 16;
    %load/vec4 v0x1e032f0_0;
    %store/vec4 v0x1e01580_0, 0, 1;
    %fork TD_tb.read_output, S_0x1e01320;
    %join;
    %jmp T_52.0;
    %end;
    .thread T_52;
    .scope S_0x1d90920;
T_53 ;
    %wait E_0x1d903b0;
    %load/vec4 v0x1e02bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %fork TD_tb.compare, S_0x1d86a40;
    %join;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1d90920;
T_54 ;
    %delay 1000000, 0;
    %vpi_call 2 239 "$finish" {0 0 0};
    %end;
    .thread T_54;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../rtl/tb.v";
    "../rtl/TOP.v";
    "../rtl/BUFFER.v";
    "../rtl/CONTROL.v";
    "../rtl/FIFO_ASYNCH.v";
    "../rtl/FIFO_ASYNCH_END.v";
    "../rtl/WEIGHT_BUFF.v";
    "../rtl/IFM_BUFF.v";
    "../rtl/PE.v";
