

================================================================
== Vivado HLS Report for 'log2'
================================================================
* Date:           Wed Nov 25 08:44:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        accelerator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.263|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  173|  173|  173|  173|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  126|  126|        27|          5|          4|    21|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     43|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      7|    1766|   1900|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    409|    -|
|Register         |        0|      -|     465|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      7|    2231|   2384|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |log2_AXILiteS_s_axi_U    |log2_AXILiteS_s_axi   |        0|      0|  112|  168|    0|
    |log2_fadd_32ns_32bkb_U1  |log2_fadd_32ns_32bkb  |        0|      2|  205|  205|    0|
    |log2_fadd_32ns_32bkb_U2  |log2_fadd_32ns_32bkb  |        0|      2|  205|  205|    0|
    |log2_fdiv_32ns_32dEe_U4  |log2_fdiv_32ns_32dEe  |        0|      0|  762|  809|    0|
    |log2_fmul_32ns_32cud_U3  |log2_fmul_32ns_32cud  |        0|      3|  143|  140|    0|
    |log2_sitofp_32ns_eOg_U5  |log2_sitofp_32ns_eOg  |        0|      0|  339|  373|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      7| 1766| 1900|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_153_p2          |     +    |      0|  0|  15|           5|           1|
    |k_fu_164_p2          |     +    |      0|  0|  15|           6|           2|
    |icmp_ln15_fu_147_p2  |   icmp   |      0|  0|  11|           5|           5|
    |ap_enable_pp0        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  43|          17|          10|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                        |  229|         53|    1|         53|
    |ap_enable_reg_pp0_iter5          |    9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_107_p4     |    9|          2|    5|         10|
    |ap_phi_mux_k_0_phi_fu_85_p4      |    9|          2|    6|         12|
    |ap_phi_mux_pow_b_0_phi_fu_96_p4  |    9|          2|   32|         64|
    |empty_reg_69                     |    9|          2|   32|         64|
    |grp_fu_114_p0                    |   21|          4|   32|        128|
    |grp_fu_114_p1                    |   21|          4|   32|        128|
    |grp_fu_126_p0                    |   15|          3|   32|         96|
    |grp_fu_126_p1                    |   15|          3|   32|         96|
    |grp_fu_131_p0                    |   15|          3|   32|         96|
    |grp_fu_131_p1                    |   21|          4|   32|        128|
    |i_0_reg_103                      |    9|          2|    5|         10|
    |k_0_reg_81                       |    9|          2|    6|         12|
    |pow_b_0_reg_93                   |    9|          2|   32|         64|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  409|         90|  312|        963|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_reg_222                |  32|   0|   32|          0|
    |ap_CS_fsm                |  52|   0|   52|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |b_reg_181                |  32|   0|   32|          0|
    |empty_reg_69             |  32|   0|   32|          0|
    |i_0_reg_103              |   5|   0|    5|          0|
    |i_reg_197                |   5|   0|    5|          0|
    |icmp_ln15_reg_193        |   1|   0|    1|          0|
    |k_0_reg_81               |   6|   0|    6|          0|
    |k_reg_207                |   6|   0|    6|          0|
    |pow_b_0_reg_93           |  32|   0|   32|          0|
    |pow_b_1_reg_217          |  32|   0|   32|          0|
    |reg_141                  |  32|   0|   32|          0|
    |tmp_2_reg_176            |  32|   0|   32|          0|
    |tmp_3_reg_188            |  32|   0|   32|          0|
    |tmp_6_reg_212            |  32|   0|   32|          0|
    |x_read_reg_170           |  32|   0|   32|          0|
    |icmp_ln15_reg_193        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 465|  32|  402|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs |     log2     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |     log2     | return value |
|interrupt               | out |    1| ap_ctrl_hs |     log2     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

