#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001de363537a0 .scope module, "ALU32bit_tb" "ALU32bit_tb" 2 3;
 .timescale -9 -9;
v000001de36411470_0 .var "A", 31 0;
v000001de36411b50_0 .var "B", 31 0;
v000001de36411790_0 .net "Cout", 0 0, L_000001de364a6ce0;  1 drivers
v000001de36411830_0 .var "F", 2 0;
v000001de36412690_0 .net "R", 31 0, L_000001de364a6c40;  1 drivers
v000001de36410f70_0 .var "expected_cout", 0 0;
v000001de364113d0_0 .var "expected_result", 31 0;
v000001de36410b10_0 .var/i "i", 31 0;
E_000001de36334490 .event anyedge, v000001de3634d000_0, v000001de3641f110_0, v000001de3641f930_0;
S_000001de36350160 .scope module, "DUT" "Alu32bit" 2 11, 3 1 0, S_000001de363537a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "F";
    .port_info 3 /OUTPUT 32 "R";
    .port_info 4 /OUTPUT 1 "Cout";
v000001de3641f930_0 .net "A", 31 0, v000001de36411470_0;  1 drivers
v000001de3641f110_0 .net "B", 31 0, v000001de36411b50_0;  1 drivers
v000001de3641f250_0 .net "Cout", 0 0, L_000001de364a6ce0;  alias, 1 drivers
v000001de3641f2f0_0 .net "F", 2 0, v000001de36411830_0;  1 drivers
v000001de3641fcf0_0 .net "R", 31 0, L_000001de364a6c40;  alias, 1 drivers
v000001de3641fe30_0 .net "carry", 31 0, L_000001de364a6560;  1 drivers
L_000001de36410250 .part v000001de36411470_0, 0, 1;
L_000001de364107f0 .part v000001de36411b50_0, 0, 1;
L_000001de36411f10 .part v000001de36411470_0, 1, 1;
L_000001de364104d0 .part v000001de36411b50_0, 1, 1;
L_000001de36412190 .part L_000001de364a6560, 0, 1;
L_000001de36410890 .part v000001de36411470_0, 2, 1;
L_000001de36411510 .part v000001de36411b50_0, 2, 1;
L_000001de364122d0 .part L_000001de364a6560, 1, 1;
L_000001de364118d0 .part v000001de36411470_0, 3, 1;
L_000001de36410390 .part v000001de36411b50_0, 3, 1;
L_000001de364120f0 .part L_000001de364a6560, 2, 1;
L_000001de36412550 .part v000001de36411470_0, 4, 1;
L_000001de36411fb0 .part v000001de36411b50_0, 4, 1;
L_000001de36410bb0 .part L_000001de364a6560, 3, 1;
L_000001de364111f0 .part v000001de36411470_0, 5, 1;
L_000001de36412730 .part v000001de36411b50_0, 5, 1;
L_000001de36411010 .part L_000001de364a6560, 4, 1;
L_000001de36411970 .part v000001de36411470_0, 6, 1;
L_000001de364110b0 .part v000001de36411b50_0, 6, 1;
L_000001de36411150 .part L_000001de364a6560, 5, 1;
L_000001de36411a10 .part v000001de36411470_0, 7, 1;
L_000001de36411290 .part v000001de36411b50_0, 7, 1;
L_000001de36410930 .part L_000001de364a6560, 6, 1;
L_000001de364115b0 .part v000001de36411470_0, 8, 1;
L_000001de36410cf0 .part v000001de36411b50_0, 8, 1;
L_000001de36411d30 .part L_000001de364a6560, 7, 1;
L_000001de364124b0 .part v000001de36411470_0, 9, 1;
L_000001de364125f0 .part v000001de36411b50_0, 9, 1;
L_000001de36411dd0 .part L_000001de364a6560, 8, 1;
L_000001de36412870 .part v000001de36411470_0, 10, 1;
L_000001de36411330 .part v000001de36411b50_0, 10, 1;
L_000001de36411650 .part L_000001de364a6560, 9, 1;
L_000001de36411ab0 .part v000001de36411470_0, 11, 1;
L_000001de36411bf0 .part v000001de36411b50_0, 11, 1;
L_000001de36412050 .part L_000001de364a6560, 10, 1;
L_000001de36410c50 .part v000001de36411470_0, 12, 1;
L_000001de36410430 .part v000001de36411b50_0, 12, 1;
L_000001de36412230 .part L_000001de364a6560, 11, 1;
L_000001de364109d0 .part v000001de36411470_0, 13, 1;
L_000001de36412370 .part v000001de36411b50_0, 13, 1;
L_000001de36410570 .part L_000001de364a6560, 12, 1;
L_000001de36410110 .part v000001de36411470_0, 14, 1;
L_000001de36411c90 .part v000001de36411b50_0, 14, 1;
L_000001de36412410 .part L_000001de364a6560, 13, 1;
L_000001de36410d90 .part v000001de36411470_0, 15, 1;
L_000001de364101b0 .part v000001de36411b50_0, 15, 1;
L_000001de364102f0 .part L_000001de364a6560, 14, 1;
L_000001de36410610 .part v000001de36411470_0, 16, 1;
L_000001de364106b0 .part v000001de36411b50_0, 16, 1;
L_000001de36410750 .part L_000001de364a6560, 15, 1;
L_000001de36410a70 .part v000001de36411470_0, 17, 1;
L_000001de364a6420 .part v000001de36411b50_0, 17, 1;
L_000001de364a6240 .part L_000001de364a6560, 16, 1;
L_000001de364a6f60 .part v000001de36411470_0, 18, 1;
L_000001de364a6740 .part v000001de36411b50_0, 18, 1;
L_000001de364a7500 .part L_000001de364a6560, 17, 1;
L_000001de364a6b00 .part v000001de36411470_0, 19, 1;
L_000001de364a7820 .part v000001de36411b50_0, 19, 1;
L_000001de364a5700 .part L_000001de364a6560, 18, 1;
L_000001de364a61a0 .part v000001de36411470_0, 20, 1;
L_000001de364a6a60 .part v000001de36411b50_0, 20, 1;
L_000001de364a6ba0 .part L_000001de364a6560, 19, 1;
L_000001de364a6380 .part v000001de36411470_0, 21, 1;
L_000001de364a5a20 .part v000001de36411b50_0, 21, 1;
L_000001de364a5e80 .part L_000001de364a6560, 20, 1;
L_000001de364a55c0 .part v000001de36411470_0, 22, 1;
L_000001de364a6600 .part v000001de36411b50_0, 22, 1;
L_000001de364a5660 .part L_000001de364a6560, 21, 1;
L_000001de364a57a0 .part v000001de36411470_0, 23, 1;
L_000001de364a69c0 .part v000001de36411b50_0, 23, 1;
L_000001de364a5840 .part L_000001de364a6560, 22, 1;
L_000001de364a75a0 .part v000001de36411470_0, 24, 1;
L_000001de364a66a0 .part v000001de36411b50_0, 24, 1;
L_000001de364a67e0 .part L_000001de364a6560, 23, 1;
L_000001de364a5b60 .part v000001de36411470_0, 25, 1;
L_000001de364a58e0 .part v000001de36411b50_0, 25, 1;
L_000001de364a5c00 .part L_000001de364a6560, 24, 1;
L_000001de364a7a00 .part v000001de36411470_0, 26, 1;
L_000001de364a7aa0 .part v000001de36411b50_0, 26, 1;
L_000001de364a5f20 .part L_000001de364a6560, 25, 1;
L_000001de364a5ca0 .part v000001de36411470_0, 27, 1;
L_000001de364a5de0 .part v000001de36411b50_0, 27, 1;
L_000001de364a6880 .part L_000001de364a6560, 26, 1;
L_000001de364a6060 .part v000001de36411470_0, 28, 1;
L_000001de364a5980 .part v000001de36411b50_0, 28, 1;
L_000001de364a5ac0 .part L_000001de364a6560, 27, 1;
L_000001de364a70a0 .part v000001de36411470_0, 29, 1;
L_000001de364a5d40 .part v000001de36411b50_0, 29, 1;
L_000001de364a5fc0 .part L_000001de364a6560, 28, 1;
L_000001de364a6920 .part v000001de36411470_0, 30, 1;
L_000001de364a78c0 .part v000001de36411b50_0, 30, 1;
L_000001de364a6100 .part L_000001de364a6560, 29, 1;
L_000001de364a7640 .part v000001de36411470_0, 31, 1;
L_000001de364a62e0 .part v000001de36411b50_0, 31, 1;
L_000001de364a64c0 .part L_000001de364a6560, 30, 1;
LS_000001de364a6560_0_0 .concat8 [ 1 1 1 1], v000001de3634c7e0_0, v000001de363180d0_0, v000001de363b0140_0, v000001de363b2260_0;
LS_000001de364a6560_0_4 .concat8 [ 1 1 1 1], v000001de363b24e0_0, v000001de363b38e0_0, v000001de363c18b0_0, v000001de363c4290_0;
LS_000001de364a6560_0_8 .concat8 [ 1 1 1 1], v000001de363c5550_0, v000001de363c02d0_0, v000001de363d1180_0, v000001de363d5820_0;
LS_000001de364a6560_0_12 .concat8 [ 1 1 1 1], v000001de363d5f00_0, v000001de363cfc40_0, v000001de363e4a40_0, v000001de363e6340_0;
LS_000001de364a6560_0_16 .concat8 [ 1 1 1 1], v000001de363e8be0_0, v000001de363ea1c0_0, v000001de36404980_0, v000001de36406280_0;
LS_000001de364a6560_0_20 .concat8 [ 1 1 1 1], v000001de36409660_0, v000001de3640a9c0_0, v000001de3640cb80_0, v000001de3640cae0_0;
LS_000001de364a6560_0_24 .concat8 [ 1 1 1 1], v000001de36401f00_0, v000001de36412f50_0, v000001de36414c10_0, v000001de36416970_0;
LS_000001de364a6560_0_28 .concat8 [ 1 1 1 1], v000001de36419350_0, v000001de3641c190_0, v000001de3641dbd0_0, v000001de3641fb10_0;
LS_000001de364a6560_1_0 .concat8 [ 4 4 4 4], LS_000001de364a6560_0_0, LS_000001de364a6560_0_4, LS_000001de364a6560_0_8, LS_000001de364a6560_0_12;
LS_000001de364a6560_1_4 .concat8 [ 4 4 4 4], LS_000001de364a6560_0_16, LS_000001de364a6560_0_20, LS_000001de364a6560_0_24, LS_000001de364a6560_0_28;
L_000001de364a6560 .concat8 [ 16 16 0 0], LS_000001de364a6560_1_0, LS_000001de364a6560_1_4;
LS_000001de364a6c40_0_0 .concat8 [ 1 1 1 1], v000001de3634c6a0_0, v000001de363199d0_0, v000001de363afb00_0, v000001de363af240_0;
LS_000001de364a6c40_0_4 .concat8 [ 1 1 1 1], v000001de363b3520_0, v000001de363b3c00_0, v000001de363c2530_0, v000001de363c3d90_0;
LS_000001de364a6c40_0_8 .concat8 [ 1 1 1 1], v000001de363c4c90_0, v000001de363bfdd0_0, v000001de363d2a80_0, v000001de363d41a0_0;
LS_000001de364a6c40_0_12 .concat8 [ 1 1 1 1], v000001de363d60e0_0, v000001de363d0960_0, v000001de363e4720_0, v000001de363e6d40_0;
LS_000001de364a6c40_0_16 .concat8 [ 1 1 1 1], v000001de363e8780_0, v000001de363ea300_0, v000001de364040c0_0, v000001de36405740_0;
LS_000001de364a6c40_0_20 .concat8 [ 1 1 1 1], v000001de36408300_0, v000001de3640c4a0_0, v000001de3640a740_0, v000001de3640e3e0_0;
LS_000001de364a6c40_0_24 .concat8 [ 1 1 1 1], v000001de36401e60_0, v000001de36413130_0, v000001de36414850_0, v000001de364172d0_0;
LS_000001de364a6c40_0_28 .concat8 [ 1 1 1 1], v000001de3641a070_0, v000001de3641bbf0_0, v000001de3641ee90_0, v000001de3641fd90_0;
LS_000001de364a6c40_1_0 .concat8 [ 4 4 4 4], LS_000001de364a6c40_0_0, LS_000001de364a6c40_0_4, LS_000001de364a6c40_0_8, LS_000001de364a6c40_0_12;
LS_000001de364a6c40_1_4 .concat8 [ 4 4 4 4], LS_000001de364a6c40_0_16, LS_000001de364a6c40_0_20, LS_000001de364a6c40_0_24, LS_000001de364a6c40_0_28;
L_000001de364a6c40 .concat8 [ 16 16 0 0], LS_000001de364a6c40_1_0, LS_000001de364a6c40_1_4;
L_000001de364a6ce0 .part L_000001de364a6560, 31, 1;
S_000001de36350de0 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36333e50 .param/l "i" 0 3 12, +C4<00>;
S_000001de36350540 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de36350de0;
 .timescale 0 0;
S_000001de363506d0 .scope module, "slice" "ALU_bit_slice" 3 15, 4 1 0, S_000001de36350540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3634c240_0 .net "A", 0 0, L_000001de36410250;  1 drivers
v000001de3634c600_0 .net "B", 0 0, L_000001de364107f0;  1 drivers
L_000001de36442130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001de3634cba0_0 .net "Cin", 0 0, L_000001de36442130;  1 drivers
v000001de3634c060_0 .net "Cout", 0 0, v000001de3634c7e0_0;  1 drivers
v000001de3634d000_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3634c6a0_0 .var "R", 0 0;
v000001de3634d5a0_0 .net "add_cout", 0 0, L_000001de363b9e50;  1 drivers
v000001de3634d0a0_0 .net "and_out", 0 0, L_000001de363b9de0;  1 drivers
v000001de3634c7e0_0 .var "cout_internal", 0 0;
v000001de3634d640_0 .net "not_a", 0 0, L_000001de363b9a60;  1 drivers
v000001de3634da00_0 .net "not_b", 0 0, L_000001de363b9ec0;  1 drivers
v000001de3634de60_0 .net "or_out", 0 0, L_000001de363b8f70;  1 drivers
v000001de3634d1e0_0 .net "pass_a", 0 0, L_000001de363b9520;  1 drivers
v000001de3634d6e0_0 .net "sub", 0 0, L_000001de363b9f30;  1 drivers
v000001de3634d780_0 .net "sub_cout", 0 0, L_000001de363b96e0;  1 drivers
v000001de3634c880_0 .net "sum", 0 0, L_000001de363b85d0;  1 drivers
v000001de3634c9c0_0 .net "xor_out", 0 0, L_000001de363b9670;  1 drivers
E_000001de36333c50/0 .event anyedge, v000001de3634d000_0, v000001de3634f260_0, v000001de3634f440_0, v000001de3634ba20_0;
E_000001de36333c50/1 .event anyedge, v000001de3634d500_0, v000001de3634e0e0_0, v000001de3634ce20_0, v000001de3634cf60_0;
E_000001de36333c50/2 .event anyedge, v000001de3634d460_0, v000001de3634bd40_0, v000001de3634bac0_0;
E_000001de36333c50 .event/or E_000001de36333c50/0, E_000001de36333c50/1, E_000001de36333c50/2;
S_000001de3616e440 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363b8b10 .functor XOR 1, L_000001de36410250, L_000001de364107f0, C4<0>, C4<0>;
L_000001de363b85d0 .functor XOR 1, L_000001de363b8b10, L_000001de36442130, C4<0>, C4<0>;
L_000001de363b8c60 .functor AND 1, L_000001de363b8b10, L_000001de36442130, C4<1>, C4<1>;
L_000001de363b9440 .functor AND 1, L_000001de36410250, L_000001de364107f0, C4<1>, C4<1>;
L_000001de363b9e50 .functor OR 1, L_000001de363b8c60, L_000001de363b9440, C4<0>, C4<0>;
v000001de3634eae0_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634f120_0 .net "B", 0 0, L_000001de364107f0;  alias, 1 drivers
v000001de3634f1c0_0 .net "Cin", 0 0, L_000001de36442130;  alias, 1 drivers
v000001de3634f440_0 .net "Cout", 0 0, L_000001de363b9e50;  alias, 1 drivers
v000001de3634f260_0 .net "S", 0 0, L_000001de363b85d0;  alias, 1 drivers
v000001de3634e040_0 .net "and1_out", 0 0, L_000001de363b8c60;  1 drivers
v000001de3634f300_0 .net "and2_out", 0 0, L_000001de363b9440;  1 drivers
v000001de3634e360_0 .net "xor1_out", 0 0, L_000001de363b8b10;  1 drivers
S_000001de3616e5d0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363b9de0 .functor AND 1, L_000001de36410250, L_000001de364107f0, C4<1>, C4<1>;
v000001de3634f4e0_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634e220_0 .net "B", 0 0, L_000001de364107f0;  alias, 1 drivers
v000001de3634e0e0_0 .net "R", 0 0, L_000001de363b9de0;  alias, 1 drivers
S_000001de36170ed0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b9a60 .functor NOT 1, L_000001de36410250, C4<0>, C4<0>, C4<0>;
v000001de3634cd80_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634d460_0 .net "R", 0 0, L_000001de363b9a60;  alias, 1 drivers
S_000001de36171060 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b9ec0 .functor NOT 1, L_000001de364107f0, C4<0>, C4<0>, C4<0>;
v000001de3634c380_0 .net "A", 0 0, L_000001de364107f0;  alias, 1 drivers
v000001de3634bac0_0 .net "R", 0 0, L_000001de363b9ec0;  alias, 1 drivers
S_000001de3616df10 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363b8f70 .functor OR 1, L_000001de36410250, L_000001de364107f0, C4<0>, C4<0>;
v000001de3634c420_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634b980_0 .net "B", 0 0, L_000001de364107f0;  alias, 1 drivers
v000001de3634ce20_0 .net "R", 0 0, L_000001de363b8f70;  alias, 1 drivers
S_000001de3616e0a0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b9520 .functor BUFZ 1, L_000001de36410250, C4<0>, C4<0>, C4<0>;
v000001de3634d140_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634bd40_0 .net "R", 0 0, L_000001de363b9520;  alias, 1 drivers
S_000001de3616f980 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363b8870 .functor NOT 1, L_000001de364107f0, C4<0>, C4<0>, C4<0>;
v000001de3634c740_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634bfc0_0 .net "B", 0 0, L_000001de364107f0;  alias, 1 drivers
L_000001de364420e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3634cc40_0 .net "Cin", 0 0, L_000001de364420e8;  1 drivers
v000001de3634c920_0 .net "Cout", 0 0, L_000001de363b96e0;  alias, 1 drivers
v000001de3634bde0_0 .net "S", 0 0, L_000001de363b9f30;  alias, 1 drivers
S_000001de3616fb10 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de3616f980;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363b8e90 .functor XOR 1, L_000001de36410250, L_000001de363b8870, C4<0>, C4<0>;
L_000001de363b9f30 .functor XOR 1, L_000001de363b8e90, L_000001de364420e8, C4<0>, C4<0>;
L_000001de363b9d00 .functor AND 1, L_000001de363b8e90, L_000001de364420e8, C4<1>, C4<1>;
L_000001de363b8f00 .functor AND 1, L_000001de36410250, L_000001de363b8870, C4<1>, C4<1>;
L_000001de363b96e0 .functor OR 1, L_000001de363b9d00, L_000001de363b8f00, C4<0>, C4<0>;
v000001de3634ca60_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634c4c0_0 .net "B", 0 0, L_000001de363b8870;  1 drivers
v000001de3634d8c0_0 .net "Cin", 0 0, L_000001de364420e8;  alias, 1 drivers
v000001de3634d500_0 .net "Cout", 0 0, L_000001de363b96e0;  alias, 1 drivers
v000001de3634ba20_0 .net "S", 0 0, L_000001de363b9f30;  alias, 1 drivers
v000001de3634d3c0_0 .net "and1_out", 0 0, L_000001de363b9d00;  1 drivers
v000001de3634c560_0 .net "and2_out", 0 0, L_000001de363b8f00;  1 drivers
v000001de3634cec0_0 .net "xor1_out", 0 0, L_000001de363b8e90;  1 drivers
S_000001de361694e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363506d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363b9670 .functor XOR 1, L_000001de36410250, L_000001de364107f0, C4<0>, C4<0>;
v000001de3634cce0_0 .net "A", 0 0, L_000001de36410250;  alias, 1 drivers
v000001de3634d960_0 .net "B", 0 0, L_000001de364107f0;  alias, 1 drivers
v000001de3634cf60_0 .net "R", 0 0, L_000001de363b9670;  alias, 1 drivers
S_000001de36169670 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36333a50 .param/l "i" 0 3 12, +C4<01>;
S_000001de3614b900 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de36169670;
 .timescale 0 0;
S_000001de3614ba90 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de3614b900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36313760_0 .net "A", 0 0, L_000001de36411f10;  1 drivers
v000001de36314160_0 .net "B", 0 0, L_000001de364104d0;  1 drivers
v000001de36312ae0_0 .net "Cin", 0 0, L_000001de36412190;  1 drivers
v000001de36312ea0_0 .net "Cout", 0 0, v000001de363180d0_0;  1 drivers
v000001de36319890_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363199d0_0 .var "R", 0 0;
v000001de363169b0_0 .net "add_cout", 0 0, L_000001de363b9fa0;  1 drivers
v000001de36317ef0_0 .net "and_out", 0 0, L_000001de363ba160;  1 drivers
v000001de363180d0_0 .var "cout_internal", 0 0;
v000001de36317130_0 .net "not_a", 0 0, L_000001de363b86b0;  1 drivers
v000001de36318990_0 .net "not_b", 0 0, L_000001de363b88e0;  1 drivers
v000001de36318530_0 .net "or_out", 0 0, L_000001de363b8640;  1 drivers
v000001de362c1280_0 .net "pass_a", 0 0, L_000001de363b8950;  1 drivers
v000001de362c1dc0_0 .net "sub", 0 0, L_000001de363b9600;  1 drivers
v000001de362c13c0_0 .net "sub_cout", 0 0, L_000001de363b9590;  1 drivers
v000001de362c2400_0 .net "sum", 0 0, L_000001de363b9ad0;  1 drivers
v000001de362c16e0_0 .net "xor_out", 0 0, L_000001de363b9130;  1 drivers
E_000001de363343d0/0 .event anyedge, v000001de3634d000_0, v000001de3634db40_0, v000001de3634daa0_0, v000001de3633c3b0_0;
E_000001de363343d0/1 .event anyedge, v000001de3633c310_0, v000001de3634dd20_0, v000001de3634be80_0, v000001de36312540_0;
E_000001de363343d0/2 .event anyedge, v000001de3634df00_0, v000001de3634c2e0_0, v000001de3634b840_0;
E_000001de363343d0 .event/or E_000001de363343d0/0, E_000001de363343d0/1, E_000001de363343d0/2;
S_000001de363ac3a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363b9050 .functor XOR 1, L_000001de36411f10, L_000001de364104d0, C4<0>, C4<0>;
L_000001de363b9ad0 .functor XOR 1, L_000001de363b9050, L_000001de36412190, C4<0>, C4<0>;
L_000001de363b90c0 .functor AND 1, L_000001de363b9050, L_000001de36412190, C4<1>, C4<1>;
L_000001de363b9b40 .functor AND 1, L_000001de36411f10, L_000001de364104d0, C4<1>, C4<1>;
L_000001de363b9fa0 .functor OR 1, L_000001de363b90c0, L_000001de363b9b40, C4<0>, C4<0>;
v000001de3634bca0_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634d820_0 .net "B", 0 0, L_000001de364104d0;  alias, 1 drivers
v000001de3634b8e0_0 .net "Cin", 0 0, L_000001de36412190;  alias, 1 drivers
v000001de3634daa0_0 .net "Cout", 0 0, L_000001de363b9fa0;  alias, 1 drivers
v000001de3634db40_0 .net "S", 0 0, L_000001de363b9ad0;  alias, 1 drivers
v000001de3634d280_0 .net "and1_out", 0 0, L_000001de363b90c0;  1 drivers
v000001de3634dbe0_0 .net "and2_out", 0 0, L_000001de363b9b40;  1 drivers
v000001de3634cb00_0 .net "xor1_out", 0 0, L_000001de363b9050;  1 drivers
S_000001de363ab720 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363ba160 .functor AND 1, L_000001de36411f10, L_000001de364104d0, C4<1>, C4<1>;
v000001de3634dc80_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634d320_0 .net "B", 0 0, L_000001de364104d0;  alias, 1 drivers
v000001de3634dd20_0 .net "R", 0 0, L_000001de363ba160;  alias, 1 drivers
S_000001de363abbd0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b86b0 .functor NOT 1, L_000001de36411f10, C4<0>, C4<0>, C4<0>;
v000001de3634ddc0_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634df00_0 .net "R", 0 0, L_000001de363b86b0;  alias, 1 drivers
S_000001de363ab8b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b88e0 .functor NOT 1, L_000001de364104d0, C4<0>, C4<0>, C4<0>;
v000001de3634dfa0_0 .net "A", 0 0, L_000001de364104d0;  alias, 1 drivers
v000001de3634b840_0 .net "R", 0 0, L_000001de363b88e0;  alias, 1 drivers
S_000001de363abd60 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363b8640 .functor OR 1, L_000001de36411f10, L_000001de364104d0, C4<0>, C4<0>;
v000001de3634bb60_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634bc00_0 .net "B", 0 0, L_000001de364104d0;  alias, 1 drivers
v000001de3634be80_0 .net "R", 0 0, L_000001de363b8640;  alias, 1 drivers
S_000001de363aba40 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de363b8950 .functor BUFZ 1, L_000001de36411f10, C4<0>, C4<0>, C4<0>;
v000001de3634bf20_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634c2e0_0 .net "R", 0 0, L_000001de363b8950;  alias, 1 drivers
S_000001de363ac210 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363ba080 .functor NOT 1, L_000001de364104d0, C4<0>, C4<0>, C4<0>;
v000001de3633ae70_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3633baf0_0 .net "B", 0 0, L_000001de364104d0;  alias, 1 drivers
L_000001de36442178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3633bc30_0 .net "Cin", 0 0, L_000001de36442178;  1 drivers
v000001de3633bcd0_0 .net "Cout", 0 0, L_000001de363b9590;  alias, 1 drivers
v000001de36315ba0_0 .net "S", 0 0, L_000001de363b9600;  alias, 1 drivers
S_000001de363abef0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ac210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363ba010 .functor XOR 1, L_000001de36411f10, L_000001de363ba080, C4<0>, C4<0>;
L_000001de363b9600 .functor XOR 1, L_000001de363ba010, L_000001de36442178, C4<0>, C4<0>;
L_000001de363b94b0 .functor AND 1, L_000001de363ba010, L_000001de36442178, C4<1>, C4<1>;
L_000001de363b8720 .functor AND 1, L_000001de36411f10, L_000001de363ba080, C4<1>, C4<1>;
L_000001de363b9590 .functor OR 1, L_000001de363b94b0, L_000001de363b8720, C4<0>, C4<0>;
v000001de3634c100_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de3634c1a0_0 .net "B", 0 0, L_000001de363ba080;  1 drivers
v000001de3633d210_0 .net "Cin", 0 0, L_000001de36442178;  alias, 1 drivers
v000001de3633c310_0 .net "Cout", 0 0, L_000001de363b9590;  alias, 1 drivers
v000001de3633c3b0_0 .net "S", 0 0, L_000001de363b9600;  alias, 1 drivers
v000001de3633c950_0 .net "and1_out", 0 0, L_000001de363b94b0;  1 drivers
v000001de3633b730_0 .net "and2_out", 0 0, L_000001de363b8720;  1 drivers
v000001de3633ad30_0 .net "xor1_out", 0 0, L_000001de363ba010;  1 drivers
S_000001de363ab590 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de3614ba90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de363b9130 .functor XOR 1, L_000001de36411f10, L_000001de364104d0, C4<0>, C4<0>;
v000001de36314d40_0 .net "A", 0 0, L_000001de36411f10;  alias, 1 drivers
v000001de36314660_0 .net "B", 0 0, L_000001de364104d0;  alias, 1 drivers
v000001de36312540_0 .net "R", 0 0, L_000001de363b9130;  alias, 1 drivers
S_000001de363ac080 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36334050 .param/l "i" 0 3 12, +C4<010>;
S_000001de363ae1c0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ac080;
 .timescale 0 0;
S_000001de363adea0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ae1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363ae7a0_0 .net "A", 0 0, L_000001de36410890;  1 drivers
v000001de363b0820_0 .net "B", 0 0, L_000001de36411510;  1 drivers
v000001de363af420_0 .net "Cin", 0 0, L_000001de364122d0;  1 drivers
v000001de363aefc0_0 .net "Cout", 0 0, v000001de363b0140_0;  1 drivers
v000001de363afa60_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363afb00_0 .var "R", 0 0;
v000001de363b0000_0 .net "add_cout", 0 0, L_000001de363ba4e0;  1 drivers
v000001de363af920_0 .net "and_out", 0 0, L_000001de3648c920;  1 drivers
v000001de363b0140_0 .var "cout_internal", 0 0;
v000001de363afec0_0 .net "not_a", 0 0, L_000001de3648d170;  1 drivers
v000001de363afba0_0 .net "not_b", 0 0, L_000001de3648c610;  1 drivers
v000001de363aed40_0 .net "or_out", 0 0, L_000001de3648d3a0;  1 drivers
v000001de363aede0_0 .net "pass_a", 0 0, L_000001de3648d020;  1 drivers
v000001de363afd80_0 .net "sub", 0 0, L_000001de363ba400;  1 drivers
v000001de363afc40_0 .net "sub_cout", 0 0, L_000001de3648cae0;  1 drivers
v000001de363af4c0_0 .net "sum", 0 0, L_000001de363ba390;  1 drivers
v000001de363b0320_0 .net "xor_out", 0 0, L_000001de3648bf10;  1 drivers
E_000001de36333b50/0 .event anyedge, v000001de3634d000_0, v000001de362b5d20_0, v000001de362b5be0_0, v000001de363026c0_0;
E_000001de36333b50/1 .event anyedge, v000001de36303ac0_0, v000001de362c9170_0, v000001de362e52b0_0, v000001de363af9c0_0;
E_000001de36333b50/2 .event anyedge, v000001de362c8590_0, v000001de362e5990_0, v000001de362d8b70_0;
E_000001de36333b50 .event/or E_000001de36333b50/0, E_000001de36333b50/1, E_000001de36333b50/2;
S_000001de363acd70 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363b8bf0 .functor XOR 1, L_000001de36410890, L_000001de36411510, C4<0>, C4<0>;
L_000001de363ba390 .functor XOR 1, L_000001de363b8bf0, L_000001de364122d0, C4<0>, C4<0>;
L_000001de363ba2b0 .functor AND 1, L_000001de363b8bf0, L_000001de364122d0, C4<1>, C4<1>;
L_000001de363ba470 .functor AND 1, L_000001de36410890, L_000001de36411510, C4<1>, C4<1>;
L_000001de363ba4e0 .functor OR 1, L_000001de363ba2b0, L_000001de363ba470, C4<0>, C4<0>;
v000001de362c1960_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362b71c0_0 .net "B", 0 0, L_000001de36411510;  alias, 1 drivers
v000001de362b6180_0 .net "Cin", 0 0, L_000001de364122d0;  alias, 1 drivers
v000001de362b5be0_0 .net "Cout", 0 0, L_000001de363ba4e0;  alias, 1 drivers
v000001de362b5d20_0 .net "S", 0 0, L_000001de363ba390;  alias, 1 drivers
v000001de362bd110_0 .net "and1_out", 0 0, L_000001de363ba2b0;  1 drivers
v000001de362bdf70_0 .net "and2_out", 0 0, L_000001de363ba470;  1 drivers
v000001de362be330_0 .net "xor1_out", 0 0, L_000001de363b8bf0;  1 drivers
S_000001de363ac8c0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648c920 .functor AND 1, L_000001de36410890, L_000001de36411510, C4<1>, C4<1>;
v000001de362be470_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362c8e50_0 .net "B", 0 0, L_000001de36411510;  alias, 1 drivers
v000001de362c9170_0 .net "R", 0 0, L_000001de3648c920;  alias, 1 drivers
S_000001de363ae350 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648d170 .functor NOT 1, L_000001de36410890, C4<0>, C4<0>, C4<0>;
v000001de362c9990_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362c8590_0 .net "R", 0 0, L_000001de3648d170;  alias, 1 drivers
S_000001de363adb80 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648c610 .functor NOT 1, L_000001de36411510, C4<0>, C4<0>, C4<0>;
v000001de362d82b0_0 .net "A", 0 0, L_000001de36411510;  alias, 1 drivers
v000001de362d8b70_0 .net "R", 0 0, L_000001de3648c610;  alias, 1 drivers
S_000001de363aca50 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648d3a0 .functor OR 1, L_000001de36410890, L_000001de36411510, C4<0>, C4<0>;
v000001de362d8c10_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362d9070_0 .net "B", 0 0, L_000001de36411510;  alias, 1 drivers
v000001de362e52b0_0 .net "R", 0 0, L_000001de3648d3a0;  alias, 1 drivers
S_000001de363add10 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648d020 .functor BUFZ 1, L_000001de36410890, C4<0>, C4<0>, C4<0>;
v000001de362e6430_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362e5990_0 .net "R", 0 0, L_000001de3648d020;  alias, 1 drivers
S_000001de363ad3b0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648d330 .functor NOT 1, L_000001de36411510, C4<0>, C4<0>, C4<0>;
v000001de36306140_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de362b08a0_0 .net "B", 0 0, L_000001de36411510;  alias, 1 drivers
L_000001de364421c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de362b0b20_0 .net "Cin", 0 0, L_000001de364421c0;  1 drivers
v000001de363af380_0 .net "Cout", 0 0, L_000001de3648cae0;  alias, 1 drivers
v000001de363af6a0_0 .net "S", 0 0, L_000001de363ba400;  alias, 1 drivers
S_000001de363ac5a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ad3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de363ba240 .functor XOR 1, L_000001de36410890, L_000001de3648d330, C4<0>, C4<0>;
L_000001de363ba400 .functor XOR 1, L_000001de363ba240, L_000001de364421c0, C4<0>, C4<0>;
L_000001de363ba1d0 .functor AND 1, L_000001de363ba240, L_000001de364421c0, C4<1>, C4<1>;
L_000001de363ba320 .functor AND 1, L_000001de36410890, L_000001de3648d330, C4<1>, C4<1>;
L_000001de3648cae0 .functor OR 1, L_000001de363ba1d0, L_000001de363ba320, C4<0>, C4<0>;
v000001de362e5df0_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de36303160_0 .net "B", 0 0, L_000001de3648d330;  1 drivers
v000001de36303200_0 .net "Cin", 0 0, L_000001de364421c0;  alias, 1 drivers
v000001de36303ac0_0 .net "Cout", 0 0, L_000001de3648cae0;  alias, 1 drivers
v000001de363026c0_0 .net "S", 0 0, L_000001de363ba400;  alias, 1 drivers
v000001de36305a60_0 .net "and1_out", 0 0, L_000001de363ba1d0;  1 drivers
v000001de36305ba0_0 .net "and2_out", 0 0, L_000001de363ba320;  1 drivers
v000001de36306000_0 .net "xor1_out", 0 0, L_000001de363ba240;  1 drivers
S_000001de363ac730 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363adea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648bf10 .functor XOR 1, L_000001de36410890, L_000001de36411510, C4<0>, C4<0>;
v000001de363b06e0_0 .net "A", 0 0, L_000001de36410890;  alias, 1 drivers
v000001de363af600_0 .net "B", 0 0, L_000001de36411510;  alias, 1 drivers
v000001de363af9c0_0 .net "R", 0 0, L_000001de3648bf10;  alias, 1 drivers
S_000001de363ad6d0 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36333b10 .param/l "i" 0 3 12, +C4<011>;
S_000001de363ae030 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ad6d0;
 .timescale 0 0;
S_000001de363ad220 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ae030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363aec00_0 .net "A", 0 0, L_000001de364118d0;  1 drivers
v000001de363aef20_0 .net "B", 0 0, L_000001de36410390;  1 drivers
v000001de363aeca0_0 .net "Cin", 0 0, L_000001de364120f0;  1 drivers
v000001de363af100_0 .net "Cout", 0 0, v000001de363b2260_0;  1 drivers
v000001de363af1a0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363af240_0 .var "R", 0 0;
v000001de363b29e0_0 .net "add_cout", 0 0, L_000001de3648d720;  1 drivers
v000001de363b2da0_0 .net "and_out", 0 0, L_000001de3648c450;  1 drivers
v000001de363b2260_0 .var "cout_internal", 0 0;
v000001de363b1b80_0 .net "not_a", 0 0, L_000001de3648d090;  1 drivers
v000001de363b2f80_0 .net "not_b", 0 0, L_000001de3648cc30;  1 drivers
v000001de363b0fa0_0 .net "or_out", 0 0, L_000001de3648c220;  1 drivers
v000001de363b1f40_0 .net "pass_a", 0 0, L_000001de3648bdc0;  1 drivers
v000001de363b2ee0_0 .net "sub", 0 0, L_000001de3648cca0;  1 drivers
v000001de363b1900_0 .net "sub_cout", 0 0, L_000001de3648cbc0;  1 drivers
v000001de363b3020_0 .net "sum", 0 0, L_000001de3648c840;  1 drivers
v000001de363b1720_0 .net "xor_out", 0 0, L_000001de3648bff0;  1 drivers
E_000001de36334c50/0 .event anyedge, v000001de3634d000_0, v000001de363af060_0, v000001de363afce0_0, v000001de363af7e0_0;
E_000001de36334c50/1 .event anyedge, v000001de363b0b40_0, v000001de363ae840_0, v000001de363b0500_0, v000001de363aeb60_0;
E_000001de36334c50/2 .event anyedge, v000001de363b0780_0, v000001de363b08c0_0, v000001de363b0280_0;
E_000001de36334c50 .event/or E_000001de36334c50/0, E_000001de36334c50/1, E_000001de36334c50/2;
S_000001de363acbe0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648bf80 .functor XOR 1, L_000001de364118d0, L_000001de36410390, C4<0>, C4<0>;
L_000001de3648c840 .functor XOR 1, L_000001de3648bf80, L_000001de364120f0, C4<0>, C4<0>;
L_000001de3648c990 .functor AND 1, L_000001de3648bf80, L_000001de364120f0, C4<1>, C4<1>;
L_000001de3648bea0 .functor AND 1, L_000001de364118d0, L_000001de36410390, C4<1>, C4<1>;
L_000001de3648d720 .functor OR 1, L_000001de3648c990, L_000001de3648bea0, C4<0>, C4<0>;
v000001de363aff60_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363af560_0 .net "B", 0 0, L_000001de36410390;  alias, 1 drivers
v000001de363b01e0_0 .net "Cin", 0 0, L_000001de364120f0;  alias, 1 drivers
v000001de363afce0_0 .net "Cout", 0 0, L_000001de3648d720;  alias, 1 drivers
v000001de363af060_0 .net "S", 0 0, L_000001de3648c840;  alias, 1 drivers
v000001de363b0460_0 .net "and1_out", 0 0, L_000001de3648c990;  1 drivers
v000001de363af2e0_0 .net "and2_out", 0 0, L_000001de3648bea0;  1 drivers
v000001de363b0640_0 .net "xor1_out", 0 0, L_000001de3648bf80;  1 drivers
S_000001de363acf00 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648c450 .functor AND 1, L_000001de364118d0, L_000001de36410390, C4<1>, C4<1>;
v000001de363b05a0_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363afe20_0 .net "B", 0 0, L_000001de36410390;  alias, 1 drivers
v000001de363ae840_0 .net "R", 0 0, L_000001de3648c450;  alias, 1 drivers
S_000001de363ad090 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648d090 .functor NOT 1, L_000001de364118d0, C4<0>, C4<0>, C4<0>;
v000001de363ae8e0_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363b0780_0 .net "R", 0 0, L_000001de3648d090;  alias, 1 drivers
S_000001de363ad540 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648cc30 .functor NOT 1, L_000001de36410390, C4<0>, C4<0>, C4<0>;
v000001de363b00a0_0 .net "A", 0 0, L_000001de36410390;  alias, 1 drivers
v000001de363b0280_0 .net "R", 0 0, L_000001de3648cc30;  alias, 1 drivers
S_000001de363ad860 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648c220 .functor OR 1, L_000001de364118d0, L_000001de36410390, C4<0>, C4<0>;
v000001de363af740_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363b03c0_0 .net "B", 0 0, L_000001de36410390;  alias, 1 drivers
v000001de363b0500_0 .net "R", 0 0, L_000001de3648c220;  alias, 1 drivers
S_000001de363ad9f0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648bdc0 .functor BUFZ 1, L_000001de364118d0, C4<0>, C4<0>, C4<0>;
v000001de363b0aa0_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363b08c0_0 .net "R", 0 0, L_000001de3648bdc0;  alias, 1 drivers
S_000001de363b68e0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648d790 .functor NOT 1, L_000001de36410390, C4<0>, C4<0>, C4<0>;
v000001de363b0d20_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363ae5c0_0 .net "B", 0 0, L_000001de36410390;  alias, 1 drivers
L_000001de36442208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363ae700_0 .net "Cin", 0 0, L_000001de36442208;  1 drivers
v000001de363af880_0 .net "Cout", 0 0, L_000001de3648cbc0;  alias, 1 drivers
v000001de363ae980_0 .net "S", 0 0, L_000001de3648cca0;  alias, 1 drivers
S_000001de363b7a10 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363b68e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648c060 .functor XOR 1, L_000001de364118d0, L_000001de3648d790, C4<0>, C4<0>;
L_000001de3648cca0 .functor XOR 1, L_000001de3648c060, L_000001de36442208, C4<0>, C4<0>;
L_000001de3648bd50 .functor AND 1, L_000001de3648c060, L_000001de36442208, C4<1>, C4<1>;
L_000001de3648c760 .functor AND 1, L_000001de364118d0, L_000001de3648d790, C4<1>, C4<1>;
L_000001de3648cbc0 .functor OR 1, L_000001de3648bd50, L_000001de3648c760, C4<0>, C4<0>;
v000001de363b0960_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363aee80_0 .net "B", 0 0, L_000001de3648d790;  1 drivers
v000001de363b0a00_0 .net "Cin", 0 0, L_000001de36442208;  alias, 1 drivers
v000001de363b0b40_0 .net "Cout", 0 0, L_000001de3648cbc0;  alias, 1 drivers
v000001de363af7e0_0 .net "S", 0 0, L_000001de3648cca0;  alias, 1 drivers
v000001de363b0be0_0 .net "and1_out", 0 0, L_000001de3648bd50;  1 drivers
v000001de363ae660_0 .net "and2_out", 0 0, L_000001de3648c760;  1 drivers
v000001de363b0c80_0 .net "xor1_out", 0 0, L_000001de3648c060;  1 drivers
S_000001de363b81e0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363ad220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648bff0 .functor XOR 1, L_000001de364118d0, L_000001de36410390, C4<0>, C4<0>;
v000001de363aea20_0 .net "A", 0 0, L_000001de364118d0;  alias, 1 drivers
v000001de363aeac0_0 .net "B", 0 0, L_000001de36410390;  alias, 1 drivers
v000001de363aeb60_0 .net "R", 0 0, L_000001de3648bff0;  alias, 1 drivers
S_000001de363b6c00 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36334c10 .param/l "i" 0 3 12, +C4<0100>;
S_000001de363b6750 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363b6c00;
 .timescale 0 0;
S_000001de363b7ba0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363b6750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363b1360_0 .net "A", 0 0, L_000001de36412550;  1 drivers
v000001de363b1400_0 .net "B", 0 0, L_000001de36411fb0;  1 drivers
v000001de363b17c0_0 .net "Cin", 0 0, L_000001de36410bb0;  1 drivers
v000001de363b23a0_0 .net "Cout", 0 0, v000001de363b24e0_0;  1 drivers
v000001de363b2440_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363b3520_0 .var "R", 0 0;
v000001de363b2a80_0 .net "add_cout", 0 0, L_000001de3648d250;  1 drivers
v000001de363b0dc0_0 .net "and_out", 0 0, L_000001de3648c140;  1 drivers
v000001de363b24e0_0 .var "cout_internal", 0 0;
v000001de363b2b20_0 .net "not_a", 0 0, L_000001de3648c1b0;  1 drivers
v000001de363b2c60_0 .net "not_b", 0 0, L_000001de3648d870;  1 drivers
v000001de363b1680_0 .net "or_out", 0 0, L_000001de3648c7d0;  1 drivers
v000001de363b2d00_0 .net "pass_a", 0 0, L_000001de3648ced0;  1 drivers
v000001de363b0e60_0 .net "sub", 0 0, L_000001de3648cb50;  1 drivers
v000001de363b1040_0 .net "sub_cout", 0 0, L_000001de3648d1e0;  1 drivers
v000001de363b10e0_0 .net "sum", 0 0, L_000001de3648d100;  1 drivers
v000001de363b1860_0 .net "xor_out", 0 0, L_000001de3648d560;  1 drivers
E_000001de363362d0/0 .event anyedge, v000001de3634d000_0, v000001de363b30c0_0, v000001de363b14a0_0, v000001de363b33e0_0;
E_000001de363362d0/1 .event anyedge, v000001de363b1c20_0, v000001de363b0f00_0, v000001de363b32a0_0, v000001de363b2300_0;
E_000001de363362d0/2 .event anyedge, v000001de363b12c0_0, v000001de363b1220_0, v000001de363b1fe0_0;
E_000001de363362d0 .event/or E_000001de363362d0/0, E_000001de363362d0/1, E_000001de363362d0/2;
S_000001de363b7560 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648c6f0 .functor XOR 1, L_000001de36412550, L_000001de36411fb0, C4<0>, C4<0>;
L_000001de3648d100 .functor XOR 1, L_000001de3648c6f0, L_000001de36410bb0, C4<0>, C4<0>;
L_000001de3648c530 .functor AND 1, L_000001de3648c6f0, L_000001de36410bb0, C4<1>, C4<1>;
L_000001de3648cf40 .functor AND 1, L_000001de36412550, L_000001de36411fb0, C4<1>, C4<1>;
L_000001de3648d250 .functor OR 1, L_000001de3648c530, L_000001de3648cf40, C4<0>, C4<0>;
v000001de363b1a40_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b26c0_0 .net "B", 0 0, L_000001de36411fb0;  alias, 1 drivers
v000001de363b1180_0 .net "Cin", 0 0, L_000001de36410bb0;  alias, 1 drivers
v000001de363b14a0_0 .net "Cout", 0 0, L_000001de3648d250;  alias, 1 drivers
v000001de363b30c0_0 .net "S", 0 0, L_000001de3648d100;  alias, 1 drivers
v000001de363b1cc0_0 .net "and1_out", 0 0, L_000001de3648c530;  1 drivers
v000001de363b2580_0 .net "and2_out", 0 0, L_000001de3648cf40;  1 drivers
v000001de363b3160_0 .net "xor1_out", 0 0, L_000001de3648c6f0;  1 drivers
S_000001de363b8050 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648c140 .functor AND 1, L_000001de36412550, L_000001de36411fb0, C4<1>, C4<1>;
v000001de363b2760_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b1ae0_0 .net "B", 0 0, L_000001de36411fb0;  alias, 1 drivers
v000001de363b0f00_0 .net "R", 0 0, L_000001de3648c140;  alias, 1 drivers
S_000001de363b6a70 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648c1b0 .functor NOT 1, L_000001de36412550, C4<0>, C4<0>, C4<0>;
v000001de363b2800_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b12c0_0 .net "R", 0 0, L_000001de3648c1b0;  alias, 1 drivers
S_000001de363b6d90 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648d870 .functor NOT 1, L_000001de36411fb0, C4<0>, C4<0>, C4<0>;
v000001de363b19a0_0 .net "A", 0 0, L_000001de36411fb0;  alias, 1 drivers
v000001de363b1fe0_0 .net "R", 0 0, L_000001de3648d870;  alias, 1 drivers
S_000001de363b70b0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648c7d0 .functor OR 1, L_000001de36412550, L_000001de36411fb0, C4<0>, C4<0>;
v000001de363b3200_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b2620_0 .net "B", 0 0, L_000001de36411fb0;  alias, 1 drivers
v000001de363b32a0_0 .net "R", 0 0, L_000001de3648c7d0;  alias, 1 drivers
S_000001de363b65c0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648ced0 .functor BUFZ 1, L_000001de36412550, C4<0>, C4<0>, C4<0>;
v000001de363b2e40_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b1220_0 .net "R", 0 0, L_000001de3648ced0;  alias, 1 drivers
S_000001de363b8370 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648c4c0 .functor NOT 1, L_000001de36411fb0, C4<0>, C4<0>, C4<0>;
v000001de363b1ea0_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b2940_0 .net "B", 0 0, L_000001de36411fb0;  alias, 1 drivers
L_000001de36442250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363b3480_0 .net "Cin", 0 0, L_000001de36442250;  1 drivers
v000001de363b1540_0 .net "Cout", 0 0, L_000001de3648d1e0;  alias, 1 drivers
v000001de363b2120_0 .net "S", 0 0, L_000001de3648cb50;  alias, 1 drivers
S_000001de363b6f20 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363b8370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648c290 .functor XOR 1, L_000001de36412550, L_000001de3648c4c0, C4<0>, C4<0>;
L_000001de3648cb50 .functor XOR 1, L_000001de3648c290, L_000001de36442250, C4<0>, C4<0>;
L_000001de3648d4f0 .functor AND 1, L_000001de3648c290, L_000001de36442250, C4<1>, C4<1>;
L_000001de3648c0d0 .functor AND 1, L_000001de36412550, L_000001de3648c4c0, C4<1>, C4<1>;
L_000001de3648d1e0 .functor OR 1, L_000001de3648d4f0, L_000001de3648c0d0, C4<0>, C4<0>;
v000001de363b28a0_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b2080_0 .net "B", 0 0, L_000001de3648c4c0;  1 drivers
v000001de363b3340_0 .net "Cin", 0 0, L_000001de36442250;  alias, 1 drivers
v000001de363b1c20_0 .net "Cout", 0 0, L_000001de3648d1e0;  alias, 1 drivers
v000001de363b33e0_0 .net "S", 0 0, L_000001de3648cb50;  alias, 1 drivers
v000001de363b1d60_0 .net "and1_out", 0 0, L_000001de3648d4f0;  1 drivers
v000001de363b2bc0_0 .net "and2_out", 0 0, L_000001de3648c0d0;  1 drivers
v000001de363b1e00_0 .net "xor1_out", 0 0, L_000001de3648c290;  1 drivers
S_000001de363b7d30 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363b7ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648d560 .functor XOR 1, L_000001de36412550, L_000001de36411fb0, C4<0>, C4<0>;
v000001de363b21c0_0 .net "A", 0 0, L_000001de36412550;  alias, 1 drivers
v000001de363b15e0_0 .net "B", 0 0, L_000001de36411fb0;  alias, 1 drivers
v000001de363b2300_0 .net "R", 0 0, L_000001de3648d560;  alias, 1 drivers
S_000001de363b76f0 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36335810 .param/l "i" 0 3 12, +C4<0101>;
S_000001de363b7240 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363b76f0;
 .timescale 0 0;
S_000001de363b7ec0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363b7240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363b5640_0 .net "A", 0 0, L_000001de364111f0;  1 drivers
v000001de363b50a0_0 .net "B", 0 0, L_000001de36412730;  1 drivers
v000001de363b44c0_0 .net "Cin", 0 0, L_000001de36411010;  1 drivers
v000001de363b4560_0 .net "Cout", 0 0, v000001de363b38e0_0;  1 drivers
v000001de363b3ac0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363b3c00_0 .var "R", 0 0;
v000001de363b3b60_0 .net "add_cout", 0 0, L_000001de3648c370;  1 drivers
v000001de363b3ca0_0 .net "and_out", 0 0, L_000001de3648ca70;  1 drivers
v000001de363b38e0_0 .var "cout_internal", 0 0;
v000001de363b3e80_0 .net "not_a", 0 0, L_000001de3648cd80;  1 drivers
v000001de363b53c0_0 .net "not_b", 0 0, L_000001de3648d6b0;  1 drivers
v000001de363b41a0_0 .net "or_out", 0 0, L_000001de3648d5d0;  1 drivers
v000001de363b42e0_0 .net "pass_a", 0 0, L_000001de3648cdf0;  1 drivers
v000001de363b5460_0 .net "sub", 0 0, L_000001de3648c5a0;  1 drivers
v000001de363b4600_0 .net "sub_cout", 0 0, L_000001de3648cd10;  1 drivers
v000001de363b4ba0_0 .net "sum", 0 0, L_000001de3648be30;  1 drivers
v000001de363b47e0_0 .net "xor_out", 0 0, L_000001de3648d640;  1 drivers
E_000001de36336550/0 .event anyedge, v000001de3634d000_0, v000001de363b51e0_0, v000001de363b5b40_0, v000001de363b35c0_0;
E_000001de36336550/1 .event anyedge, v000001de363b5c80_0, v000001de363b3a20_0, v000001de363b3980_0, v000001de363b3840_0;
E_000001de36336550/2 .event anyedge, v000001de363b5140_0, v000001de363b5be0_0, v000001de363b4240_0;
E_000001de36336550 .event/or E_000001de36336550/0, E_000001de36336550/1, E_000001de36336550/2;
S_000001de363b73d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648d2c0 .functor XOR 1, L_000001de364111f0, L_000001de36412730, C4<0>, C4<0>;
L_000001de3648be30 .functor XOR 1, L_000001de3648d2c0, L_000001de36411010, C4<0>, C4<0>;
L_000001de3648d8e0 .functor AND 1, L_000001de3648d2c0, L_000001de36411010, C4<1>, C4<1>;
L_000001de3648c300 .functor AND 1, L_000001de364111f0, L_000001de36412730, C4<1>, C4<1>;
L_000001de3648c370 .functor OR 1, L_000001de3648d8e0, L_000001de3648c300, C4<0>, C4<0>;
v000001de363b46a0_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b4740_0 .net "B", 0 0, L_000001de36412730;  alias, 1 drivers
v000001de363b5a00_0 .net "Cin", 0 0, L_000001de36411010;  alias, 1 drivers
v000001de363b5b40_0 .net "Cout", 0 0, L_000001de3648c370;  alias, 1 drivers
v000001de363b51e0_0 .net "S", 0 0, L_000001de3648be30;  alias, 1 drivers
v000001de363b3700_0 .net "and1_out", 0 0, L_000001de3648d8e0;  1 drivers
v000001de363b4d80_0 .net "and2_out", 0 0, L_000001de3648c300;  1 drivers
v000001de363b4380_0 .net "xor1_out", 0 0, L_000001de3648d2c0;  1 drivers
S_000001de363b7880 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648ca70 .functor AND 1, L_000001de364111f0, L_000001de36412730, C4<1>, C4<1>;
v000001de363b3fc0_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b4060_0 .net "B", 0 0, L_000001de36412730;  alias, 1 drivers
v000001de363b3a20_0 .net "R", 0 0, L_000001de3648ca70;  alias, 1 drivers
S_000001de363bcc30 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648cd80 .functor NOT 1, L_000001de364111f0, C4<0>, C4<0>, C4<0>;
v000001de363b5aa0_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b5140_0 .net "R", 0 0, L_000001de3648cd80;  alias, 1 drivers
S_000001de363bcf50 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648d6b0 .functor NOT 1, L_000001de36412730, C4<0>, C4<0>, C4<0>;
v000001de363b4420_0 .net "A", 0 0, L_000001de36412730;  alias, 1 drivers
v000001de363b4240_0 .net "R", 0 0, L_000001de3648d6b0;  alias, 1 drivers
S_000001de363bc910 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648d5d0 .functor OR 1, L_000001de364111f0, L_000001de36412730, C4<0>, C4<0>;
v000001de363b58c0_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b5280_0 .net "B", 0 0, L_000001de36412730;  alias, 1 drivers
v000001de363b3980_0 .net "R", 0 0, L_000001de3648d5d0;  alias, 1 drivers
S_000001de363bd0e0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648cdf0 .functor BUFZ 1, L_000001de364111f0, C4<0>, C4<0>, C4<0>;
v000001de363b5d20_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b5be0_0 .net "R", 0 0, L_000001de3648cdf0;  alias, 1 drivers
S_000001de363bd400 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648d480 .functor NOT 1, L_000001de36412730, C4<0>, C4<0>, C4<0>;
v000001de363b3de0_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b37a0_0 .net "B", 0 0, L_000001de36412730;  alias, 1 drivers
L_000001de36442298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363b56e0_0 .net "Cin", 0 0, L_000001de36442298;  1 drivers
v000001de363b5960_0 .net "Cout", 0 0, L_000001de3648cd10;  alias, 1 drivers
v000001de363b4100_0 .net "S", 0 0, L_000001de3648c5a0;  alias, 1 drivers
S_000001de363bdef0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363bd400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648d410 .functor XOR 1, L_000001de364111f0, L_000001de3648d480, C4<0>, C4<0>;
L_000001de3648c5a0 .functor XOR 1, L_000001de3648d410, L_000001de36442298, C4<0>, C4<0>;
L_000001de3648c8b0 .functor AND 1, L_000001de3648d410, L_000001de36442298, C4<1>, C4<1>;
L_000001de3648ca00 .functor AND 1, L_000001de364111f0, L_000001de3648d480, C4<1>, C4<1>;
L_000001de3648cd10 .functor OR 1, L_000001de3648c8b0, L_000001de3648ca00, C4<0>, C4<0>;
v000001de363b5500_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b49c0_0 .net "B", 0 0, L_000001de3648d480;  1 drivers
v000001de363b3d40_0 .net "Cin", 0 0, L_000001de36442298;  alias, 1 drivers
v000001de363b5c80_0 .net "Cout", 0 0, L_000001de3648cd10;  alias, 1 drivers
v000001de363b35c0_0 .net "S", 0 0, L_000001de3648c5a0;  alias, 1 drivers
v000001de363b3660_0 .net "and1_out", 0 0, L_000001de3648c8b0;  1 drivers
v000001de363b5320_0 .net "and2_out", 0 0, L_000001de3648ca00;  1 drivers
v000001de363b55a0_0 .net "xor1_out", 0 0, L_000001de3648d410;  1 drivers
S_000001de363bd590 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363b7ec0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648d640 .functor XOR 1, L_000001de364111f0, L_000001de36412730, C4<0>, C4<0>;
v000001de363b3f20_0 .net "A", 0 0, L_000001de364111f0;  alias, 1 drivers
v000001de363b4e20_0 .net "B", 0 0, L_000001de36412730;  alias, 1 drivers
v000001de363b3840_0 .net "R", 0 0, L_000001de3648d640;  alias, 1 drivers
S_000001de363bcdc0 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336510 .param/l "i" 0 3 12, +C4<0110>;
S_000001de363bcaa0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363bcdc0;
 .timescale 0 0;
S_000001de363bd270 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363bcaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363c19f0_0 .net "A", 0 0, L_000001de36411970;  1 drivers
v000001de363c2030_0 .net "B", 0 0, L_000001de364110b0;  1 drivers
v000001de363c1a90_0 .net "Cin", 0 0, L_000001de36411150;  1 drivers
v000001de363c2f30_0 .net "Cout", 0 0, v000001de363c18b0_0;  1 drivers
v000001de363c1b30_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363c2530_0 .var "R", 0 0;
v000001de363c2850_0 .net "add_cout", 0 0, L_000001de3648de20;  1 drivers
v000001de363c27b0_0 .net "and_out", 0 0, L_000001de3648de90;  1 drivers
v000001de363c18b0_0 .var "cout_internal", 0 0;
v000001de363c1c70_0 .net "not_a", 0 0, L_000001de3648dfe0;  1 drivers
v000001de363c2990_0 .net "not_b", 0 0, L_000001de3648df00;  1 drivers
v000001de363c1590_0 .net "or_out", 0 0, L_000001de3648df70;  1 drivers
v000001de363c1db0_0 .net "pass_a", 0 0, L_000001de3648daa0;  1 drivers
v000001de363c1630_0 .net "sub", 0 0, L_000001de3648dcd0;  1 drivers
v000001de363c1bd0_0 .net "sub_cout", 0 0, L_000001de3648e050;  1 drivers
v000001de363c0eb0_0 .net "sum", 0 0, L_000001de3648db80;  1 drivers
v000001de363c1ef0_0 .net "xor_out", 0 0, L_000001de3648db10;  1 drivers
E_000001de36336290/0 .event anyedge, v000001de3634d000_0, v000001de363b5820_0, v000001de363b4a60_0, v000001de363c0f50_0;
E_000001de36336290/1 .event anyedge, v000001de363c14f0_0, v000001de363b5000_0, v000001de363b6220_0, v000001de363c1d10_0;
E_000001de36336290/2 .event anyedge, v000001de363b5fa0_0, v000001de363b64a0_0, v000001de363b60e0_0;
E_000001de36336290 .event/or E_000001de36336290/0, E_000001de36336290/1, E_000001de36336290/2;
S_000001de363bd720 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648cfb0 .functor XOR 1, L_000001de36411970, L_000001de364110b0, C4<0>, C4<0>;
L_000001de3648db80 .functor XOR 1, L_000001de3648cfb0, L_000001de36411150, C4<0>, C4<0>;
L_000001de3648d9c0 .functor AND 1, L_000001de3648cfb0, L_000001de36411150, C4<1>, C4<1>;
L_000001de3648dbf0 .functor AND 1, L_000001de36411970, L_000001de364110b0, C4<1>, C4<1>;
L_000001de3648de20 .functor OR 1, L_000001de3648d9c0, L_000001de3648dbf0, C4<0>, C4<0>;
v000001de363b4880_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b4920_0 .net "B", 0 0, L_000001de364110b0;  alias, 1 drivers
v000001de363b5780_0 .net "Cin", 0 0, L_000001de36411150;  alias, 1 drivers
v000001de363b4a60_0 .net "Cout", 0 0, L_000001de3648de20;  alias, 1 drivers
v000001de363b5820_0 .net "S", 0 0, L_000001de3648db80;  alias, 1 drivers
v000001de363b4b00_0 .net "and1_out", 0 0, L_000001de3648d9c0;  1 drivers
v000001de363b4c40_0 .net "and2_out", 0 0, L_000001de3648dbf0;  1 drivers
v000001de363b4ce0_0 .net "xor1_out", 0 0, L_000001de3648cfb0;  1 drivers
S_000001de363bd8b0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648de90 .functor AND 1, L_000001de36411970, L_000001de364110b0, C4<1>, C4<1>;
v000001de363b4ec0_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b4f60_0 .net "B", 0 0, L_000001de364110b0;  alias, 1 drivers
v000001de363b5000_0 .net "R", 0 0, L_000001de3648de90;  alias, 1 drivers
S_000001de363bc5f0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648dfe0 .functor NOT 1, L_000001de36411970, C4<0>, C4<0>, C4<0>;
v000001de363b6040_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b5fa0_0 .net "R", 0 0, L_000001de3648dfe0;  alias, 1 drivers
S_000001de363bda40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648df00 .functor NOT 1, L_000001de364110b0, C4<0>, C4<0>, C4<0>;
v000001de363b6180_0 .net "A", 0 0, L_000001de364110b0;  alias, 1 drivers
v000001de363b60e0_0 .net "R", 0 0, L_000001de3648df00;  alias, 1 drivers
S_000001de363bdbd0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648df70 .functor OR 1, L_000001de36411970, L_000001de364110b0, C4<0>, C4<0>;
v000001de363b62c0_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b6360_0 .net "B", 0 0, L_000001de364110b0;  alias, 1 drivers
v000001de363b6220_0 .net "R", 0 0, L_000001de3648df70;  alias, 1 drivers
S_000001de363bdd60 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648daa0 .functor BUFZ 1, L_000001de36411970, C4<0>, C4<0>, C4<0>;
v000001de363b6400_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b64a0_0 .net "R", 0 0, L_000001de3648daa0;  alias, 1 drivers
S_000001de363be080 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648ddb0 .functor NOT 1, L_000001de364110b0, C4<0>, C4<0>, C4<0>;
v000001de363c2670_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363c3070_0 .net "B", 0 0, L_000001de364110b0;  alias, 1 drivers
L_000001de364422e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363c2170_0 .net "Cin", 0 0, L_000001de364422e0;  1 drivers
v000001de363c22b0_0 .net "Cout", 0 0, L_000001de3648e050;  alias, 1 drivers
v000001de363c2e90_0 .net "S", 0 0, L_000001de3648dcd0;  alias, 1 drivers
S_000001de363be210 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363be080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648dc60 .functor XOR 1, L_000001de36411970, L_000001de3648ddb0, C4<0>, C4<0>;
L_000001de3648dcd0 .functor XOR 1, L_000001de3648dc60, L_000001de364422e0, C4<0>, C4<0>;
L_000001de3648da30 .functor AND 1, L_000001de3648dc60, L_000001de364422e0, C4<1>, C4<1>;
L_000001de3648dd40 .functor AND 1, L_000001de36411970, L_000001de3648ddb0, C4<1>, C4<1>;
L_000001de3648e050 .functor OR 1, L_000001de3648da30, L_000001de3648dd40, C4<0>, C4<0>;
v000001de363b5e60_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363b5f00_0 .net "B", 0 0, L_000001de3648ddb0;  1 drivers
v000001de363b5dc0_0 .net "Cin", 0 0, L_000001de364422e0;  alias, 1 drivers
v000001de363c14f0_0 .net "Cout", 0 0, L_000001de3648e050;  alias, 1 drivers
v000001de363c0f50_0 .net "S", 0 0, L_000001de3648dcd0;  alias, 1 drivers
v000001de363c25d0_0 .net "and1_out", 0 0, L_000001de3648da30;  1 drivers
v000001de363c2fd0_0 .net "and2_out", 0 0, L_000001de3648dd40;  1 drivers
v000001de363c2ad0_0 .net "xor1_out", 0 0, L_000001de3648dc60;  1 drivers
S_000001de363be3a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363bd270;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648db10 .functor XOR 1, L_000001de36411970, L_000001de364110b0, C4<0>, C4<0>;
v000001de363c2710_0 .net "A", 0 0, L_000001de36411970;  alias, 1 drivers
v000001de363c2490_0 .net "B", 0 0, L_000001de364110b0;  alias, 1 drivers
v000001de363c1d10_0 .net "R", 0 0, L_000001de3648db10;  alias, 1 drivers
S_000001de363bc780 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de363360d0 .param/l "i" 0 3 12, +C4<0111>;
S_000001de363ca240 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363bc780;
 .timescale 0 0;
S_000001de363c9a70 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ca240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363c57d0_0 .net "A", 0 0, L_000001de36411a10;  1 drivers
v000001de363c5a50_0 .net "B", 0 0, L_000001de36411290;  1 drivers
v000001de363c39d0_0 .net "Cin", 0 0, L_000001de36410930;  1 drivers
v000001de363c4150_0 .net "Cout", 0 0, v000001de363c4290_0;  1 drivers
v000001de363c5730_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363c3d90_0 .var "R", 0 0;
v000001de363c3e30_0 .net "add_cout", 0 0, L_000001de3648a850;  1 drivers
v000001de363c3a70_0 .net "and_out", 0 0, L_000001de3648b5e0;  1 drivers
v000001de363c4290_0 .var "cout_internal", 0 0;
v000001de363c3ed0_0 .net "not_a", 0 0, L_000001de3648a150;  1 drivers
v000001de363c3f70_0 .net "not_b", 0 0, L_000001de3648ad20;  1 drivers
v000001de363c4e70_0 .net "or_out", 0 0, L_000001de3648aaf0;  1 drivers
v000001de363c5af0_0 .net "pass_a", 0 0, L_000001de3648bab0;  1 drivers
v000001de363c5b90_0 .net "sub", 0 0, L_000001de3648b570;  1 drivers
v000001de363c5370_0 .net "sub_cout", 0 0, L_000001de3648b8f0;  1 drivers
v000001de363c40b0_0 .net "sum", 0 0, L_000001de3648a230;  1 drivers
v000001de363c4f10_0 .net "xor_out", 0 0, L_000001de3648a5b0;  1 drivers
E_000001de36336210/0 .event anyedge, v000001de3634d000_0, v000001de363c2a30_0, v000001de363c0ff0_0, v000001de363c32f0_0;
E_000001de36336210/1 .event anyedge, v000001de363c1810_0, v000001de363c20d0_0, v000001de363c3250_0, v000001de363c55f0_0;
E_000001de36336210/2 .event anyedge, v000001de363c2350_0, v000001de363c1270_0, v000001de363c1090_0;
E_000001de36336210 .event/or E_000001de36336210/0, E_000001de36336210/1, E_000001de36336210/2;
S_000001de363c9430 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648a930 .functor XOR 1, L_000001de36411a10, L_000001de36411290, C4<0>, C4<0>;
L_000001de3648a230 .functor XOR 1, L_000001de3648a930, L_000001de36410930, C4<0>, C4<0>;
L_000001de3648aa80 .functor AND 1, L_000001de3648a930, L_000001de36410930, C4<1>, C4<1>;
L_000001de3648b420 .functor AND 1, L_000001de36411a10, L_000001de36411290, C4<1>, C4<1>;
L_000001de3648a850 .functor OR 1, L_000001de3648aa80, L_000001de3648b420, C4<0>, C4<0>;
v000001de363c28f0_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c3110_0 .net "B", 0 0, L_000001de36411290;  alias, 1 drivers
v000001de363c2b70_0 .net "Cin", 0 0, L_000001de36410930;  alias, 1 drivers
v000001de363c0ff0_0 .net "Cout", 0 0, L_000001de3648a850;  alias, 1 drivers
v000001de363c2a30_0 .net "S", 0 0, L_000001de3648a230;  alias, 1 drivers
v000001de363c1950_0 .net "and1_out", 0 0, L_000001de3648aa80;  1 drivers
v000001de363c1e50_0 .net "and2_out", 0 0, L_000001de3648b420;  1 drivers
v000001de363c31b0_0 .net "xor1_out", 0 0, L_000001de3648a930;  1 drivers
S_000001de363c8c60 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648b5e0 .functor AND 1, L_000001de36411a10, L_000001de36411290, C4<1>, C4<1>;
v000001de363c1f90_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c23f0_0 .net "B", 0 0, L_000001de36411290;  alias, 1 drivers
v000001de363c20d0_0 .net "R", 0 0, L_000001de3648b5e0;  alias, 1 drivers
S_000001de363c95c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648a150 .functor NOT 1, L_000001de36411a10, C4<0>, C4<0>, C4<0>;
v000001de363c16d0_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c2350_0 .net "R", 0 0, L_000001de3648a150;  alias, 1 drivers
S_000001de363c8ad0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648ad20 .functor NOT 1, L_000001de36411290, C4<0>, C4<0>, C4<0>;
v000001de363c2df0_0 .net "A", 0 0, L_000001de36411290;  alias, 1 drivers
v000001de363c1090_0 .net "R", 0 0, L_000001de3648ad20;  alias, 1 drivers
S_000001de363c8620 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648aaf0 .functor OR 1, L_000001de36411a10, L_000001de36411290, C4<0>, C4<0>;
v000001de363c1130_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c1770_0 .net "B", 0 0, L_000001de36411290;  alias, 1 drivers
v000001de363c3250_0 .net "R", 0 0, L_000001de3648aaf0;  alias, 1 drivers
S_000001de363ca0b0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648bab0 .functor BUFZ 1, L_000001de36411a10, C4<0>, C4<0>, C4<0>;
v000001de363c2210_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c1270_0 .net "R", 0 0, L_000001de3648bab0;  alias, 1 drivers
S_000001de363c8df0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648a460 .functor NOT 1, L_000001de36411290, C4<0>, C4<0>, C4<0>;
v000001de363c34d0_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c0e10_0 .net "B", 0 0, L_000001de36411290;  alias, 1 drivers
L_000001de36442328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363c11d0_0 .net "Cin", 0 0, L_000001de36442328;  1 drivers
v000001de363c1310_0 .net "Cout", 0 0, L_000001de3648b8f0;  alias, 1 drivers
v000001de363c13b0_0 .net "S", 0 0, L_000001de3648b570;  alias, 1 drivers
S_000001de363c9d90 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363c8df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648a2a0 .functor XOR 1, L_000001de36411a10, L_000001de3648a460, C4<0>, C4<0>;
L_000001de3648b570 .functor XOR 1, L_000001de3648a2a0, L_000001de36442328, C4<0>, C4<0>;
L_000001de3648a620 .functor AND 1, L_000001de3648a2a0, L_000001de36442328, C4<1>, C4<1>;
L_000001de3648a9a0 .functor AND 1, L_000001de36411a10, L_000001de3648a460, C4<1>, C4<1>;
L_000001de3648b8f0 .functor OR 1, L_000001de3648a620, L_000001de3648a9a0, C4<0>, C4<0>;
v000001de363c2c10_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c2cb0_0 .net "B", 0 0, L_000001de3648a460;  1 drivers
v000001de363c2d50_0 .net "Cin", 0 0, L_000001de36442328;  alias, 1 drivers
v000001de363c1810_0 .net "Cout", 0 0, L_000001de3648b8f0;  alias, 1 drivers
v000001de363c32f0_0 .net "S", 0 0, L_000001de3648b570;  alias, 1 drivers
v000001de363c3390_0 .net "and1_out", 0 0, L_000001de3648a620;  1 drivers
v000001de363c3430_0 .net "and2_out", 0 0, L_000001de3648a9a0;  1 drivers
v000001de363c3570_0 .net "xor1_out", 0 0, L_000001de3648a2a0;  1 drivers
S_000001de363c9f20 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363c9a70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648a5b0 .functor XOR 1, L_000001de36411a10, L_000001de36411290, C4<0>, C4<0>;
v000001de363c1450_0 .net "A", 0 0, L_000001de36411a10;  alias, 1 drivers
v000001de363c5230_0 .net "B", 0 0, L_000001de36411290;  alias, 1 drivers
v000001de363c55f0_0 .net "R", 0 0, L_000001de3648a5b0;  alias, 1 drivers
S_000001de363c9110 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36335a50 .param/l "i" 0 3 12, +C4<01000>;
S_000001de363ca3d0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363c9110;
 .timescale 0 0;
S_000001de363c8f80 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ca3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363c4dd0_0 .net "A", 0 0, L_000001de364115b0;  1 drivers
v000001de363c4830_0 .net "B", 0 0, L_000001de36410cf0;  1 drivers
v000001de363c4ab0_0 .net "Cin", 0 0, L_000001de36411d30;  1 drivers
v000001de363c4b50_0 .net "Cout", 0 0, v000001de363c5550_0;  1 drivers
v000001de363c4bf0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363c4c90_0 .var "R", 0 0;
v000001de363c50f0_0 .net "add_cout", 0 0, L_000001de3648b260;  1 drivers
v000001de363c54b0_0 .net "and_out", 0 0, L_000001de3648ae00;  1 drivers
v000001de363c5550_0 .var "cout_internal", 0 0;
v000001de363c61d0_0 .net "not_a", 0 0, L_000001de3648ac40;  1 drivers
v000001de363c6090_0 .net "not_b", 0 0, L_000001de3648bc00;  1 drivers
v000001de363c6310_0 .net "or_out", 0 0, L_000001de3648bb20;  1 drivers
v000001de363c5f50_0 .net "pass_a", 0 0, L_000001de3648a1c0;  1 drivers
v000001de363c6130_0 .net "sub", 0 0, L_000001de3648aee0;  1 drivers
v000001de363c5ff0_0 .net "sub_cout", 0 0, L_000001de3648b650;  1 drivers
v000001de363c6270_0 .net "sum", 0 0, L_000001de3648b490;  1 drivers
v000001de363c5e10_0 .net "xor_out", 0 0, L_000001de3648a770;  1 drivers
E_000001de36336250/0 .event anyedge, v000001de3634d000_0, v000001de363c4330_0, v000001de363c4970_0, v000001de363c4fb0_0;
E_000001de36336250/1 .event anyedge, v000001de363c37f0_0, v000001de363c48d0_0, v000001de363c4d30_0, v000001de363c46f0_0;
E_000001de36336250/2 .event anyedge, v000001de363c43d0_0, v000001de363c3750_0, v000001de363c59b0_0;
E_000001de36336250 .event/or E_000001de36336250/0, E_000001de36336250/1, E_000001de36336250/2;
S_000001de363c87b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648a7e0 .functor XOR 1, L_000001de364115b0, L_000001de36410cf0, C4<0>, C4<0>;
L_000001de3648b490 .functor XOR 1, L_000001de3648a7e0, L_000001de36411d30, C4<0>, C4<0>;
L_000001de3648b810 .functor AND 1, L_000001de3648a7e0, L_000001de36411d30, C4<1>, C4<1>;
L_000001de3648aa10 .functor AND 1, L_000001de364115b0, L_000001de36410cf0, C4<1>, C4<1>;
L_000001de3648b260 .functor OR 1, L_000001de3648b810, L_000001de3648aa10, C4<0>, C4<0>;
v000001de363c41f0_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c5910_0 .net "B", 0 0, L_000001de36410cf0;  alias, 1 drivers
v000001de363c5870_0 .net "Cin", 0 0, L_000001de36411d30;  alias, 1 drivers
v000001de363c4970_0 .net "Cout", 0 0, L_000001de3648b260;  alias, 1 drivers
v000001de363c4330_0 .net "S", 0 0, L_000001de3648b490;  alias, 1 drivers
v000001de363c5690_0 .net "and1_out", 0 0, L_000001de3648b810;  1 drivers
v000001de363c3cf0_0 .net "and2_out", 0 0, L_000001de3648aa10;  1 drivers
v000001de363c3c50_0 .net "xor1_out", 0 0, L_000001de3648a7e0;  1 drivers
S_000001de363c8940 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648ae00 .functor AND 1, L_000001de364115b0, L_000001de36410cf0, C4<1>, C4<1>;
v000001de363c4510_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c4010_0 .net "B", 0 0, L_000001de36410cf0;  alias, 1 drivers
v000001de363c48d0_0 .net "R", 0 0, L_000001de3648ae00;  alias, 1 drivers
S_000001de363c92a0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648ac40 .functor NOT 1, L_000001de364115b0, C4<0>, C4<0>, C4<0>;
v000001de363c5c30_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c43d0_0 .net "R", 0 0, L_000001de3648ac40;  alias, 1 drivers
S_000001de363c9750 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648bc00 .functor NOT 1, L_000001de36410cf0, C4<0>, C4<0>, C4<0>;
v000001de363c5190_0 .net "A", 0 0, L_000001de36410cf0;  alias, 1 drivers
v000001de363c59b0_0 .net "R", 0 0, L_000001de3648bc00;  alias, 1 drivers
S_000001de363c98e0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648bb20 .functor OR 1, L_000001de364115b0, L_000001de36410cf0, C4<0>, C4<0>;
v000001de363c5d70_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c3610_0 .net "B", 0 0, L_000001de36410cf0;  alias, 1 drivers
v000001de363c4d30_0 .net "R", 0 0, L_000001de3648bb20;  alias, 1 drivers
S_000001de363c9c00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648a1c0 .functor BUFZ 1, L_000001de364115b0, C4<0>, C4<0>, C4<0>;
v000001de363c5cd0_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c3750_0 .net "R", 0 0, L_000001de3648a1c0;  alias, 1 drivers
S_000001de363cbf30 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648b2d0 .functor NOT 1, L_000001de36410cf0, C4<0>, C4<0>, C4<0>;
v000001de363c3930_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c3b10_0 .net "B", 0 0, L_000001de36410cf0;  alias, 1 drivers
L_000001de36442370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363c3bb0_0 .net "Cin", 0 0, L_000001de36442370;  1 drivers
v000001de363c4a10_0 .net "Cout", 0 0, L_000001de3648b650;  alias, 1 drivers
v000001de363c4650_0 .net "S", 0 0, L_000001de3648aee0;  alias, 1 drivers
S_000001de363caae0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363cbf30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648ab60 .functor XOR 1, L_000001de364115b0, L_000001de3648b2d0, C4<0>, C4<0>;
L_000001de3648aee0 .functor XOR 1, L_000001de3648ab60, L_000001de36442370, C4<0>, C4<0>;
L_000001de3648abd0 .functor AND 1, L_000001de3648ab60, L_000001de36442370, C4<1>, C4<1>;
L_000001de3648a540 .functor AND 1, L_000001de364115b0, L_000001de3648b2d0, C4<1>, C4<1>;
L_000001de3648b650 .functor OR 1, L_000001de3648abd0, L_000001de3648a540, C4<0>, C4<0>;
v000001de363c52d0_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c36b0_0 .net "B", 0 0, L_000001de3648b2d0;  1 drivers
v000001de363c5410_0 .net "Cin", 0 0, L_000001de36442370;  alias, 1 drivers
v000001de363c37f0_0 .net "Cout", 0 0, L_000001de3648b650;  alias, 1 drivers
v000001de363c4fb0_0 .net "S", 0 0, L_000001de3648aee0;  alias, 1 drivers
v000001de363c4470_0 .net "and1_out", 0 0, L_000001de3648abd0;  1 drivers
v000001de363c45b0_0 .net "and2_out", 0 0, L_000001de3648a540;  1 drivers
v000001de363c3890_0 .net "xor1_out", 0 0, L_000001de3648ab60;  1 drivers
S_000001de363ca950 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363c8f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648a770 .functor XOR 1, L_000001de364115b0, L_000001de36410cf0, C4<0>, C4<0>;
v000001de363c4790_0 .net "A", 0 0, L_000001de364115b0;  alias, 1 drivers
v000001de363c5050_0 .net "B", 0 0, L_000001de36410cf0;  alias, 1 drivers
v000001de363c46f0_0 .net "R", 0 0, L_000001de3648a770;  alias, 1 drivers
S_000001de363cb5d0 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36335bd0 .param/l "i" 0 3 12, +C4<01001>;
S_000001de363cae00 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363cb5d0;
 .timescale 0 0;
S_000001de363cc250 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363cae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363bf290_0 .net "A", 0 0, L_000001de364124b0;  1 drivers
v000001de363c0690_0 .net "B", 0 0, L_000001de364125f0;  1 drivers
v000001de363bf470_0 .net "Cin", 0 0, L_000001de36411dd0;  1 drivers
v000001de363bfd30_0 .net "Cout", 0 0, v000001de363c02d0_0;  1 drivers
v000001de363c0050_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363bfdd0_0 .var "R", 0 0;
v000001de363bff10_0 .net "add_cout", 0 0, L_000001de3648b880;  1 drivers
v000001de363bf5b0_0 .net "and_out", 0 0, L_000001de3648a3f0;  1 drivers
v000001de363c02d0_0 .var "cout_internal", 0 0;
v000001de363c09b0_0 .net "not_a", 0 0, L_000001de3648b030;  1 drivers
v000001de363c0cd0_0 .net "not_b", 0 0, L_000001de3648b0a0;  1 drivers
v000001de363bf650_0 .net "or_out", 0 0, L_000001de3648ae70;  1 drivers
v000001de363bffb0_0 .net "pass_a", 0 0, L_000001de3648b110;  1 drivers
v000001de363bf790_0 .net "sub", 0 0, L_000001de3648bce0;  1 drivers
v000001de363c0d70_0 .net "sub_cout", 0 0, L_000001de3648b500;  1 drivers
v000001de363be610_0 .net "sum", 0 0, L_000001de3648bc70;  1 drivers
v000001de363be6b0_0 .net "xor_out", 0 0, L_000001de3648a690;  1 drivers
E_000001de363366d0/0 .event anyedge, v000001de3634d000_0, v000001de363bfbf0_0, v000001de363c5eb0_0, v000001de363c00f0_0;
E_000001de363366d0/1 .event anyedge, v000001de363bfe70_0, v000001de363bfab0_0, v000001de363be7f0_0, v000001de363bfc90_0;
E_000001de363366d0/2 .event anyedge, v000001de363c0730_0, v000001de363bee30_0, v000001de363c0af0_0;
E_000001de363366d0 .event/or E_000001de363366d0/0, E_000001de363366d0/1, E_000001de363366d0/2;
S_000001de363cb2b0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648bb90 .functor XOR 1, L_000001de364124b0, L_000001de364125f0, C4<0>, C4<0>;
L_000001de3648bc70 .functor XOR 1, L_000001de3648bb90, L_000001de36411dd0, C4<0>, C4<0>;
L_000001de3648af50 .functor AND 1, L_000001de3648bb90, L_000001de36411dd0, C4<1>, C4<1>;
L_000001de3648a700 .functor AND 1, L_000001de364124b0, L_000001de364125f0, C4<1>, C4<1>;
L_000001de3648b880 .functor OR 1, L_000001de3648af50, L_000001de3648a700, C4<0>, C4<0>;
v000001de363c63b0_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363c6450_0 .net "B", 0 0, L_000001de364125f0;  alias, 1 drivers
v000001de363c64f0_0 .net "Cin", 0 0, L_000001de36411dd0;  alias, 1 drivers
v000001de363c5eb0_0 .net "Cout", 0 0, L_000001de3648b880;  alias, 1 drivers
v000001de363bfbf0_0 .net "S", 0 0, L_000001de3648bc70;  alias, 1 drivers
v000001de363bf330_0 .net "and1_out", 0 0, L_000001de3648af50;  1 drivers
v000001de363bea70_0 .net "and2_out", 0 0, L_000001de3648a700;  1 drivers
v000001de363bf150_0 .net "xor1_out", 0 0, L_000001de3648bb90;  1 drivers
S_000001de363cc0c0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648a3f0 .functor AND 1, L_000001de364124b0, L_000001de364125f0, C4<1>, C4<1>;
v000001de363bf6f0_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363c0a50_0 .net "B", 0 0, L_000001de364125f0;  alias, 1 drivers
v000001de363bfab0_0 .net "R", 0 0, L_000001de3648a3f0;  alias, 1 drivers
S_000001de363ca7c0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648b030 .functor NOT 1, L_000001de364124b0, C4<0>, C4<0>, C4<0>;
v000001de363c0910_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363c0730_0 .net "R", 0 0, L_000001de3648b030;  alias, 1 drivers
S_000001de363caf90 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648b0a0 .functor NOT 1, L_000001de364125f0, C4<0>, C4<0>, C4<0>;
v000001de363bed90_0 .net "A", 0 0, L_000001de364125f0;  alias, 1 drivers
v000001de363c0af0_0 .net "R", 0 0, L_000001de3648b0a0;  alias, 1 drivers
S_000001de363cbc10 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648ae70 .functor OR 1, L_000001de364124b0, L_000001de364125f0, C4<0>, C4<0>;
v000001de363bfb50_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363be930_0 .net "B", 0 0, L_000001de364125f0;  alias, 1 drivers
v000001de363be7f0_0 .net "R", 0 0, L_000001de3648ae70;  alias, 1 drivers
S_000001de363cc3e0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3648b110 .functor BUFZ 1, L_000001de364124b0, C4<0>, C4<0>, C4<0>;
v000001de363c07d0_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363bee30_0 .net "R", 0 0, L_000001de3648b110;  alias, 1 drivers
S_000001de363cb120 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648ad90 .functor NOT 1, L_000001de364125f0, C4<0>, C4<0>, C4<0>;
v000001de363bf510_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363bf970_0 .net "B", 0 0, L_000001de364125f0;  alias, 1 drivers
L_000001de364423b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363bf1f0_0 .net "Cin", 0 0, L_000001de364423b8;  1 drivers
v000001de363c0230_0 .net "Cout", 0 0, L_000001de3648b500;  alias, 1 drivers
v000001de363beed0_0 .net "S", 0 0, L_000001de3648bce0;  alias, 1 drivers
S_000001de363cac70 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363cb120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648a310 .functor XOR 1, L_000001de364124b0, L_000001de3648ad90, C4<0>, C4<0>;
L_000001de3648bce0 .functor XOR 1, L_000001de3648a310, L_000001de364423b8, C4<0>, C4<0>;
L_000001de3648a380 .functor AND 1, L_000001de3648a310, L_000001de364423b8, C4<1>, C4<1>;
L_000001de3648afc0 .functor AND 1, L_000001de364124b0, L_000001de3648ad90, C4<1>, C4<1>;
L_000001de3648b500 .functor OR 1, L_000001de3648a380, L_000001de3648afc0, C4<0>, C4<0>;
v000001de363c0b90_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363c0c30_0 .net "B", 0 0, L_000001de3648ad90;  1 drivers
v000001de363c0190_0 .net "Cin", 0 0, L_000001de364423b8;  alias, 1 drivers
v000001de363bfe70_0 .net "Cout", 0 0, L_000001de3648b500;  alias, 1 drivers
v000001de363c00f0_0 .net "S", 0 0, L_000001de3648bce0;  alias, 1 drivers
v000001de363bfa10_0 .net "and1_out", 0 0, L_000001de3648a380;  1 drivers
v000001de363bf3d0_0 .net "and2_out", 0 0, L_000001de3648afc0;  1 drivers
v000001de363beb10_0 .net "xor1_out", 0 0, L_000001de3648a310;  1 drivers
S_000001de363cb440 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363cc250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3648a690 .functor XOR 1, L_000001de364124b0, L_000001de364125f0, C4<0>, C4<0>;
v000001de363c0870_0 .net "A", 0 0, L_000001de364124b0;  alias, 1 drivers
v000001de363becf0_0 .net "B", 0 0, L_000001de364125f0;  alias, 1 drivers
v000001de363bfc90_0 .net "R", 0 0, L_000001de3648a690;  alias, 1 drivers
S_000001de363cb760 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336710 .param/l "i" 0 3 12, +C4<01010>;
S_000001de363cba80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363cb760;
 .timescale 0 0;
S_000001de363ca630 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363cba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363d2260_0 .net "A", 0 0, L_000001de36412870;  1 drivers
v000001de363d15e0_0 .net "B", 0 0, L_000001de36411330;  1 drivers
v000001de363d1fe0_0 .net "Cin", 0 0, L_000001de36411650;  1 drivers
v000001de363d32a0_0 .net "Cout", 0 0, v000001de363d1180_0;  1 drivers
v000001de363d0f00_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363d2a80_0 .var "R", 0 0;
v000001de363d2e40_0 .net "add_cout", 0 0, L_000001de3648b6c0;  1 drivers
v000001de363d2300_0 .net "and_out", 0 0, L_000001de364a0250;  1 drivers
v000001de363d1180_0 .var "cout_internal", 0 0;
v000001de363d1c20_0 .net "not_a", 0 0, L_000001de3649f220;  1 drivers
v000001de363d3340_0 .net "not_b", 0 0, L_000001de3649eb90;  1 drivers
v000001de363d2580_0 .net "or_out", 0 0, L_000001de3649e960;  1 drivers
v000001de363d17c0_0 .net "pass_a", 0 0, L_000001de364a02c0;  1 drivers
v000001de363d1cc0_0 .net "sub", 0 0, L_000001de3648b730;  1 drivers
v000001de363d2f80_0 .net "sub_cout", 0 0, L_000001de3648ba40;  1 drivers
v000001de363d1860_0 .net "sum", 0 0, L_000001de3648b340;  1 drivers
v000001de363d1900_0 .net "xor_out", 0 0, L_000001de3649ff40;  1 drivers
E_000001de363363d0/0 .event anyedge, v000001de3634d000_0, v000001de363bf830_0, v000001de363bebb0_0, v000001de363d35c0_0;
E_000001de363363d0/1 .event anyedge, v000001de363d1360_0, v000001de363bec50_0, v000001de363d19a0_0, v000001de363d1e00_0;
E_000001de363363d0/2 .event anyedge, v000001de363bef70_0, v000001de363d1720_0, v000001de363bf0b0_0;
E_000001de363363d0 .event/or E_000001de363363d0/0, E_000001de363363d0/1, E_000001de363363d0/2;
S_000001de363cb8f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648b1f0 .functor XOR 1, L_000001de36412870, L_000001de36411330, C4<0>, C4<0>;
L_000001de3648b340 .functor XOR 1, L_000001de3648b1f0, L_000001de36411650, C4<0>, C4<0>;
L_000001de3648a4d0 .functor AND 1, L_000001de3648b1f0, L_000001de36411650, C4<1>, C4<1>;
L_000001de3648b3b0 .functor AND 1, L_000001de36412870, L_000001de36411330, C4<1>, C4<1>;
L_000001de3648b6c0 .functor OR 1, L_000001de3648a4d0, L_000001de3648b3b0, C4<0>, C4<0>;
v000001de363be750_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363c0370_0 .net "B", 0 0, L_000001de36411330;  alias, 1 drivers
v000001de363be890_0 .net "Cin", 0 0, L_000001de36411650;  alias, 1 drivers
v000001de363bebb0_0 .net "Cout", 0 0, L_000001de3648b6c0;  alias, 1 drivers
v000001de363bf830_0 .net "S", 0 0, L_000001de3648b340;  alias, 1 drivers
v000001de363be9d0_0 .net "and1_out", 0 0, L_000001de3648a4d0;  1 drivers
v000001de363c0410_0 .net "and2_out", 0 0, L_000001de3648b3b0;  1 drivers
v000001de363c04b0_0 .net "xor1_out", 0 0, L_000001de3648b1f0;  1 drivers
S_000001de363cbda0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0250 .functor AND 1, L_000001de36412870, L_000001de36411330, C4<1>, C4<1>;
v000001de363c0550_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363bf8d0_0 .net "B", 0 0, L_000001de36411330;  alias, 1 drivers
v000001de363bec50_0 .net "R", 0 0, L_000001de364a0250;  alias, 1 drivers
S_000001de363ccc80 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649f220 .functor NOT 1, L_000001de36412870, C4<0>, C4<0>, C4<0>;
v000001de363c05f0_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363bef70_0 .net "R", 0 0, L_000001de3649f220;  alias, 1 drivers
S_000001de363cddb0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649eb90 .functor NOT 1, L_000001de36411330, C4<0>, C4<0>, C4<0>;
v000001de363bf010_0 .net "A", 0 0, L_000001de36411330;  alias, 1 drivers
v000001de363bf0b0_0 .net "R", 0 0, L_000001de3649eb90;  alias, 1 drivers
S_000001de363ccfa0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649e960 .functor OR 1, L_000001de36412870, L_000001de36411330, C4<0>, C4<0>;
v000001de363d24e0_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363d1680_0 .net "B", 0 0, L_000001de36411330;  alias, 1 drivers
v000001de363d19a0_0 .net "R", 0 0, L_000001de3649e960;  alias, 1 drivers
S_000001de363cce10 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a02c0 .functor BUFZ 1, L_000001de36412870, C4<0>, C4<0>, C4<0>;
v000001de363d1ae0_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363d1720_0 .net "R", 0 0, L_000001de364a02c0;  alias, 1 drivers
S_000001de363ce260 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649fb50 .functor NOT 1, L_000001de36411330, C4<0>, C4<0>, C4<0>;
v000001de363d2620_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363d3020_0 .net "B", 0 0, L_000001de36411330;  alias, 1 drivers
L_000001de36442400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363d1d60_0 .net "Cin", 0 0, L_000001de36442400;  1 drivers
v000001de363d1a40_0 .net "Cout", 0 0, L_000001de3648ba40;  alias, 1 drivers
v000001de363d30c0_0 .net "S", 0 0, L_000001de3648b730;  alias, 1 drivers
S_000001de363cdc20 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ce260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3648b9d0 .functor XOR 1, L_000001de36412870, L_000001de3649fb50, C4<0>, C4<0>;
L_000001de3648b730 .functor XOR 1, L_000001de3648b9d0, L_000001de36442400, C4<0>, C4<0>;
L_000001de3648b7a0 .functor AND 1, L_000001de3648b9d0, L_000001de36442400, C4<1>, C4<1>;
L_000001de3648b960 .functor AND 1, L_000001de36412870, L_000001de3649fb50, C4<1>, C4<1>;
L_000001de3648ba40 .functor OR 1, L_000001de3648b7a0, L_000001de3648b960, C4<0>, C4<0>;
v000001de363d2bc0_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363d1b80_0 .net "B", 0 0, L_000001de3649fb50;  1 drivers
v000001de363d0fa0_0 .net "Cin", 0 0, L_000001de36442400;  alias, 1 drivers
v000001de363d1360_0 .net "Cout", 0 0, L_000001de3648ba40;  alias, 1 drivers
v000001de363d35c0_0 .net "S", 0 0, L_000001de3648b730;  alias, 1 drivers
v000001de363d1400_0 .net "and1_out", 0 0, L_000001de3648b7a0;  1 drivers
v000001de363d1220_0 .net "and2_out", 0 0, L_000001de3648b960;  1 drivers
v000001de363d3160_0 .net "xor1_out", 0 0, L_000001de3648b9d0;  1 drivers
S_000001de363cd130 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363ca630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649ff40 .functor XOR 1, L_000001de36412870, L_000001de36411330, C4<0>, C4<0>;
v000001de363d2440_0 .net "A", 0 0, L_000001de36412870;  alias, 1 drivers
v000001de363d2ee0_0 .net "B", 0 0, L_000001de36411330;  alias, 1 drivers
v000001de363d1e00_0 .net "R", 0 0, L_000001de3649ff40;  alias, 1 drivers
S_000001de363cd2c0 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336390 .param/l "i" 0 3 12, +C4<01011>;
S_000001de363cd450 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363cd2c0;
 .timescale 0 0;
S_000001de363cd5e0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363cd450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363d4240_0 .net "A", 0 0, L_000001de36411ab0;  1 drivers
v000001de363d3840_0 .net "B", 0 0, L_000001de36411bf0;  1 drivers
v000001de363d44c0_0 .net "Cin", 0 0, L_000001de36412050;  1 drivers
v000001de363d5b40_0 .net "Cout", 0 0, v000001de363d5820_0;  1 drivers
v000001de363d5dc0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363d41a0_0 .var "R", 0 0;
v000001de363d4ba0_0 .net "add_cout", 0 0, L_000001de364a0330;  1 drivers
v000001de363d42e0_0 .net "and_out", 0 0, L_000001de3649eff0;  1 drivers
v000001de363d5820_0 .var "cout_internal", 0 0;
v000001de363d58c0_0 .net "not_a", 0 0, L_000001de3649f0d0;  1 drivers
v000001de363d38e0_0 .net "not_b", 0 0, L_000001de3649fbc0;  1 drivers
v000001de363d5640_0 .net "or_out", 0 0, L_000001de3649fa00;  1 drivers
v000001de363d49c0_0 .net "pass_a", 0 0, L_000001de3649f760;  1 drivers
v000001de363d4060_0 .net "sub", 0 0, L_000001de3649e9d0;  1 drivers
v000001de363d5140_0 .net "sub_cout", 0 0, L_000001de3649f140;  1 drivers
v000001de363d5be0_0 .net "sum", 0 0, L_000001de3649f6f0;  1 drivers
v000001de363d3ca0_0 .net "xor_out", 0 0, L_000001de3649fc30;  1 drivers
E_000001de36335dd0/0 .event anyedge, v000001de3634d000_0, v000001de363d1f40_0, v000001de363d3200_0, v000001de363d12c0_0;
E_000001de36335dd0/1 .event anyedge, v000001de363d3520_0, v000001de363d33e0_0, v000001de363d2940_0, v000001de363d5aa0_0;
E_000001de36335dd0/2 .event anyedge, v000001de363d26c0_0, v000001de363d10e0_0, v000001de363d1040_0;
E_000001de36335dd0 .event/or E_000001de36335dd0/0, E_000001de36335dd0/1, E_000001de36335dd0/2;
S_000001de363cc640 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649ef80 .functor XOR 1, L_000001de36411ab0, L_000001de36411bf0, C4<0>, C4<0>;
L_000001de3649f6f0 .functor XOR 1, L_000001de3649ef80, L_000001de36412050, C4<0>, C4<0>;
L_000001de3649f060 .functor AND 1, L_000001de3649ef80, L_000001de36412050, C4<1>, C4<1>;
L_000001de3649fa70 .functor AND 1, L_000001de36411ab0, L_000001de36411bf0, C4<1>, C4<1>;
L_000001de364a0330 .functor OR 1, L_000001de3649f060, L_000001de3649fa70, C4<0>, C4<0>;
v000001de363d0e60_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d14a0_0 .net "B", 0 0, L_000001de36411bf0;  alias, 1 drivers
v000001de363d1ea0_0 .net "Cin", 0 0, L_000001de36412050;  alias, 1 drivers
v000001de363d3200_0 .net "Cout", 0 0, L_000001de364a0330;  alias, 1 drivers
v000001de363d1f40_0 .net "S", 0 0, L_000001de3649f6f0;  alias, 1 drivers
v000001de363d2b20_0 .net "and1_out", 0 0, L_000001de3649f060;  1 drivers
v000001de363d2080_0 .net "and2_out", 0 0, L_000001de3649fa70;  1 drivers
v000001de363d2c60_0 .net "xor1_out", 0 0, L_000001de3649ef80;  1 drivers
S_000001de363ce3f0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649eff0 .functor AND 1, L_000001de36411ab0, L_000001de36411bf0, C4<1>, C4<1>;
v000001de363d2120_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d21c0_0 .net "B", 0 0, L_000001de36411bf0;  alias, 1 drivers
v000001de363d33e0_0 .net "R", 0 0, L_000001de3649eff0;  alias, 1 drivers
S_000001de363cd770 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649f0d0 .functor NOT 1, L_000001de36411ab0, C4<0>, C4<0>, C4<0>;
v000001de363d28a0_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d26c0_0 .net "R", 0 0, L_000001de3649f0d0;  alias, 1 drivers
S_000001de363cd900 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649fbc0 .functor NOT 1, L_000001de36411bf0, C4<0>, C4<0>, C4<0>;
v000001de363d2760_0 .net "A", 0 0, L_000001de36411bf0;  alias, 1 drivers
v000001de363d1040_0 .net "R", 0 0, L_000001de3649fbc0;  alias, 1 drivers
S_000001de363cc7d0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649fa00 .functor OR 1, L_000001de36411ab0, L_000001de36411bf0, C4<0>, C4<0>;
v000001de363d23a0_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d2800_0 .net "B", 0 0, L_000001de36411bf0;  alias, 1 drivers
v000001de363d2940_0 .net "R", 0 0, L_000001de3649fa00;  alias, 1 drivers
S_000001de363cc960 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649f760 .functor BUFZ 1, L_000001de36411ab0, C4<0>, C4<0>, C4<0>;
v000001de363d29e0_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d10e0_0 .net "R", 0 0, L_000001de3649f760;  alias, 1 drivers
S_000001de363ccaf0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649e810 .functor NOT 1, L_000001de36411bf0, C4<0>, C4<0>, C4<0>;
v000001de363d5780_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d4b00_0 .net "B", 0 0, L_000001de36411bf0;  alias, 1 drivers
L_000001de36442448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363d4ec0_0 .net "Cin", 0 0, L_000001de36442448;  1 drivers
v000001de363d5000_0 .net "Cout", 0 0, L_000001de3649f140;  alias, 1 drivers
v000001de363d5280_0 .net "S", 0 0, L_000001de3649e9d0;  alias, 1 drivers
S_000001de363cda90 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ccaf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649f610 .functor XOR 1, L_000001de36411ab0, L_000001de3649e810, C4<0>, C4<0>;
L_000001de3649e9d0 .functor XOR 1, L_000001de3649f610, L_000001de36442448, C4<0>, C4<0>;
L_000001de3649fae0 .functor AND 1, L_000001de3649f610, L_000001de36442448, C4<1>, C4<1>;
L_000001de3649fed0 .functor AND 1, L_000001de36411ab0, L_000001de3649e810, C4<1>, C4<1>;
L_000001de3649f140 .functor OR 1, L_000001de3649fae0, L_000001de3649fed0, C4<0>, C4<0>;
v000001de363d2d00_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d2da0_0 .net "B", 0 0, L_000001de3649e810;  1 drivers
v000001de363d3480_0 .net "Cin", 0 0, L_000001de36442448;  alias, 1 drivers
v000001de363d3520_0 .net "Cout", 0 0, L_000001de3649f140;  alias, 1 drivers
v000001de363d12c0_0 .net "S", 0 0, L_000001de3649e9d0;  alias, 1 drivers
v000001de363d1540_0 .net "and1_out", 0 0, L_000001de3649fae0;  1 drivers
v000001de363d3d40_0 .net "and2_out", 0 0, L_000001de3649fed0;  1 drivers
v000001de363d53c0_0 .net "xor1_out", 0 0, L_000001de3649f610;  1 drivers
S_000001de363cdf40 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363cd5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649fc30 .functor XOR 1, L_000001de36411ab0, L_000001de36411bf0, C4<0>, C4<0>;
v000001de363d3fc0_0 .net "A", 0 0, L_000001de36411ab0;  alias, 1 drivers
v000001de363d50a0_0 .net "B", 0 0, L_000001de36411bf0;  alias, 1 drivers
v000001de363d5aa0_0 .net "R", 0 0, L_000001de3649fc30;  alias, 1 drivers
S_000001de363ce0d0 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36335a90 .param/l "i" 0 3 12, +C4<01100>;
S_000001de363e0420 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ce0d0;
 .timescale 0 0;
S_000001de363dfde0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363e0420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363d4100_0 .net "A", 0 0, L_000001de36410c50;  1 drivers
v000001de363d6360_0 .net "B", 0 0, L_000001de36410430;  1 drivers
v000001de363d64a0_0 .net "Cin", 0 0, L_000001de36412230;  1 drivers
v000001de363d6040_0 .net "Cout", 0 0, v000001de363d5f00_0;  1 drivers
v000001de363d6540_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363d60e0_0 .var "R", 0 0;
v000001de363d5fa0_0 .net "add_cout", 0 0, L_000001de3649ea40;  1 drivers
v000001de363d6400_0 .net "and_out", 0 0, L_000001de3649f300;  1 drivers
v000001de363d5f00_0 .var "cout_internal", 0 0;
v000001de363d62c0_0 .net "not_a", 0 0, L_000001de3649ef10;  1 drivers
v000001de363d6180_0 .net "not_b", 0 0, L_000001de3649fca0;  1 drivers
v000001de363d6220_0 .net "or_out", 0 0, L_000001de3649f8b0;  1 drivers
v000001de363d5e60_0 .net "pass_a", 0 0, L_000001de3649ece0;  1 drivers
v000001de363cfec0_0 .net "sub", 0 0, L_000001de3649f290;  1 drivers
v000001de363cf380_0 .net "sub_cout", 0 0, L_000001de3649eab0;  1 drivers
v000001de363ceac0_0 .net "sum", 0 0, L_000001de3649ec70;  1 drivers
v000001de363ce840_0 .net "xor_out", 0 0, L_000001de364a0100;  1 drivers
E_000001de36335c50/0 .event anyedge, v000001de3634d000_0, v000001de363d4380_0, v000001de363d4420_0, v000001de363d4740_0;
E_000001de36335c50/1 .event anyedge, v000001de363d4e20_0, v000001de363d4f60_0, v000001de363d4d80_0, v000001de363d3f20_0;
E_000001de36335c50/2 .event anyedge, v000001de363d4ce0_0, v000001de363d37a0_0, v000001de363d5a00_0;
E_000001de36335c50 .event/or E_000001de36335c50/0, E_000001de36335c50/1, E_000001de36335c50/2;
S_000001de363e0290 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649ec00 .functor XOR 1, L_000001de36410c50, L_000001de36410430, C4<0>, C4<0>;
L_000001de3649ec70 .functor XOR 1, L_000001de3649ec00, L_000001de36412230, C4<0>, C4<0>;
L_000001de3649fd80 .functor AND 1, L_000001de3649ec00, L_000001de36412230, C4<1>, C4<1>;
L_000001de3649ffb0 .functor AND 1, L_000001de36410c50, L_000001de36410430, C4<1>, C4<1>;
L_000001de3649ea40 .functor OR 1, L_000001de3649fd80, L_000001de3649ffb0, C4<0>, C4<0>;
v000001de363d5c80_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d3660_0 .net "B", 0 0, L_000001de36410430;  alias, 1 drivers
v000001de363d4c40_0 .net "Cin", 0 0, L_000001de36412230;  alias, 1 drivers
v000001de363d4420_0 .net "Cout", 0 0, L_000001de3649ea40;  alias, 1 drivers
v000001de363d4380_0 .net "S", 0 0, L_000001de3649ec70;  alias, 1 drivers
v000001de363d55a0_0 .net "and1_out", 0 0, L_000001de3649fd80;  1 drivers
v000001de363d4920_0 .net "and2_out", 0 0, L_000001de3649ffb0;  1 drivers
v000001de363d4600_0 .net "xor1_out", 0 0, L_000001de3649ec00;  1 drivers
S_000001de363decb0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649f300 .functor AND 1, L_000001de36410c50, L_000001de36410430, C4<1>, C4<1>;
v000001de363d4a60_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d3de0_0 .net "B", 0 0, L_000001de36410430;  alias, 1 drivers
v000001de363d4f60_0 .net "R", 0 0, L_000001de3649f300;  alias, 1 drivers
S_000001de363dfac0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649ef10 .functor NOT 1, L_000001de36410c50, C4<0>, C4<0>, C4<0>;
v000001de363d51e0_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d4ce0_0 .net "R", 0 0, L_000001de3649ef10;  alias, 1 drivers
S_000001de363de670 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649fca0 .functor NOT 1, L_000001de36410430, C4<0>, C4<0>, C4<0>;
v000001de363d5960_0 .net "A", 0 0, L_000001de36410430;  alias, 1 drivers
v000001de363d5a00_0 .net "R", 0 0, L_000001de3649fca0;  alias, 1 drivers
S_000001de363df2f0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649f8b0 .functor OR 1, L_000001de36410c50, L_000001de36410430, C4<0>, C4<0>;
v000001de363d5460_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d4560_0 .net "B", 0 0, L_000001de36410430;  alias, 1 drivers
v000001de363d4d80_0 .net "R", 0 0, L_000001de3649f8b0;  alias, 1 drivers
S_000001de363de800 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649ece0 .functor BUFZ 1, L_000001de36410c50, C4<0>, C4<0>, C4<0>;
v000001de363d46a0_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d37a0_0 .net "R", 0 0, L_000001de3649ece0;  alias, 1 drivers
S_000001de363df480 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649f680 .functor NOT 1, L_000001de36410430, C4<0>, C4<0>, C4<0>;
v000001de363d5500_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d56e0_0 .net "B", 0 0, L_000001de36410430;  alias, 1 drivers
L_000001de36442490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363d3700_0 .net "Cin", 0 0, L_000001de36442490;  1 drivers
v000001de363d3a20_0 .net "Cout", 0 0, L_000001de3649eab0;  alias, 1 drivers
v000001de363d3ac0_0 .net "S", 0 0, L_000001de3649f290;  alias, 1 drivers
S_000001de363dee40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363df480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649f7d0 .functor XOR 1, L_000001de36410c50, L_000001de3649f680, C4<0>, C4<0>;
L_000001de3649f290 .functor XOR 1, L_000001de3649f7d0, L_000001de36442490, C4<0>, C4<0>;
L_000001de3649e7a0 .functor AND 1, L_000001de3649f7d0, L_000001de36442490, C4<1>, C4<1>;
L_000001de3649f370 .functor AND 1, L_000001de36410c50, L_000001de3649f680, C4<1>, C4<1>;
L_000001de3649eab0 .functor OR 1, L_000001de3649e7a0, L_000001de3649f370, C4<0>, C4<0>;
v000001de363d3b60_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d5d20_0 .net "B", 0 0, L_000001de3649f680;  1 drivers
v000001de363d47e0_0 .net "Cin", 0 0, L_000001de36442490;  alias, 1 drivers
v000001de363d4e20_0 .net "Cout", 0 0, L_000001de3649eab0;  alias, 1 drivers
v000001de363d4740_0 .net "S", 0 0, L_000001de3649f290;  alias, 1 drivers
v000001de363d3980_0 .net "and1_out", 0 0, L_000001de3649e7a0;  1 drivers
v000001de363d4880_0 .net "and2_out", 0 0, L_000001de3649f370;  1 drivers
v000001de363d5320_0 .net "xor1_out", 0 0, L_000001de3649f7d0;  1 drivers
S_000001de363de990 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363dfde0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0100 .functor XOR 1, L_000001de36410c50, L_000001de36410430, C4<0>, C4<0>;
v000001de363d3c00_0 .net "A", 0 0, L_000001de36410c50;  alias, 1 drivers
v000001de363d3e80_0 .net "B", 0 0, L_000001de36410430;  alias, 1 drivers
v000001de363d3f20_0 .net "R", 0 0, L_000001de364a0100;  alias, 1 drivers
S_000001de363deb20 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336490 .param/l "i" 0 3 12, +C4<01101>;
S_000001de363dfc50 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363deb20;
 .timescale 0 0;
S_000001de363dff70 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363dfc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363cf2e0_0 .net "A", 0 0, L_000001de364109d0;  1 drivers
v000001de363cf4c0_0 .net "B", 0 0, L_000001de36412370;  1 drivers
v000001de363cf740_0 .net "Cin", 0 0, L_000001de36410570;  1 drivers
v000001de363cf9c0_0 .net "Cout", 0 0, v000001de363cfc40_0;  1 drivers
v000001de363cede0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363d0960_0 .var "R", 0 0;
v000001de363d0460_0 .net "add_cout", 0 0, L_000001de3649f920;  1 drivers
v000001de363d0a00_0 .net "and_out", 0 0, L_000001de3649f5a0;  1 drivers
v000001de363cfc40_0 .var "cout_internal", 0 0;
v000001de363d0000_0 .net "not_a", 0 0, L_000001de364a0090;  1 drivers
v000001de363cf7e0_0 .net "not_b", 0 0, L_000001de364a0170;  1 drivers
v000001de363ced40_0 .net "or_out", 0 0, L_000001de3649fd10;  1 drivers
v000001de363cf880_0 .net "pass_a", 0 0, L_000001de3649edc0;  1 drivers
v000001de363cfce0_0 .net "sub", 0 0, L_000001de3649f990;  1 drivers
v000001de363d0d20_0 .net "sub_cout", 0 0, L_000001de3649e8f0;  1 drivers
v000001de363cea20_0 .net "sum", 0 0, L_000001de3649e880;  1 drivers
v000001de363d0640_0 .net "xor_out", 0 0, L_000001de3649fdf0;  1 drivers
E_000001de36335f10/0 .event anyedge, v000001de3634d000_0, v000001de363cf600_0, v000001de363cf920_0, v000001de363d0140_0;
E_000001de36335f10/1 .event anyedge, v000001de363ce8e0_0, v000001de363d01e0_0, v000001de363d08c0_0, v000001de363cfba0_0;
E_000001de36335f10/2 .event anyedge, v000001de363ceca0_0, v000001de363cec00_0, v000001de363d0280_0;
E_000001de36335f10 .event/or E_000001de36335f10/0, E_000001de36335f10/1, E_000001de36335f10/2;
S_000001de363defd0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649f530 .functor XOR 1, L_000001de364109d0, L_000001de36412370, C4<0>, C4<0>;
L_000001de3649e880 .functor XOR 1, L_000001de3649f530, L_000001de36410570, C4<0>, C4<0>;
L_000001de3649f840 .functor AND 1, L_000001de3649f530, L_000001de36410570, C4<1>, C4<1>;
L_000001de3649f3e0 .functor AND 1, L_000001de364109d0, L_000001de36412370, C4<1>, C4<1>;
L_000001de3649f920 .functor OR 1, L_000001de3649f840, L_000001de3649f3e0, C4<0>, C4<0>;
v000001de363cfe20_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363cf420_0 .net "B", 0 0, L_000001de36412370;  alias, 1 drivers
v000001de363d0b40_0 .net "Cin", 0 0, L_000001de36410570;  alias, 1 drivers
v000001de363cf920_0 .net "Cout", 0 0, L_000001de3649f920;  alias, 1 drivers
v000001de363cf600_0 .net "S", 0 0, L_000001de3649e880;  alias, 1 drivers
v000001de363d0780_0 .net "and1_out", 0 0, L_000001de3649f840;  1 drivers
v000001de363cefc0_0 .net "and2_out", 0 0, L_000001de3649f3e0;  1 drivers
v000001de363cf100_0 .net "xor1_out", 0 0, L_000001de3649f530;  1 drivers
S_000001de363df7a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649f5a0 .functor AND 1, L_000001de364109d0, L_000001de36412370, C4<1>, C4<1>;
v000001de363d0320_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363d0aa0_0 .net "B", 0 0, L_000001de36412370;  alias, 1 drivers
v000001de363d01e0_0 .net "R", 0 0, L_000001de3649f5a0;  alias, 1 drivers
S_000001de363e0100 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0090 .functor NOT 1, L_000001de364109d0, C4<0>, C4<0>, C4<0>;
v000001de363ceb60_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363ceca0_0 .net "R", 0 0, L_000001de364a0090;  alias, 1 drivers
S_000001de363df160 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0170 .functor NOT 1, L_000001de36412370, C4<0>, C4<0>, C4<0>;
v000001de363cf1a0_0 .net "A", 0 0, L_000001de36412370;  alias, 1 drivers
v000001de363d0280_0 .net "R", 0 0, L_000001de364a0170;  alias, 1 drivers
S_000001de363df610 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649fd10 .functor OR 1, L_000001de364109d0, L_000001de36412370, C4<0>, C4<0>;
v000001de363d0820_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363cff60_0 .net "B", 0 0, L_000001de36412370;  alias, 1 drivers
v000001de363d08c0_0 .net "R", 0 0, L_000001de3649fd10;  alias, 1 drivers
S_000001de363df930 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de3649edc0 .functor BUFZ 1, L_000001de364109d0, C4<0>, C4<0>, C4<0>;
v000001de363d06e0_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363cec00_0 .net "R", 0 0, L_000001de3649edc0;  alias, 1 drivers
S_000001de363e0680 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649ed50 .functor NOT 1, L_000001de36412370, C4<0>, C4<0>, C4<0>;
v000001de363d03c0_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363d0dc0_0 .net "B", 0 0, L_000001de36412370;  alias, 1 drivers
L_000001de364424d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363cf560_0 .net "Cin", 0 0, L_000001de364424d8;  1 drivers
v000001de363cf6a0_0 .net "Cout", 0 0, L_000001de3649e8f0;  alias, 1 drivers
v000001de363cfa60_0 .net "S", 0 0, L_000001de3649f990;  alias, 1 drivers
S_000001de363e1170 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363e0680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649f450 .functor XOR 1, L_000001de364109d0, L_000001de3649ed50, C4<0>, C4<0>;
L_000001de3649f990 .functor XOR 1, L_000001de3649f450, L_000001de364424d8, C4<0>, C4<0>;
L_000001de3649eb20 .functor AND 1, L_000001de3649f450, L_000001de364424d8, C4<1>, C4<1>;
L_000001de3649f4c0 .functor AND 1, L_000001de364109d0, L_000001de3649ed50, C4<1>, C4<1>;
L_000001de3649e8f0 .functor OR 1, L_000001de3649eb20, L_000001de3649f4c0, C4<0>, C4<0>;
v000001de363cfb00_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363cf240_0 .net "B", 0 0, L_000001de3649ed50;  1 drivers
v000001de363ce980_0 .net "Cin", 0 0, L_000001de364424d8;  alias, 1 drivers
v000001de363ce8e0_0 .net "Cout", 0 0, L_000001de3649e8f0;  alias, 1 drivers
v000001de363d0140_0 .net "S", 0 0, L_000001de3649f990;  alias, 1 drivers
v000001de363d0c80_0 .net "and1_out", 0 0, L_000001de3649eb20;  1 drivers
v000001de363cfd80_0 .net "and2_out", 0 0, L_000001de3649f4c0;  1 drivers
v000001de363d00a0_0 .net "xor1_out", 0 0, L_000001de3649f450;  1 drivers
S_000001de363e1940 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363dff70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de3649fdf0 .functor XOR 1, L_000001de364109d0, L_000001de36412370, C4<0>, C4<0>;
v000001de363d0be0_0 .net "A", 0 0, L_000001de364109d0;  alias, 1 drivers
v000001de363cf060_0 .net "B", 0 0, L_000001de36412370;  alias, 1 drivers
v000001de363cfba0_0 .net "R", 0 0, L_000001de3649fdf0;  alias, 1 drivers
S_000001de363e0cc0 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36335ed0 .param/l "i" 0 3 12, +C4<01110>;
S_000001de363e1ad0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363e0cc0;
 .timescale 0 0;
S_000001de363e2110 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363e1ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363e44a0_0 .net "A", 0 0, L_000001de36410110;  1 drivers
v000001de363e4680_0 .net "B", 0 0, L_000001de36411c90;  1 drivers
v000001de363e3c80_0 .net "Cin", 0 0, L_000001de36412410;  1 drivers
v000001de363e3780_0 .net "Cout", 0 0, v000001de363e4a40_0;  1 drivers
v000001de363e3960_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363e4720_0 .var "R", 0 0;
v000001de363e3a00_0 .net "add_cout", 0 0, L_000001de364a1750;  1 drivers
v000001de363e3d20_0 .net "and_out", 0 0, L_000001de364a0560;  1 drivers
v000001de363e4a40_0 .var "cout_internal", 0 0;
v000001de363e3000_0 .net "not_a", 0 0, L_000001de364a0800;  1 drivers
v000001de363e31e0_0 .net "not_b", 0 0, L_000001de364a03a0;  1 drivers
v000001de363e3280_0 .net "or_out", 0 0, L_000001de364a17c0;  1 drivers
v000001de363e49a0_0 .net "pass_a", 0 0, L_000001de364a0f70;  1 drivers
v000001de363e3fa0_0 .net "sub", 0 0, L_000001de364a1ad0;  1 drivers
v000001de363e2f60_0 .net "sub_cout", 0 0, L_000001de364a1980;  1 drivers
v000001de363e4040_0 .net "sum", 0 0, L_000001de3649eea0;  1 drivers
v000001de363e40e0_0 .net "xor_out", 0 0, L_000001de364a0cd0;  1 drivers
E_000001de363370d0/0 .event anyedge, v000001de3634d000_0, v000001de363cef20_0, v000001de363cee80_0, v000001de363e4900_0;
E_000001de363370d0/1 .event anyedge, v000001de363e3640_0, v000001de363e3500_0, v000001de363e3b40_0, v000001de363e38c0_0;
E_000001de363370d0/2 .event anyedge, v000001de363e35a0_0, v000001de363e2d80_0, v000001de363e3820_0;
E_000001de363370d0 .event/or E_000001de363370d0/0, E_000001de363370d0/1, E_000001de363370d0/2;
S_000001de363e22a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de3649ee30 .functor XOR 1, L_000001de36410110, L_000001de36411c90, C4<0>, C4<0>;
L_000001de3649eea0 .functor XOR 1, L_000001de3649ee30, L_000001de36412410, C4<0>, C4<0>;
L_000001de364a1bb0 .functor AND 1, L_000001de3649ee30, L_000001de36412410, C4<1>, C4<1>;
L_000001de364a08e0 .functor AND 1, L_000001de36410110, L_000001de36411c90, C4<1>, C4<1>;
L_000001de364a1750 .functor OR 1, L_000001de364a1bb0, L_000001de364a08e0, C4<0>, C4<0>;
v000001de363d0500_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363d05a0_0 .net "B", 0 0, L_000001de36411c90;  alias, 1 drivers
v000001de363ce7a0_0 .net "Cin", 0 0, L_000001de36412410;  alias, 1 drivers
v000001de363cee80_0 .net "Cout", 0 0, L_000001de364a1750;  alias, 1 drivers
v000001de363cef20_0 .net "S", 0 0, L_000001de3649eea0;  alias, 1 drivers
v000001de363ce660_0 .net "and1_out", 0 0, L_000001de364a1bb0;  1 drivers
v000001de363ce700_0 .net "and2_out", 0 0, L_000001de364a08e0;  1 drivers
v000001de363e4ae0_0 .net "xor1_out", 0 0, L_000001de3649ee30;  1 drivers
S_000001de363e0e50 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0560 .functor AND 1, L_000001de36410110, L_000001de36411c90, C4<1>, C4<1>;
v000001de363e3dc0_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e33c0_0 .net "B", 0 0, L_000001de36411c90;  alias, 1 drivers
v000001de363e3500_0 .net "R", 0 0, L_000001de364a0560;  alias, 1 drivers
S_000001de363e1300 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0800 .functor NOT 1, L_000001de36410110, C4<0>, C4<0>, C4<0>;
v000001de363e3140_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e35a0_0 .net "R", 0 0, L_000001de364a0800;  alias, 1 drivers
S_000001de363e1490 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a03a0 .functor NOT 1, L_000001de36411c90, C4<0>, C4<0>, C4<0>;
v000001de363e3320_0 .net "A", 0 0, L_000001de36411c90;  alias, 1 drivers
v000001de363e3820_0 .net "R", 0 0, L_000001de364a03a0;  alias, 1 drivers
S_000001de363e0810 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a17c0 .functor OR 1, L_000001de36410110, L_000001de36411c90, C4<0>, C4<0>;
v000001de363e4b80_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e30a0_0 .net "B", 0 0, L_000001de36411c90;  alias, 1 drivers
v000001de363e3b40_0 .net "R", 0 0, L_000001de364a17c0;  alias, 1 drivers
S_000001de363e1620 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0f70 .functor BUFZ 1, L_000001de36410110, C4<0>, C4<0>, C4<0>;
v000001de363e4860_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e2d80_0 .net "R", 0 0, L_000001de364a0f70;  alias, 1 drivers
S_000001de363e2430 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a19f0 .functor NOT 1, L_000001de36411c90, C4<0>, C4<0>, C4<0>;
v000001de363e3be0_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e4e00_0 .net "B", 0 0, L_000001de36411c90;  alias, 1 drivers
L_000001de36442520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363e4c20_0 .net "Cin", 0 0, L_000001de36442520;  1 drivers
v000001de363e3aa0_0 .net "Cout", 0 0, L_000001de364a1980;  alias, 1 drivers
v000001de363e3e60_0 .net "S", 0 0, L_000001de364a1ad0;  alias, 1 drivers
S_000001de363e09a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363e2430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a1600 .functor XOR 1, L_000001de36410110, L_000001de364a19f0, C4<0>, C4<0>;
L_000001de364a1ad0 .functor XOR 1, L_000001de364a1600, L_000001de36442520, C4<0>, C4<0>;
L_000001de364a1590 .functor AND 1, L_000001de364a1600, L_000001de36442520, C4<1>, C4<1>;
L_000001de364a0950 .functor AND 1, L_000001de36410110, L_000001de364a19f0, C4<1>, C4<1>;
L_000001de364a1980 .functor OR 1, L_000001de364a1590, L_000001de364a0950, C4<0>, C4<0>;
v000001de363e3f00_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e3460_0 .net "B", 0 0, L_000001de364a19f0;  1 drivers
v000001de363e42c0_0 .net "Cin", 0 0, L_000001de36442520;  alias, 1 drivers
v000001de363e3640_0 .net "Cout", 0 0, L_000001de364a1980;  alias, 1 drivers
v000001de363e4900_0 .net "S", 0 0, L_000001de364a1ad0;  alias, 1 drivers
v000001de363e4400_0 .net "and1_out", 0 0, L_000001de364a1590;  1 drivers
v000001de363e4220_0 .net "and2_out", 0 0, L_000001de364a0950;  1 drivers
v000001de363e36e0_0 .net "xor1_out", 0 0, L_000001de364a1600;  1 drivers
S_000001de363e1c60 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363e2110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0cd0 .functor XOR 1, L_000001de36410110, L_000001de36411c90, C4<0>, C4<0>;
v000001de363e45e0_0 .net "A", 0 0, L_000001de36410110;  alias, 1 drivers
v000001de363e2e20_0 .net "B", 0 0, L_000001de36411c90;  alias, 1 drivers
v000001de363e38c0_0 .net "R", 0 0, L_000001de364a0cd0;  alias, 1 drivers
S_000001de363e1df0 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336d10 .param/l "i" 0 3 12, +C4<01111>;
S_000001de363e17b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363e1df0;
 .timescale 0 0;
S_000001de363e1f80 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363e17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363e6160_0 .net "A", 0 0, L_000001de36410d90;  1 drivers
v000001de363e7100_0 .net "B", 0 0, L_000001de364101b0;  1 drivers
v000001de363e5bc0_0 .net "Cin", 0 0, L_000001de364102f0;  1 drivers
v000001de363e5d00_0 .net "Cout", 0 0, v000001de363e6340_0;  1 drivers
v000001de363e53a0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363e6d40_0 .var "R", 0 0;
v000001de363e5e40_0 .net "add_cout", 0 0, L_000001de364a0b80;  1 drivers
v000001de363e6020_0 .net "and_out", 0 0, L_000001de364a0d40;  1 drivers
v000001de363e6340_0 .var "cout_internal", 0 0;
v000001de363e5940_0 .net "not_a", 0 0, L_000001de364a0720;  1 drivers
v000001de363e6980_0 .net "not_b", 0 0, L_000001de364a16e0;  1 drivers
v000001de363e7600_0 .net "or_out", 0 0, L_000001de364a1210;  1 drivers
v000001de363e6f20_0 .net "pass_a", 0 0, L_000001de364a1e50;  1 drivers
v000001de363e6fc0_0 .net "sub", 0 0, L_000001de364a1c20;  1 drivers
v000001de363e60c0_0 .net "sub_cout", 0 0, L_000001de364a1ec0;  1 drivers
v000001de363e62a0_0 .net "sum", 0 0, L_000001de364a1d70;  1 drivers
v000001de363e6200_0 .net "xor_out", 0 0, L_000001de364a0870;  1 drivers
E_000001de363375d0/0 .event anyedge, v000001de3634d000_0, v000001de363e4360_0, v000001de363e4180_0, v000001de363e59e0_0;
E_000001de363375d0/1 .event anyedge, v000001de363e7060_0, v000001de363e2920_0, v000001de363e2ce0_0, v000001de363e74c0_0;
E_000001de363375d0/2 .event anyedge, v000001de363e2a60_0, v000001de363e6a20_0, v000001de363e2ba0_0;
E_000001de363375d0 .event/or E_000001de363375d0/0, E_000001de363375d0/1, E_000001de363375d0/2;
S_000001de363e0b30 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a0a30 .functor XOR 1, L_000001de36410d90, L_000001de364101b0, C4<0>, C4<0>;
L_000001de364a1d70 .functor XOR 1, L_000001de364a0a30, L_000001de364102f0, C4<0>, C4<0>;
L_000001de364a0b10 .functor AND 1, L_000001de364a0a30, L_000001de364102f0, C4<1>, C4<1>;
L_000001de364a1670 .functor AND 1, L_000001de36410d90, L_000001de364101b0, C4<1>, C4<1>;
L_000001de364a0b80 .functor OR 1, L_000001de364a0b10, L_000001de364a1670, C4<0>, C4<0>;
v000001de363e27e0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e4cc0_0 .net "B", 0 0, L_000001de364101b0;  alias, 1 drivers
v000001de363e4540_0 .net "Cin", 0 0, L_000001de364102f0;  alias, 1 drivers
v000001de363e4180_0 .net "Cout", 0 0, L_000001de364a0b80;  alias, 1 drivers
v000001de363e4360_0 .net "S", 0 0, L_000001de364a1d70;  alias, 1 drivers
v000001de363e47c0_0 .net "and1_out", 0 0, L_000001de364a0b10;  1 drivers
v000001de363e4d60_0 .net "and2_out", 0 0, L_000001de364a1670;  1 drivers
v000001de363e26a0_0 .net "xor1_out", 0 0, L_000001de364a0a30;  1 drivers
S_000001de363e0fe0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0d40 .functor AND 1, L_000001de36410d90, L_000001de364101b0, C4<1>, C4<1>;
v000001de363e2740_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e2880_0 .net "B", 0 0, L_000001de364101b0;  alias, 1 drivers
v000001de363e2920_0 .net "R", 0 0, L_000001de364a0d40;  alias, 1 drivers
S_000001de363edbc0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0720 .functor NOT 1, L_000001de36410d90, C4<0>, C4<0>, C4<0>;
v000001de363e29c0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e2a60_0 .net "R", 0 0, L_000001de364a0720;  alias, 1 drivers
S_000001de363eab50 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a16e0 .functor NOT 1, L_000001de364101b0, C4<0>, C4<0>, C4<0>;
v000001de363e2b00_0 .net "A", 0 0, L_000001de364101b0;  alias, 1 drivers
v000001de363e2ba0_0 .net "R", 0 0, L_000001de364a16e0;  alias, 1 drivers
S_000001de363eda30 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a1210 .functor OR 1, L_000001de36410d90, L_000001de364101b0, C4<0>, C4<0>;
v000001de363e2ec0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e2c40_0 .net "B", 0 0, L_000001de364101b0;  alias, 1 drivers
v000001de363e2ce0_0 .net "R", 0 0, L_000001de364a1210;  alias, 1 drivers
S_000001de363ecc20 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a1e50 .functor BUFZ 1, L_000001de36410d90, C4<0>, C4<0>, C4<0>;
v000001de363e72e0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e6a20_0 .net "R", 0 0, L_000001de364a1e50;  alias, 1 drivers
S_000001de363eb960 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a06b0 .functor NOT 1, L_000001de364101b0, C4<0>, C4<0>, C4<0>;
v000001de363e71a0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e5ee0_0 .net "B", 0 0, L_000001de364101b0;  alias, 1 drivers
L_000001de36442568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363e5c60_0 .net "Cin", 0 0, L_000001de36442568;  1 drivers
v000001de363e5a80_0 .net "Cout", 0 0, L_000001de364a1ec0;  alias, 1 drivers
v000001de363e4fe0_0 .net "S", 0 0, L_000001de364a1c20;  alias, 1 drivers
S_000001de363ebc80 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363eb960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a0640 .functor XOR 1, L_000001de36410d90, L_000001de364a06b0, C4<0>, C4<0>;
L_000001de364a1c20 .functor XOR 1, L_000001de364a0640, L_000001de36442568, C4<0>, C4<0>;
L_000001de364a0480 .functor AND 1, L_000001de364a0640, L_000001de36442568, C4<1>, C4<1>;
L_000001de364a1a60 .functor AND 1, L_000001de36410d90, L_000001de364a06b0, C4<1>, C4<1>;
L_000001de364a1ec0 .functor OR 1, L_000001de364a0480, L_000001de364a1a60, C4<0>, C4<0>;
v000001de363e54e0_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e5440_0 .net "B", 0 0, L_000001de364a06b0;  1 drivers
v000001de363e5da0_0 .net "Cin", 0 0, L_000001de36442568;  alias, 1 drivers
v000001de363e7060_0 .net "Cout", 0 0, L_000001de364a1ec0;  alias, 1 drivers
v000001de363e59e0_0 .net "S", 0 0, L_000001de364a1c20;  alias, 1 drivers
v000001de363e6ac0_0 .net "and1_out", 0 0, L_000001de364a0480;  1 drivers
v000001de363e56c0_0 .net "and2_out", 0 0, L_000001de364a1a60;  1 drivers
v000001de363e6ca0_0 .net "xor1_out", 0 0, L_000001de364a0640;  1 drivers
S_000001de363eae70 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363e1f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0870 .functor XOR 1, L_000001de36410d90, L_000001de364101b0, C4<0>, C4<0>;
v000001de363e7380_0 .net "A", 0 0, L_000001de36410d90;  alias, 1 drivers
v000001de363e5f80_0 .net "B", 0 0, L_000001de364101b0;  alias, 1 drivers
v000001de363e74c0_0 .net "R", 0 0, L_000001de364a0870;  alias, 1 drivers
S_000001de363ebe10 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337050 .param/l "i" 0 3 12, +C4<010000>;
S_000001de363edd50 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ebe10;
 .timescale 0 0;
S_000001de363ea830 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363edd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363e81e0_0 .net "A", 0 0, L_000001de36410610;  1 drivers
v000001de363e9cc0_0 .net "B", 0 0, L_000001de364106b0;  1 drivers
v000001de363e8aa0_0 .net "Cin", 0 0, L_000001de36410750;  1 drivers
v000001de363e9680_0 .net "Cout", 0 0, v000001de363e8be0_0;  1 drivers
v000001de363e8a00_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363e8780_0 .var "R", 0 0;
v000001de363e9720_0 .net "add_cout", 0 0, L_000001de364a0e90;  1 drivers
v000001de363e8500_0 .net "and_out", 0 0, L_000001de364a0bf0;  1 drivers
v000001de363e8be0_0 .var "cout_internal", 0 0;
v000001de363e8d20_0 .net "not_a", 0 0, L_000001de364a0c60;  1 drivers
v000001de363e9c20_0 .net "not_b", 0 0, L_000001de364a04f0;  1 drivers
v000001de363e7880_0 .net "or_out", 0 0, L_000001de364a1b40;  1 drivers
v000001de363e85a0_0 .net "pass_a", 0 0, L_000001de364a12f0;  1 drivers
v000001de363e8960_0 .net "sub", 0 0, L_000001de364a1de0;  1 drivers
v000001de363e8dc0_0 .net "sub_cout", 0 0, L_000001de364a0aa0;  1 drivers
v000001de363e8640_0 .net "sum", 0 0, L_000001de364a1830;  1 drivers
v000001de363e9e00_0 .net "xor_out", 0 0, L_000001de364a1130;  1 drivers
E_000001de36337590/0 .event anyedge, v000001de3634d000_0, v000001de363e4f40_0, v000001de363e6480_0, v000001de363e4ea0_0;
E_000001de36337590/1 .event anyedge, v000001de363e5120_0, v000001de363e6660_0, v000001de363e68e0_0, v000001de363e8c80_0;
E_000001de36337590/2 .event anyedge, v000001de363e6840_0, v000001de363e7560_0, v000001de363e5580_0;
E_000001de36337590 .event/or E_000001de36337590/0, E_000001de36337590/1, E_000001de36337590/2;
S_000001de363eb190 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a0db0 .functor XOR 1, L_000001de36410610, L_000001de364106b0, C4<0>, C4<0>;
L_000001de364a1830 .functor XOR 1, L_000001de364a0db0, L_000001de36410750, C4<0>, C4<0>;
L_000001de364a0e20 .functor AND 1, L_000001de364a0db0, L_000001de36410750, C4<1>, C4<1>;
L_000001de364a1280 .functor AND 1, L_000001de36410610, L_000001de364106b0, C4<1>, C4<1>;
L_000001de364a0e90 .functor OR 1, L_000001de364a0e20, L_000001de364a1280, C4<0>, C4<0>;
v000001de363e5760_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e6b60_0 .net "B", 0 0, L_000001de364106b0;  alias, 1 drivers
v000001de363e63e0_0 .net "Cin", 0 0, L_000001de36410750;  alias, 1 drivers
v000001de363e6480_0 .net "Cout", 0 0, L_000001de364a0e90;  alias, 1 drivers
v000001de363e4f40_0 .net "S", 0 0, L_000001de364a1830;  alias, 1 drivers
v000001de363e5300_0 .net "and1_out", 0 0, L_000001de364a0e20;  1 drivers
v000001de363e5b20_0 .net "and2_out", 0 0, L_000001de364a1280;  1 drivers
v000001de363e6520_0 .net "xor1_out", 0 0, L_000001de364a0db0;  1 drivers
S_000001de363edee0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a0bf0 .functor AND 1, L_000001de36410610, L_000001de364106b0, C4<1>, C4<1>;
v000001de363e7240_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e5080_0 .net "B", 0 0, L_000001de364106b0;  alias, 1 drivers
v000001de363e6660_0 .net "R", 0 0, L_000001de364a0bf0;  alias, 1 drivers
S_000001de363ec770 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a0c60 .functor NOT 1, L_000001de36410610, C4<0>, C4<0>, C4<0>;
v000001de363e6700_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e6840_0 .net "R", 0 0, L_000001de364a0c60;  alias, 1 drivers
S_000001de363ea9c0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a04f0 .functor NOT 1, L_000001de364106b0, C4<0>, C4<0>, C4<0>;
v000001de363e7420_0 .net "A", 0 0, L_000001de364106b0;  alias, 1 drivers
v000001de363e5580_0 .net "R", 0 0, L_000001de364a04f0;  alias, 1 drivers
S_000001de363ee070 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a1b40 .functor OR 1, L_000001de36410610, L_000001de364106b0, C4<0>, C4<0>;
v000001de363e65c0_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e67a0_0 .net "B", 0 0, L_000001de364106b0;  alias, 1 drivers
v000001de363e68e0_0 .net "R", 0 0, L_000001de364a1b40;  alias, 1 drivers
S_000001de363ebaf0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a12f0 .functor BUFZ 1, L_000001de36410610, C4<0>, C4<0>, C4<0>;
v000001de363e6c00_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e7560_0 .net "R", 0 0, L_000001de364a12f0;  alias, 1 drivers
S_000001de363ecdb0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a0410 .functor NOT 1, L_000001de364106b0, C4<0>, C4<0>, C4<0>;
v000001de363e58a0_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e99a0_0 .net "B", 0 0, L_000001de364106b0;  alias, 1 drivers
L_000001de364425b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363e77e0_0 .net "Cin", 0 0, L_000001de364425b0;  1 drivers
v000001de363e9b80_0 .net "Cout", 0 0, L_000001de364a0aa0;  alias, 1 drivers
v000001de363e9860_0 .net "S", 0 0, L_000001de364a1de0;  alias, 1 drivers
S_000001de363eb640 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ecdb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a09c0 .functor XOR 1, L_000001de36410610, L_000001de364a0410, C4<0>, C4<0>;
L_000001de364a1de0 .functor XOR 1, L_000001de364a09c0, L_000001de364425b0, C4<0>, C4<0>;
L_000001de364a1f30 .functor AND 1, L_000001de364a09c0, L_000001de364425b0, C4<1>, C4<1>;
L_000001de364a1c90 .functor AND 1, L_000001de36410610, L_000001de364a0410, C4<1>, C4<1>;
L_000001de364a0aa0 .functor OR 1, L_000001de364a1f30, L_000001de364a1c90, C4<0>, C4<0>;
v000001de363e5620_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e6de0_0 .net "B", 0 0, L_000001de364a0410;  1 drivers
v000001de363e6e80_0 .net "Cin", 0 0, L_000001de364425b0;  alias, 1 drivers
v000001de363e5120_0 .net "Cout", 0 0, L_000001de364a0aa0;  alias, 1 drivers
v000001de363e4ea0_0 .net "S", 0 0, L_000001de364a1de0;  alias, 1 drivers
v000001de363e51c0_0 .net "and1_out", 0 0, L_000001de364a1f30;  1 drivers
v000001de363e5260_0 .net "and2_out", 0 0, L_000001de364a1c90;  1 drivers
v000001de363e5800_0 .net "xor1_out", 0 0, L_000001de364a09c0;  1 drivers
S_000001de363ed8a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363ea830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a1130 .functor XOR 1, L_000001de36410610, L_000001de364106b0, C4<0>, C4<0>;
v000001de363e97c0_0 .net "A", 0 0, L_000001de36410610;  alias, 1 drivers
v000001de363e8b40_0 .net "B", 0 0, L_000001de364106b0;  alias, 1 drivers
v000001de363e8c80_0 .net "R", 0 0, L_000001de364a1130;  alias, 1 drivers
S_000001de363ee200 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336d50 .param/l "i" 0 3 12, +C4<010001>;
S_000001de363ee390 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ee200;
 .timescale 0 0;
S_000001de363ed710 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ee390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de363e7c40_0 .net "A", 0 0, L_000001de36410a70;  1 drivers
v000001de363e7ce0_0 .net "B", 0 0, L_000001de364a6420;  1 drivers
v000001de363e7d80_0 .net "Cin", 0 0, L_000001de364a6240;  1 drivers
v000001de363e7e20_0 .net "Cout", 0 0, v000001de363ea1c0_0;  1 drivers
v000001de363ea080_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de363ea300_0 .var "R", 0 0;
v000001de363ea4e0_0 .net "add_cout", 0 0, L_000001de364a05d0;  1 drivers
v000001de363ea120_0 .net "and_out", 0 0, L_000001de364a1520;  1 drivers
v000001de363ea1c0_0 .var "cout_internal", 0 0;
v000001de363ea260_0 .net "not_a", 0 0, L_000001de364a2010;  1 drivers
v000001de363ea3a0_0 .net "not_b", 0 0, L_000001de364a21d0;  1 drivers
v000001de363ea440_0 .net "or_out", 0 0, L_000001de364a2390;  1 drivers
v000001de363ea580_0 .net "pass_a", 0 0, L_000001de364a2320;  1 drivers
v000001de363e9ea0_0 .net "sub", 0 0, L_000001de364a11a0;  1 drivers
v000001de363e9f40_0 .net "sub_cout", 0 0, L_000001de364a1440;  1 drivers
v000001de363e9fe0_0 .net "sum", 0 0, L_000001de364a0f00;  1 drivers
v000001de36402cc0_0 .net "xor_out", 0 0, L_000001de364a2160;  1 drivers
E_000001de36336d90/0 .event anyedge, v000001de3634d000_0, v000001de363e7b00_0, v000001de363e7f60_0, v000001de363e7ba0_0;
E_000001de36336d90/1 .event anyedge, v000001de363e88c0_0, v000001de363e8460_0, v000001de363e8820_0, v000001de363e79c0_0;
E_000001de36336d90/2 .event anyedge, v000001de363e7a60_0, v000001de363e90e0_0, v000001de363e83c0_0;
E_000001de36336d90 .event/or E_000001de36336d90/0, E_000001de36336d90/1, E_000001de36336d90/2;
S_000001de363ea6a0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a1910 .functor XOR 1, L_000001de36410a70, L_000001de364a6420, C4<0>, C4<0>;
L_000001de364a0f00 .functor XOR 1, L_000001de364a1910, L_000001de364a6240, C4<0>, C4<0>;
L_000001de364a1050 .functor AND 1, L_000001de364a1910, L_000001de364a6240, C4<1>, C4<1>;
L_000001de364a10c0 .functor AND 1, L_000001de36410a70, L_000001de364a6420, C4<1>, C4<1>;
L_000001de364a05d0 .functor OR 1, L_000001de364a1050, L_000001de364a10c0, C4<0>, C4<0>;
v000001de363e7ec0_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e9a40_0 .net "B", 0 0, L_000001de364a6420;  alias, 1 drivers
v000001de363e8000_0 .net "Cin", 0 0, L_000001de364a6240;  alias, 1 drivers
v000001de363e7f60_0 .net "Cout", 0 0, L_000001de364a05d0;  alias, 1 drivers
v000001de363e7b00_0 .net "S", 0 0, L_000001de364a0f00;  alias, 1 drivers
v000001de363e8e60_0 .net "and1_out", 0 0, L_000001de364a1050;  1 drivers
v000001de363e80a0_0 .net "and2_out", 0 0, L_000001de364a10c0;  1 drivers
v000001de363e8140_0 .net "xor1_out", 0 0, L_000001de364a1910;  1 drivers
S_000001de363eace0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a1520 .functor AND 1, L_000001de36410a70, L_000001de364a6420, C4<1>, C4<1>;
v000001de363e9400_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e86e0_0 .net "B", 0 0, L_000001de364a6420;  alias, 1 drivers
v000001de363e8460_0 .net "R", 0 0, L_000001de364a1520;  alias, 1 drivers
S_000001de363ebfa0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a2010 .functor NOT 1, L_000001de36410a70, C4<0>, C4<0>, C4<0>;
v000001de363e8f00_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e7a60_0 .net "R", 0 0, L_000001de364a2010;  alias, 1 drivers
S_000001de363eb000 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a21d0 .functor NOT 1, L_000001de364a6420, C4<0>, C4<0>, C4<0>;
v000001de363e8fa0_0 .net "A", 0 0, L_000001de364a6420;  alias, 1 drivers
v000001de363e83c0_0 .net "R", 0 0, L_000001de364a21d0;  alias, 1 drivers
S_000001de363ec900 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a2390 .functor OR 1, L_000001de36410a70, L_000001de364a6420, C4<0>, C4<0>;
v000001de363e94a0_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e9220_0 .net "B", 0 0, L_000001de364a6420;  alias, 1 drivers
v000001de363e8820_0 .net "R", 0 0, L_000001de364a2390;  alias, 1 drivers
S_000001de363ec130 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364a2320 .functor BUFZ 1, L_000001de36410a70, C4<0>, C4<0>, C4<0>;
v000001de363e9040_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e90e0_0 .net "R", 0 0, L_000001de364a2320;  alias, 1 drivers
S_000001de363eb320 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a14b0 .functor NOT 1, L_000001de364a6420, C4<0>, C4<0>, C4<0>;
v000001de363e9d60_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e9180_0 .net "B", 0 0, L_000001de364a6420;  alias, 1 drivers
L_000001de364425f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de363e92c0_0 .net "Cin", 0 0, L_000001de364425f8;  1 drivers
v000001de363e7740_0 .net "Cout", 0 0, L_000001de364a1440;  alias, 1 drivers
v000001de363e8320_0 .net "S", 0 0, L_000001de364a11a0;  alias, 1 drivers
S_000001de363ecf40 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363eb320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a0790 .functor XOR 1, L_000001de36410a70, L_000001de364a14b0, C4<0>, C4<0>;
L_000001de364a11a0 .functor XOR 1, L_000001de364a0790, L_000001de364425f8, C4<0>, C4<0>;
L_000001de364a1360 .functor AND 1, L_000001de364a0790, L_000001de364425f8, C4<1>, C4<1>;
L_000001de364a13d0 .functor AND 1, L_000001de36410a70, L_000001de364a14b0, C4<1>, C4<1>;
L_000001de364a1440 .functor OR 1, L_000001de364a1360, L_000001de364a13d0, C4<0>, C4<0>;
v000001de363e8280_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e95e0_0 .net "B", 0 0, L_000001de364a14b0;  1 drivers
v000001de363e9900_0 .net "Cin", 0 0, L_000001de364425f8;  alias, 1 drivers
v000001de363e88c0_0 .net "Cout", 0 0, L_000001de364a1440;  alias, 1 drivers
v000001de363e7ba0_0 .net "S", 0 0, L_000001de364a11a0;  alias, 1 drivers
v000001de363e9ae0_0 .net "and1_out", 0 0, L_000001de364a1360;  1 drivers
v000001de363e76a0_0 .net "and2_out", 0 0, L_000001de364a13d0;  1 drivers
v000001de363e7920_0 .net "xor1_out", 0 0, L_000001de364a0790;  1 drivers
S_000001de363eb7d0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364a2160 .functor XOR 1, L_000001de36410a70, L_000001de364a6420, C4<0>, C4<0>;
v000001de363e9360_0 .net "A", 0 0, L_000001de36410a70;  alias, 1 drivers
v000001de363e9540_0 .net "B", 0 0, L_000001de364a6420;  alias, 1 drivers
v000001de363e79c0_0 .net "R", 0 0, L_000001de364a2160;  alias, 1 drivers
S_000001de363ec2c0 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336ad0 .param/l "i" 0 3 12, +C4<010010>;
S_000001de363ec450 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ec2c0;
 .timescale 0 0;
S_000001de363ec5e0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363ec450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de364047a0_0 .net "A", 0 0, L_000001de364a6f60;  1 drivers
v000001de36403c60_0 .net "B", 0 0, L_000001de364a6740;  1 drivers
v000001de36403ee0_0 .net "Cin", 0 0, L_000001de364a7500;  1 drivers
v000001de36402ea0_0 .net "Cout", 0 0, v000001de36404980_0;  1 drivers
v000001de36403f80_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de364040c0_0 .var "R", 0 0;
v000001de36404200_0 .net "add_cout", 0 0, L_000001de364a2240;  1 drivers
v000001de364042a0_0 .net "and_out", 0 0, L_000001de364b6b60;  1 drivers
v000001de36404980_0 .var "cout_internal", 0 0;
v000001de36404b60_0 .net "not_a", 0 0, L_000001de364b6ee0;  1 drivers
v000001de36404340_0 .net "not_b", 0 0, L_000001de364b6fc0;  1 drivers
v000001de364043e0_0 .net "or_out", 0 0, L_000001de364b6f50;  1 drivers
v000001de36402f40_0 .net "pass_a", 0 0, L_000001de364b6cb0;  1 drivers
v000001de36404520_0 .net "sub", 0 0, L_000001de364a24e0;  1 drivers
v000001de364045c0_0 .net "sub_cout", 0 0, L_000001de364a1fa0;  1 drivers
v000001de36404fc0_0 .net "sum", 0 0, L_000001de364a26a0;  1 drivers
v000001de36404660_0 .net "xor_out", 0 0, L_000001de364b63f0;  1 drivers
E_000001de36336e90/0 .event anyedge, v000001de3634d000_0, v000001de36402e00_0, v000001de36403760_0, v000001de364034e0_0;
E_000001de36336e90/1 .event anyedge, v000001de364033a0_0, v000001de36403a80_0, v000001de36404840_0, v000001de36403bc0_0;
E_000001de36336e90/2 .event anyedge, v000001de36403e40_0, v000001de36404ca0_0, v000001de36404e80_0;
E_000001de36336e90 .event/or E_000001de36336e90/0, E_000001de36336e90/1, E_000001de36336e90/2;
S_000001de363ed0d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a2630 .functor XOR 1, L_000001de364a6f60, L_000001de364a6740, C4<0>, C4<0>;
L_000001de364a26a0 .functor XOR 1, L_000001de364a2630, L_000001de364a7500, C4<0>, C4<0>;
L_000001de364a2400 .functor AND 1, L_000001de364a2630, L_000001de364a7500, C4<1>, C4<1>;
L_000001de364a25c0 .functor AND 1, L_000001de364a6f60, L_000001de364a6740, C4<1>, C4<1>;
L_000001de364a2240 .functor OR 1, L_000001de364a2400, L_000001de364a25c0, C4<0>, C4<0>;
v000001de36403da0_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36404020_0 .net "B", 0 0, L_000001de364a6740;  alias, 1 drivers
v000001de36403620_0 .net "Cin", 0 0, L_000001de364a7500;  alias, 1 drivers
v000001de36403760_0 .net "Cout", 0 0, L_000001de364a2240;  alias, 1 drivers
v000001de36402e00_0 .net "S", 0 0, L_000001de364a26a0;  alias, 1 drivers
v000001de36404700_0 .net "and1_out", 0 0, L_000001de364a2400;  1 drivers
v000001de364036c0_0 .net "and2_out", 0 0, L_000001de364a25c0;  1 drivers
v000001de364039e0_0 .net "xor1_out", 0 0, L_000001de364a2630;  1 drivers
S_000001de363eb4b0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6b60 .functor AND 1, L_000001de364a6f60, L_000001de364a6740, C4<1>, C4<1>;
v000001de36404a20_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36403580_0 .net "B", 0 0, L_000001de364a6740;  alias, 1 drivers
v000001de36403a80_0 .net "R", 0 0, L_000001de364b6b60;  alias, 1 drivers
S_000001de363eca90 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6ee0 .functor NOT 1, L_000001de364a6f60, C4<0>, C4<0>, C4<0>;
v000001de36403080_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36403e40_0 .net "R", 0 0, L_000001de364b6ee0;  alias, 1 drivers
S_000001de363ed260 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6fc0 .functor NOT 1, L_000001de364a6740, C4<0>, C4<0>, C4<0>;
v000001de36405060_0 .net "A", 0 0, L_000001de364a6740;  alias, 1 drivers
v000001de36404e80_0 .net "R", 0 0, L_000001de364b6fc0;  alias, 1 drivers
S_000001de363ed3f0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6f50 .functor OR 1, L_000001de364a6f60, L_000001de364a6740, C4<0>, C4<0>;
v000001de36403800_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36404f20_0 .net "B", 0 0, L_000001de364a6740;  alias, 1 drivers
v000001de36404840_0 .net "R", 0 0, L_000001de364b6f50;  alias, 1 drivers
S_000001de363ed580 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6cb0 .functor BUFZ 1, L_000001de364a6f60, C4<0>, C4<0>, C4<0>;
v000001de36402d60_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36404ca0_0 .net "R", 0 0, L_000001de364b6cb0;  alias, 1 drivers
S_000001de363ef650 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a20f0 .functor NOT 1, L_000001de364a6740, C4<0>, C4<0>, C4<0>;
v000001de36403940_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36404480_0 .net "B", 0 0, L_000001de364a6740;  alias, 1 drivers
L_000001de36442640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36404160_0 .net "Cin", 0 0, L_000001de36442640;  1 drivers
v000001de36403b20_0 .net "Cout", 0 0, L_000001de364a1fa0;  alias, 1 drivers
v000001de36403d00_0 .net "S", 0 0, L_000001de364a24e0;  alias, 1 drivers
S_000001de363f23a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ef650;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364a2470 .functor XOR 1, L_000001de364a6f60, L_000001de364a20f0, C4<0>, C4<0>;
L_000001de364a24e0 .functor XOR 1, L_000001de364a2470, L_000001de36442640, C4<0>, C4<0>;
L_000001de364a22b0 .functor AND 1, L_000001de364a2470, L_000001de36442640, C4<1>, C4<1>;
L_000001de364a2550 .functor AND 1, L_000001de364a6f60, L_000001de364a20f0, C4<1>, C4<1>;
L_000001de364a1fa0 .functor OR 1, L_000001de364a22b0, L_000001de364a2550, C4<0>, C4<0>;
v000001de36403120_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36403440_0 .net "B", 0 0, L_000001de364a20f0;  1 drivers
v000001de36403300_0 .net "Cin", 0 0, L_000001de36442640;  alias, 1 drivers
v000001de364033a0_0 .net "Cout", 0 0, L_000001de364a1fa0;  alias, 1 drivers
v000001de364034e0_0 .net "S", 0 0, L_000001de364a24e0;  alias, 1 drivers
v000001de364038a0_0 .net "and1_out", 0 0, L_000001de364a22b0;  1 drivers
v000001de36402a40_0 .net "and2_out", 0 0, L_000001de364a2550;  1 drivers
v000001de364031c0_0 .net "xor1_out", 0 0, L_000001de364a2470;  1 drivers
S_000001de363eee80 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363ec5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b63f0 .functor XOR 1, L_000001de364a6f60, L_000001de364a6740, C4<0>, C4<0>;
v000001de36404c00_0 .net "A", 0 0, L_000001de364a6f60;  alias, 1 drivers
v000001de36404ac0_0 .net "B", 0 0, L_000001de364a6740;  alias, 1 drivers
v000001de36403bc0_0 .net "R", 0 0, L_000001de364b63f0;  alias, 1 drivers
S_000001de363eeb60 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336950 .param/l "i" 0 3 12, +C4<010011>;
S_000001de363efe20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363eeb60;
 .timescale 0 0;
S_000001de363f0aa0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363efe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de364065a0_0 .net "A", 0 0, L_000001de364a6b00;  1 drivers
v000001de36405e20_0 .net "B", 0 0, L_000001de364a7820;  1 drivers
v000001de364060a0_0 .net "Cin", 0 0, L_000001de364a5700;  1 drivers
v000001de364052e0_0 .net "Cout", 0 0, v000001de36406280_0;  1 drivers
v000001de36406780_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de36405740_0 .var "R", 0 0;
v000001de36405600_0 .net "add_cout", 0 0, L_000001de364b6310;  1 drivers
v000001de364056a0_0 .net "and_out", 0 0, L_000001de364b5ba0;  1 drivers
v000001de36406280_0 .var "cout_internal", 0 0;
v000001de364061e0_0 .net "not_a", 0 0, L_000001de364b6af0;  1 drivers
v000001de36407860_0 .net "not_b", 0 0, L_000001de364b5c10;  1 drivers
v000001de36406320_0 .net "or_out", 0 0, L_000001de364b60e0;  1 drivers
v000001de364063c0_0 .net "pass_a", 0 0, L_000001de364b64d0;  1 drivers
v000001de364068c0_0 .net "sub", 0 0, L_000001de364b5d60;  1 drivers
v000001de36406460_0 .net "sub_cout", 0 0, L_000001de364b5a50;  1 drivers
v000001de36406820_0 .net "sum", 0 0, L_000001de364b55f0;  1 drivers
v000001de36405420_0 .net "xor_out", 0 0, L_000001de364b6380;  1 drivers
E_000001de36337110/0 .event anyedge, v000001de3634d000_0, v000001de36402900_0, v000001de36404de0_0, v000001de36406960_0;
E_000001de36337110/1 .event anyedge, v000001de36405a60_0, v000001de36407220_0, v000001de36405560_0, v000001de36405ce0_0;
E_000001de36337110/2 .event anyedge, v000001de364066e0_0, v000001de364077c0_0, v000001de36405380_0;
E_000001de36337110 .event/or E_000001de36337110/0, E_000001de36337110/1, E_000001de36337110/2;
S_000001de363ef7e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b6460 .functor XOR 1, L_000001de364a6b00, L_000001de364a7820, C4<0>, C4<0>;
L_000001de364b55f0 .functor XOR 1, L_000001de364b6460, L_000001de364a5700, C4<0>, C4<0>;
L_000001de364b6d20 .functor AND 1, L_000001de364b6460, L_000001de364a5700, C4<1>, C4<1>;
L_000001de364b6070 .functor AND 1, L_000001de364a6b00, L_000001de364a7820, C4<1>, C4<1>;
L_000001de364b6310 .functor OR 1, L_000001de364b6d20, L_000001de364b6070, C4<0>, C4<0>;
v000001de36402fe0_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36404d40_0 .net "B", 0 0, L_000001de364a7820;  alias, 1 drivers
v000001de364048e0_0 .net "Cin", 0 0, L_000001de364a5700;  alias, 1 drivers
v000001de36404de0_0 .net "Cout", 0 0, L_000001de364b6310;  alias, 1 drivers
v000001de36402900_0 .net "S", 0 0, L_000001de364b55f0;  alias, 1 drivers
v000001de364029a0_0 .net "and1_out", 0 0, L_000001de364b6d20;  1 drivers
v000001de36402ae0_0 .net "and2_out", 0 0, L_000001de364b6070;  1 drivers
v000001de36402b80_0 .net "xor1_out", 0 0, L_000001de364b6460;  1 drivers
S_000001de363f1270 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b5ba0 .functor AND 1, L_000001de364a6b00, L_000001de364a7820, C4<1>, C4<1>;
v000001de36402c20_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36403260_0 .net "B", 0 0, L_000001de364a7820;  alias, 1 drivers
v000001de36407220_0 .net "R", 0 0, L_000001de364b5ba0;  alias, 1 drivers
S_000001de363f18b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6af0 .functor NOT 1, L_000001de364a6b00, C4<0>, C4<0>, C4<0>;
v000001de36405ec0_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de364066e0_0 .net "R", 0 0, L_000001de364b6af0;  alias, 1 drivers
S_000001de363f1400 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b5c10 .functor NOT 1, L_000001de364a7820, C4<0>, C4<0>, C4<0>;
v000001de36407720_0 .net "A", 0 0, L_000001de364a7820;  alias, 1 drivers
v000001de36405380_0 .net "R", 0 0, L_000001de364b5c10;  alias, 1 drivers
S_000001de363ef4c0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b60e0 .functor OR 1, L_000001de364a6b00, L_000001de364a7820, C4<0>, C4<0>;
v000001de364072c0_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36406140_0 .net "B", 0 0, L_000001de364a7820;  alias, 1 drivers
v000001de36405560_0 .net "R", 0 0, L_000001de364b60e0;  alias, 1 drivers
S_000001de363f0c30 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b64d0 .functor BUFZ 1, L_000001de364a6b00, C4<0>, C4<0>, C4<0>;
v000001de364059c0_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de364077c0_0 .net "R", 0 0, L_000001de364b64d0;  alias, 1 drivers
S_000001de363effb0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b5dd0 .functor NOT 1, L_000001de364a7820, C4<0>, C4<0>, C4<0>;
v000001de36406500_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36406000_0 .net "B", 0 0, L_000001de364a7820;  alias, 1 drivers
L_000001de36442688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36405d80_0 .net "Cin", 0 0, L_000001de36442688;  1 drivers
v000001de36406a00_0 .net "Cout", 0 0, L_000001de364b5a50;  alias, 1 drivers
v000001de36407400_0 .net "S", 0 0, L_000001de364b5d60;  alias, 1 drivers
S_000001de363ef970 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363effb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b5b30 .functor XOR 1, L_000001de364a6b00, L_000001de364b5dd0, C4<0>, C4<0>;
L_000001de364b5d60 .functor XOR 1, L_000001de364b5b30, L_000001de36442688, C4<0>, C4<0>;
L_000001de364b56d0 .functor AND 1, L_000001de364b5b30, L_000001de36442688, C4<1>, C4<1>;
L_000001de364b6a80 .functor AND 1, L_000001de364a6b00, L_000001de364b5dd0, C4<1>, C4<1>;
L_000001de364b5a50 .functor OR 1, L_000001de364b56d0, L_000001de364b6a80, C4<0>, C4<0>;
v000001de36405c40_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36407360_0 .net "B", 0 0, L_000001de364b5dd0;  1 drivers
v000001de36405240_0 .net "Cin", 0 0, L_000001de36442688;  alias, 1 drivers
v000001de36405a60_0 .net "Cout", 0 0, L_000001de364b5a50;  alias, 1 drivers
v000001de36406960_0 .net "S", 0 0, L_000001de364b5d60;  alias, 1 drivers
v000001de36406be0_0 .net "and1_out", 0 0, L_000001de364b56d0;  1 drivers
v000001de36405f60_0 .net "and2_out", 0 0, L_000001de364b6a80;  1 drivers
v000001de36406c80_0 .net "xor1_out", 0 0, L_000001de364b5b30;  1 drivers
S_000001de363f0140 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f0aa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6380 .functor XOR 1, L_000001de364a6b00, L_000001de364a7820, C4<0>, C4<0>;
v000001de364074a0_0 .net "A", 0 0, L_000001de364a6b00;  alias, 1 drivers
v000001de36406dc0_0 .net "B", 0 0, L_000001de364a7820;  alias, 1 drivers
v000001de36405ce0_0 .net "R", 0 0, L_000001de364b6380;  alias, 1 drivers
S_000001de363f0dc0 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336f10 .param/l "i" 0 3 12, +C4<010100>;
S_000001de363f0780 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f0dc0;
 .timescale 0 0;
S_000001de363f0f50 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f0780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36408080_0 .net "A", 0 0, L_000001de364a61a0;  1 drivers
v000001de36408f80_0 .net "B", 0 0, L_000001de364a6a60;  1 drivers
v000001de36409520_0 .net "Cin", 0 0, L_000001de364a6ba0;  1 drivers
v000001de36409de0_0 .net "Cout", 0 0, v000001de36409660_0;  1 drivers
v000001de36408440_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de36408300_0 .var "R", 0 0;
v000001de364089e0_0 .net "add_cout", 0 0, L_000001de364b6150;  1 drivers
v000001de36408120_0 .net "and_out", 0 0, L_000001de364b68c0;  1 drivers
v000001de36409660_0 .var "cout_internal", 0 0;
v000001de364081c0_0 .net "not_a", 0 0, L_000001de364b5e40;  1 drivers
v000001de36409160_0 .net "not_b", 0 0, L_000001de364b5eb0;  1 drivers
v000001de36408c60_0 .net "or_out", 0 0, L_000001de364b6620;  1 drivers
v000001de364086c0_0 .net "pass_a", 0 0, L_000001de364b6e00;  1 drivers
v000001de36409700_0 .net "sub", 0 0, L_000001de364b65b0;  1 drivers
v000001de36409200_0 .net "sub_cout", 0 0, L_000001de364b6d90;  1 drivers
v000001de36408620_0 .net "sum", 0 0, L_000001de364b6c40;  1 drivers
v000001de36407d60_0 .net "xor_out", 0 0, L_000001de364b5660;  1 drivers
E_000001de36336f50/0 .event anyedge, v000001de3634d000_0, v000001de36405880_0, v000001de36406640_0, v000001de36408da0_0;
E_000001de36336f50/1 .event anyedge, v000001de36407fe0_0, v000001de36406f00_0, v000001de364054c0_0, v000001de36407900_0;
E_000001de36336f50/2 .event anyedge, v000001de36405100_0, v000001de36405b00_0, v000001de364075e0_0;
E_000001de36336f50 .event/or E_000001de36336f50/0, E_000001de36336f50/1, E_000001de36336f50/2;
S_000001de363f02d0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b6000 .functor XOR 1, L_000001de364a61a0, L_000001de364a6a60, C4<0>, C4<0>;
L_000001de364b6c40 .functor XOR 1, L_000001de364b6000, L_000001de364a6ba0, C4<0>, C4<0>;
L_000001de364b5c80 .functor AND 1, L_000001de364b6000, L_000001de364a6ba0, C4<1>, C4<1>;
L_000001de364b6850 .functor AND 1, L_000001de364a61a0, L_000001de364a6a60, C4<1>, C4<1>;
L_000001de364b6150 .functor OR 1, L_000001de364b5c80, L_000001de364b6850, C4<0>, C4<0>;
v000001de36406aa0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36407680_0 .net "B", 0 0, L_000001de364a6a60;  alias, 1 drivers
v000001de36406b40_0 .net "Cin", 0 0, L_000001de364a6ba0;  alias, 1 drivers
v000001de36406640_0 .net "Cout", 0 0, L_000001de364b6150;  alias, 1 drivers
v000001de36405880_0 .net "S", 0 0, L_000001de364b6c40;  alias, 1 drivers
v000001de36406d20_0 .net "and1_out", 0 0, L_000001de364b5c80;  1 drivers
v000001de36406e60_0 .net "and2_out", 0 0, L_000001de364b6850;  1 drivers
v000001de36407540_0 .net "xor1_out", 0 0, L_000001de364b6000;  1 drivers
S_000001de363f0460 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b68c0 .functor AND 1, L_000001de364a61a0, L_000001de364a6a60, C4<1>, C4<1>;
v000001de36405920_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36407180_0 .net "B", 0 0, L_000001de364a6a60;  alias, 1 drivers
v000001de36406f00_0 .net "R", 0 0, L_000001de364b68c0;  alias, 1 drivers
S_000001de363ee6b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b5e40 .functor NOT 1, L_000001de364a61a0, C4<0>, C4<0>, C4<0>;
v000001de36406fa0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36405100_0 .net "R", 0 0, L_000001de364b5e40;  alias, 1 drivers
S_000001de363f1590 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b5eb0 .functor NOT 1, L_000001de364a6a60, C4<0>, C4<0>, C4<0>;
v000001de36407040_0 .net "A", 0 0, L_000001de364a6a60;  alias, 1 drivers
v000001de364075e0_0 .net "R", 0 0, L_000001de364b5eb0;  alias, 1 drivers
S_000001de363f0910 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6620 .functor OR 1, L_000001de364a61a0, L_000001de364a6a60, C4<0>, C4<0>;
v000001de364070e0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de364051a0_0 .net "B", 0 0, L_000001de364a6a60;  alias, 1 drivers
v000001de364054c0_0 .net "R", 0 0, L_000001de364b6620;  alias, 1 drivers
S_000001de363f10e0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6e00 .functor BUFZ 1, L_000001de364a61a0, C4<0>, C4<0>, C4<0>;
v000001de364057e0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36405b00_0 .net "R", 0 0, L_000001de364b6e00;  alias, 1 drivers
S_000001de363f1a40 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b5820 .functor NOT 1, L_000001de364a6a60, C4<0>, C4<0>, C4<0>;
v000001de364090c0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36409340_0 .net "B", 0 0, L_000001de364a6a60;  alias, 1 drivers
L_000001de364426d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36408e40_0 .net "Cin", 0 0, L_000001de364426d0;  1 drivers
v000001de364083a0_0 .net "Cout", 0 0, L_000001de364b6d90;  alias, 1 drivers
v000001de364093e0_0 .net "S", 0 0, L_000001de364b65b0;  alias, 1 drivers
S_000001de363efb00 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363f1a40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b6540 .functor XOR 1, L_000001de364a61a0, L_000001de364b5820, C4<0>, C4<0>;
L_000001de364b65b0 .functor XOR 1, L_000001de364b6540, L_000001de364426d0, C4<0>, C4<0>;
L_000001de364b7030 .functor AND 1, L_000001de364b6540, L_000001de364426d0, C4<1>, C4<1>;
L_000001de364b67e0 .functor AND 1, L_000001de364a61a0, L_000001de364b5820, C4<1>, C4<1>;
L_000001de364b6d90 .functor OR 1, L_000001de364b7030, L_000001de364b67e0, C4<0>, C4<0>;
v000001de36405ba0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de36408940_0 .net "B", 0 0, L_000001de364b5820;  1 drivers
v000001de36408800_0 .net "Cin", 0 0, L_000001de364426d0;  alias, 1 drivers
v000001de36407fe0_0 .net "Cout", 0 0, L_000001de364b6d90;  alias, 1 drivers
v000001de36408da0_0 .net "S", 0 0, L_000001de364b65b0;  alias, 1 drivers
v000001de36409020_0 .net "and1_out", 0 0, L_000001de364b7030;  1 drivers
v000001de36407c20_0 .net "and2_out", 0 0, L_000001de364b67e0;  1 drivers
v000001de36408760_0 .net "xor1_out", 0 0, L_000001de364b6540;  1 drivers
S_000001de363efc90 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f0f50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b5660 .functor XOR 1, L_000001de364a61a0, L_000001de364a6a60, C4<0>, C4<0>;
v000001de36408ee0_0 .net "A", 0 0, L_000001de364a61a0;  alias, 1 drivers
v000001de3640a060_0 .net "B", 0 0, L_000001de364a6a60;  alias, 1 drivers
v000001de36407900_0 .net "R", 0 0, L_000001de364b5660;  alias, 1 drivers
S_000001de363f1720 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336c10 .param/l "i" 0 3 12, +C4<010101>;
S_000001de363f2080 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f1720;
 .timescale 0 0;
S_000001de363f1bd0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3640ae20_0 .net "A", 0 0, L_000001de364a6380;  1 drivers
v000001de3640aec0_0 .net "B", 0 0, L_000001de364a5a20;  1 drivers
v000001de3640c7c0_0 .net "Cin", 0 0, L_000001de364a5e80;  1 drivers
v000001de3640b780_0 .net "Cout", 0 0, v000001de3640a9c0_0;  1 drivers
v000001de3640a920_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3640c4a0_0 .var "R", 0 0;
v000001de3640ab00_0 .net "add_cout", 0 0, L_000001de364b61c0;  1 drivers
v000001de3640a880_0 .net "and_out", 0 0, L_000001de364b6700;  1 drivers
v000001de3640a9c0_0 .var "cout_internal", 0 0;
v000001de3640c360_0 .net "not_a", 0 0, L_000001de364b6a10;  1 drivers
v000001de3640b500_0 .net "not_b", 0 0, L_000001de364b5580;  1 drivers
v000001de3640aa60_0 .net "or_out", 0 0, L_000001de364b6930;  1 drivers
v000001de3640aba0_0 .net "pass_a", 0 0, L_000001de364b57b0;  1 drivers
v000001de3640b960_0 .net "sub", 0 0, L_000001de364b5740;  1 drivers
v000001de3640c5e0_0 .net "sub_cout", 0 0, L_000001de364b6690;  1 drivers
v000001de3640c540_0 .net "sum", 0 0, L_000001de364b6770;  1 drivers
v000001de3640be60_0 .net "xor_out", 0 0, L_000001de364b7110;  1 drivers
E_000001de36337710/0 .event anyedge, v000001de3634d000_0, v000001de36408a80_0, v000001de36408d00_0, v000001de36409ca0_0;
E_000001de36337710/1 .event anyedge, v000001de36409c00_0, v000001de36408260_0, v000001de364097a0_0, v000001de3640b460_0;
E_000001de36337710/2 .event anyedge, v000001de36407a40_0, v000001de36408580_0, v000001de364084e0_0;
E_000001de36337710 .event/or E_000001de36337710/0, E_000001de36337710/1, E_000001de36337710/2;
S_000001de363f1d60 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b5f20 .functor XOR 1, L_000001de364a6380, L_000001de364a5a20, C4<0>, C4<0>;
L_000001de364b6770 .functor XOR 1, L_000001de364b5f20, L_000001de364a5e80, C4<0>, C4<0>;
L_000001de364b69a0 .functor AND 1, L_000001de364b5f20, L_000001de364a5e80, C4<1>, C4<1>;
L_000001de364b5f90 .functor AND 1, L_000001de364a6380, L_000001de364a5a20, C4<1>, C4<1>;
L_000001de364b61c0 .functor OR 1, L_000001de364b69a0, L_000001de364b5f90, C4<0>, C4<0>;
v000001de364092a0_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de364088a0_0 .net "B", 0 0, L_000001de364a5a20;  alias, 1 drivers
v000001de36409480_0 .net "Cin", 0 0, L_000001de364a5e80;  alias, 1 drivers
v000001de36408d00_0 .net "Cout", 0 0, L_000001de364b61c0;  alias, 1 drivers
v000001de36408a80_0 .net "S", 0 0, L_000001de364b6770;  alias, 1 drivers
v000001de36409ac0_0 .net "and1_out", 0 0, L_000001de364b69a0;  1 drivers
v000001de36408b20_0 .net "and2_out", 0 0, L_000001de364b5f90;  1 drivers
v000001de36407e00_0 .net "xor1_out", 0 0, L_000001de364b5f20;  1 drivers
S_000001de363f05f0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6700 .functor AND 1, L_000001de364a6380, L_000001de364a5a20, C4<1>, C4<1>;
v000001de36408bc0_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de36409840_0 .net "B", 0 0, L_000001de364a5a20;  alias, 1 drivers
v000001de36408260_0 .net "R", 0 0, L_000001de364b6700;  alias, 1 drivers
S_000001de363ef330 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b6a10 .functor NOT 1, L_000001de364a6380, C4<0>, C4<0>, C4<0>;
v000001de36409b60_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de36407a40_0 .net "R", 0 0, L_000001de364b6a10;  alias, 1 drivers
S_000001de363f1ef0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b5580 .functor NOT 1, L_000001de364a5a20, C4<0>, C4<0>, C4<0>;
v000001de364095c0_0 .net "A", 0 0, L_000001de364a5a20;  alias, 1 drivers
v000001de364084e0_0 .net "R", 0 0, L_000001de364b5580;  alias, 1 drivers
S_000001de363f2210 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b6930 .functor OR 1, L_000001de364a6380, L_000001de364a5a20, C4<0>, C4<0>;
v000001de36407ea0_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de364079a0_0 .net "B", 0 0, L_000001de364a5a20;  alias, 1 drivers
v000001de364097a0_0 .net "R", 0 0, L_000001de364b6930;  alias, 1 drivers
S_000001de363ee840 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b57b0 .functor BUFZ 1, L_000001de364a6380, C4<0>, C4<0>, C4<0>;
v000001de364098e0_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de36408580_0 .net "R", 0 0, L_000001de364b57b0;  alias, 1 drivers
S_000001de363ee9d0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b62a0 .functor NOT 1, L_000001de364a5a20, C4<0>, C4<0>, C4<0>;
v000001de36409fc0_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de36407b80_0 .net "B", 0 0, L_000001de364a5a20;  alias, 1 drivers
L_000001de36442718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36407cc0_0 .net "Cin", 0 0, L_000001de36442718;  1 drivers
v000001de36407f40_0 .net "Cout", 0 0, L_000001de364b6690;  alias, 1 drivers
v000001de3640b000_0 .net "S", 0 0, L_000001de364b5740;  alias, 1 drivers
S_000001de363ef1a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363ee9d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b6e70 .functor XOR 1, L_000001de364a6380, L_000001de364b62a0, C4<0>, C4<0>;
L_000001de364b5740 .functor XOR 1, L_000001de364b6e70, L_000001de36442718, C4<0>, C4<0>;
L_000001de364b70a0 .functor AND 1, L_000001de364b6e70, L_000001de36442718, C4<1>, C4<1>;
L_000001de364b6230 .functor AND 1, L_000001de364a6380, L_000001de364b62a0, C4<1>, C4<1>;
L_000001de364b6690 .functor OR 1, L_000001de364b70a0, L_000001de364b6230, C4<0>, C4<0>;
v000001de36409980_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de36409a20_0 .net "B", 0 0, L_000001de364b62a0;  1 drivers
v000001de36407ae0_0 .net "Cin", 0 0, L_000001de36442718;  alias, 1 drivers
v000001de36409c00_0 .net "Cout", 0 0, L_000001de364b6690;  alias, 1 drivers
v000001de36409ca0_0 .net "S", 0 0, L_000001de364b5740;  alias, 1 drivers
v000001de36409d40_0 .net "and1_out", 0 0, L_000001de364b70a0;  1 drivers
v000001de36409e80_0 .net "and2_out", 0 0, L_000001de364b6230;  1 drivers
v000001de36409f20_0 .net "xor1_out", 0 0, L_000001de364b6e70;  1 drivers
S_000001de363eecf0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f1bd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7110 .functor XOR 1, L_000001de364a6380, L_000001de364a5a20, C4<0>, C4<0>;
v000001de3640b140_0 .net "A", 0 0, L_000001de364a6380;  alias, 1 drivers
v000001de3640a560_0 .net "B", 0 0, L_000001de364a5a20;  alias, 1 drivers
v000001de3640b460_0 .net "R", 0 0, L_000001de364b7110;  alias, 1 drivers
S_000001de363ef010 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336a10 .param/l "i" 0 3 12, +C4<010110>;
S_000001de363f5b20 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363ef010;
 .timescale 0 0;
S_000001de363f7740 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f5b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3640c040_0 .net "A", 0 0, L_000001de364a55c0;  1 drivers
v000001de3640c0e0_0 .net "B", 0 0, L_000001de364a6600;  1 drivers
v000001de3640a4c0_0 .net "Cin", 0 0, L_000001de364a5660;  1 drivers
v000001de3640a600_0 .net "Cout", 0 0, v000001de3640cb80_0;  1 drivers
v000001de3640a6a0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3640a740_0 .var "R", 0 0;
v000001de3640a7e0_0 .net "add_cout", 0 0, L_000001de364b7570;  1 drivers
v000001de3640dee0_0 .net "and_out", 0 0, L_000001de364b7ce0;  1 drivers
v000001de3640cb80_0 .var "cout_internal", 0 0;
v000001de3640e480_0 .net "not_a", 0 0, L_000001de364b8920;  1 drivers
v000001de3640d620_0 .net "not_b", 0 0, L_000001de364b7c00;  1 drivers
v000001de3640d9e0_0 .net "or_out", 0 0, L_000001de364b78f0;  1 drivers
v000001de3640e980_0 .net "pass_a", 0 0, L_000001de364b8c30;  1 drivers
v000001de3640d760_0 .net "sub", 0 0, L_000001de364b7f80;  1 drivers
v000001de3640dda0_0 .net "sub_cout", 0 0, L_000001de364b7e30;  1 drivers
v000001de3640f060_0 .net "sum", 0 0, L_000001de364b5970;  1 drivers
v000001de3640d4e0_0 .net "xor_out", 0 0, L_000001de364b7ff0;  1 drivers
E_000001de36336c90/0 .event anyedge, v000001de3634d000_0, v000001de3640c680_0, v000001de3640b5a0_0, v000001de3640bf00_0;
E_000001de36336c90/1 .event anyedge, v000001de3640b3c0_0, v000001de3640b280_0, v000001de3640c860_0, v000001de3640bfa0_0;
E_000001de36336c90/2 .event anyedge, v000001de3640b320_0, v000001de3640bd20_0, v000001de3640bbe0_0;
E_000001de36336c90 .event/or E_000001de36336c90/0, E_000001de36336c90/1, E_000001de36336c90/2;
S_000001de363f7290 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b5900 .functor XOR 1, L_000001de364a55c0, L_000001de364a6600, C4<0>, C4<0>;
L_000001de364b5970 .functor XOR 1, L_000001de364b5900, L_000001de364a5660, C4<0>, C4<0>;
L_000001de364b59e0 .functor AND 1, L_000001de364b5900, L_000001de364a5660, C4<1>, C4<1>;
L_000001de364b7260 .functor AND 1, L_000001de364a55c0, L_000001de364a6600, C4<1>, C4<1>;
L_000001de364b7570 .functor OR 1, L_000001de364b59e0, L_000001de364b7260, C4<0>, C4<0>;
v000001de3640bdc0_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640b6e0_0 .net "B", 0 0, L_000001de364a6600;  alias, 1 drivers
v000001de3640c180_0 .net "Cin", 0 0, L_000001de364a5660;  alias, 1 drivers
v000001de3640b5a0_0 .net "Cout", 0 0, L_000001de364b7570;  alias, 1 drivers
v000001de3640c680_0 .net "S", 0 0, L_000001de364b5970;  alias, 1 drivers
v000001de3640af60_0 .net "and1_out", 0 0, L_000001de364b59e0;  1 drivers
v000001de3640b640_0 .net "and2_out", 0 0, L_000001de364b7260;  1 drivers
v000001de3640c220_0 .net "xor1_out", 0 0, L_000001de364b5900;  1 drivers
S_000001de363f4ea0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7ce0 .functor AND 1, L_000001de364a55c0, L_000001de364a6600, C4<1>, C4<1>;
v000001de3640b1e0_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640c720_0 .net "B", 0 0, L_000001de364a6600;  alias, 1 drivers
v000001de3640b280_0 .net "R", 0 0, L_000001de364b7ce0;  alias, 1 drivers
S_000001de363f7a60 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8920 .functor NOT 1, L_000001de364a55c0, C4<0>, C4<0>, C4<0>;
v000001de3640b0a0_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640b320_0 .net "R", 0 0, L_000001de364b8920;  alias, 1 drivers
S_000001de363f5fd0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b7c00 .functor NOT 1, L_000001de364a6600, C4<0>, C4<0>, C4<0>;
v000001de3640b820_0 .net "A", 0 0, L_000001de364a6600;  alias, 1 drivers
v000001de3640bbe0_0 .net "R", 0 0, L_000001de364b7c00;  alias, 1 drivers
S_000001de363f7bf0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b78f0 .functor OR 1, L_000001de364a55c0, L_000001de364a6600, C4<0>, C4<0>;
v000001de3640a1a0_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640b8c0_0 .net "B", 0 0, L_000001de364a6600;  alias, 1 drivers
v000001de3640c860_0 .net "R", 0 0, L_000001de364b78f0;  alias, 1 drivers
S_000001de363f5cb0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8c30 .functor BUFZ 1, L_000001de364a55c0, C4<0>, C4<0>, C4<0>;
v000001de3640ba00_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640bd20_0 .net "R", 0 0, L_000001de364b8c30;  alias, 1 drivers
S_000001de363f6f70 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b7b90 .functor NOT 1, L_000001de364a6600, C4<0>, C4<0>, C4<0>;
v000001de3640a100_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640a2e0_0 .net "B", 0 0, L_000001de364a6600;  alias, 1 drivers
L_000001de36442760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3640c400_0 .net "Cin", 0 0, L_000001de36442760;  1 drivers
v000001de3640a380_0 .net "Cout", 0 0, L_000001de364b7e30;  alias, 1 drivers
v000001de3640ad80_0 .net "S", 0 0, L_000001de364b7f80;  alias, 1 drivers
S_000001de363f6160 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363f6f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8840 .functor XOR 1, L_000001de364a55c0, L_000001de364b7b90, C4<0>, C4<0>;
L_000001de364b7f80 .functor XOR 1, L_000001de364b8840, L_000001de36442760, C4<0>, C4<0>;
L_000001de364b7ab0 .functor AND 1, L_000001de364b8840, L_000001de36442760, C4<1>, C4<1>;
L_000001de364b88b0 .functor AND 1, L_000001de364a55c0, L_000001de364b7b90, C4<1>, C4<1>;
L_000001de364b7e30 .functor OR 1, L_000001de364b7ab0, L_000001de364b88b0, C4<0>, C4<0>;
v000001de3640ac40_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640ace0_0 .net "B", 0 0, L_000001de364b7b90;  1 drivers
v000001de3640bc80_0 .net "Cin", 0 0, L_000001de36442760;  alias, 1 drivers
v000001de3640b3c0_0 .net "Cout", 0 0, L_000001de364b7e30;  alias, 1 drivers
v000001de3640bf00_0 .net "S", 0 0, L_000001de364b7f80;  alias, 1 drivers
v000001de3640a240_0 .net "and1_out", 0 0, L_000001de364b7ab0;  1 drivers
v000001de3640baa0_0 .net "and2_out", 0 0, L_000001de364b88b0;  1 drivers
v000001de3640bb40_0 .net "xor1_out", 0 0, L_000001de364b8840;  1 drivers
S_000001de363f5670 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f7740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7ff0 .functor XOR 1, L_000001de364a55c0, L_000001de364a6600, C4<0>, C4<0>;
v000001de3640c2c0_0 .net "A", 0 0, L_000001de364a55c0;  alias, 1 drivers
v000001de3640a420_0 .net "B", 0 0, L_000001de364a6600;  alias, 1 drivers
v000001de3640bfa0_0 .net "R", 0 0, L_000001de364b7ff0;  alias, 1 drivers
S_000001de363f75b0 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36336810 .param/l "i" 0 3 12, +C4<010111>;
S_000001de363f5800 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f75b0;
 .timescale 0 0;
S_000001de363f62f0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f5800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3640e160_0 .net "A", 0 0, L_000001de364a57a0;  1 drivers
v000001de3640efc0_0 .net "B", 0 0, L_000001de364a69c0;  1 drivers
v000001de3640e200_0 .net "Cin", 0 0, L_000001de364a5840;  1 drivers
v000001de3640e2a0_0 .net "Cout", 0 0, v000001de3640cae0_0;  1 drivers
v000001de3640e340_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3640e3e0_0 .var "R", 0 0;
v000001de3640e660_0 .net "add_cout", 0 0, L_000001de364b7490;  1 drivers
v000001de3640e7a0_0 .net "and_out", 0 0, L_000001de364b7f10;  1 drivers
v000001de3640cae0_0 .var "cout_internal", 0 0;
v000001de3640e8e0_0 .net "not_a", 0 0, L_000001de364b8990;  1 drivers
v000001de3640e840_0 .net "not_b", 0 0, L_000001de364b73b0;  1 drivers
v000001de3640c900_0 .net "or_out", 0 0, L_000001de364b80d0;  1 drivers
v000001de3640c9a0_0 .net "pass_a", 0 0, L_000001de364b8610;  1 drivers
v000001de3640cc20_0 .net "sub", 0 0, L_000001de364b7b20;  1 drivers
v000001de3640cf40_0 .net "sub_cout", 0 0, L_000001de364b8370;  1 drivers
v000001de3640cd60_0 .net "sum", 0 0, L_000001de364b85a0;  1 drivers
v000001de3640d120_0 .net "xor_out", 0 0, L_000001de364b8760;  1 drivers
E_000001de36337390/0 .event anyedge, v000001de3634d000_0, v000001de3640df80_0, v000001de3640ede0_0, v000001de3640d940_0;
E_000001de36337390/1 .event anyedge, v000001de3640eb60_0, v000001de3640ed40_0, v000001de3640ccc0_0, v000001de3640d080_0;
E_000001de36337390/2 .event anyedge, v000001de3640ce00_0, v000001de3640eac0_0, v000001de3640d440_0;
E_000001de36337390 .event/or E_000001de36337390/0, E_000001de36337390/1, E_000001de36337390/2;
S_000001de363f49f0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8060 .functor XOR 1, L_000001de364a57a0, L_000001de364a69c0, C4<0>, C4<0>;
L_000001de364b85a0 .functor XOR 1, L_000001de364b8060, L_000001de364a5840, C4<0>, C4<0>;
L_000001de364b8b50 .functor AND 1, L_000001de364b8060, L_000001de364a5840, C4<1>, C4<1>;
L_000001de364b71f0 .functor AND 1, L_000001de364a57a0, L_000001de364a69c0, C4<1>, C4<1>;
L_000001de364b7490 .functor OR 1, L_000001de364b8b50, L_000001de364b71f0, C4<0>, C4<0>;
v000001de3640e700_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640d6c0_0 .net "B", 0 0, L_000001de364a69c0;  alias, 1 drivers
v000001de3640d800_0 .net "Cin", 0 0, L_000001de364a5840;  alias, 1 drivers
v000001de3640ede0_0 .net "Cout", 0 0, L_000001de364b7490;  alias, 1 drivers
v000001de3640df80_0 .net "S", 0 0, L_000001de364b85a0;  alias, 1 drivers
v000001de3640d8a0_0 .net "and1_out", 0 0, L_000001de364b8b50;  1 drivers
v000001de3640eca0_0 .net "and2_out", 0 0, L_000001de364b71f0;  1 drivers
v000001de3640d300_0 .net "xor1_out", 0 0, L_000001de364b8060;  1 drivers
S_000001de363f5990 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7f10 .functor AND 1, L_000001de364a57a0, L_000001de364a69c0, C4<1>, C4<1>;
v000001de3640d260_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640e5c0_0 .net "B", 0 0, L_000001de364a69c0;  alias, 1 drivers
v000001de3640ed40_0 .net "R", 0 0, L_000001de364b7f10;  alias, 1 drivers
S_000001de363f7420 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8990 .functor NOT 1, L_000001de364a57a0, C4<0>, C4<0>, C4<0>;
v000001de3640ca40_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640ce00_0 .net "R", 0 0, L_000001de364b8990;  alias, 1 drivers
S_000001de363f5e40 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b73b0 .functor NOT 1, L_000001de364a69c0, C4<0>, C4<0>, C4<0>;
v000001de3640dc60_0 .net "A", 0 0, L_000001de364a69c0;  alias, 1 drivers
v000001de3640d440_0 .net "R", 0 0, L_000001de364b73b0;  alias, 1 drivers
S_000001de363f7d80 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b80d0 .functor OR 1, L_000001de364a57a0, L_000001de364a69c0, C4<0>, C4<0>;
v000001de3640e020_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640e0c0_0 .net "B", 0 0, L_000001de364a69c0;  alias, 1 drivers
v000001de3640ccc0_0 .net "R", 0 0, L_000001de364b80d0;  alias, 1 drivers
S_000001de363f6480 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8610 .functor BUFZ 1, L_000001de364a57a0, C4<0>, C4<0>, C4<0>;
v000001de3640ea20_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640eac0_0 .net "R", 0 0, L_000001de364b8610;  alias, 1 drivers
S_000001de363f4d10 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8680 .functor NOT 1, L_000001de364a69c0, C4<0>, C4<0>, C4<0>;
v000001de3640d580_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640db20_0 .net "B", 0 0, L_000001de364a69c0;  alias, 1 drivers
L_000001de364427a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3640e520_0 .net "Cin", 0 0, L_000001de364427a8;  1 drivers
v000001de3640ec00_0 .net "Cout", 0 0, L_000001de364b8370;  alias, 1 drivers
v000001de3640ee80_0 .net "S", 0 0, L_000001de364b7b20;  alias, 1 drivers
S_000001de363f6610 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363f4d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b7340 .functor XOR 1, L_000001de364a57a0, L_000001de364b8680, C4<0>, C4<0>;
L_000001de364b7b20 .functor XOR 1, L_000001de364b7340, L_000001de364427a8, C4<0>, C4<0>;
L_000001de364b76c0 .functor AND 1, L_000001de364b7340, L_000001de364427a8, C4<1>, C4<1>;
L_000001de364b7880 .functor AND 1, L_000001de364a57a0, L_000001de364b8680, C4<1>, C4<1>;
L_000001de364b8370 .functor OR 1, L_000001de364b76c0, L_000001de364b7880, C4<0>, C4<0>;
v000001de3640d3a0_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640cfe0_0 .net "B", 0 0, L_000001de364b8680;  1 drivers
v000001de3640dbc0_0 .net "Cin", 0 0, L_000001de364427a8;  alias, 1 drivers
v000001de3640eb60_0 .net "Cout", 0 0, L_000001de364b8370;  alias, 1 drivers
v000001de3640d940_0 .net "S", 0 0, L_000001de364b7b20;  alias, 1 drivers
v000001de3640da80_0 .net "and1_out", 0 0, L_000001de364b76c0;  1 drivers
v000001de3640cea0_0 .net "and2_out", 0 0, L_000001de364b7880;  1 drivers
v000001de3640ef20_0 .net "xor1_out", 0 0, L_000001de364b7340;  1 drivers
S_000001de363f4860 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f62f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b8760 .functor XOR 1, L_000001de364a57a0, L_000001de364a69c0, C4<0>, C4<0>;
v000001de3640dd00_0 .net "A", 0 0, L_000001de364a57a0;  alias, 1 drivers
v000001de3640de40_0 .net "B", 0 0, L_000001de364a69c0;  alias, 1 drivers
v000001de3640d080_0 .net "R", 0 0, L_000001de364b8760;  alias, 1 drivers
S_000001de363f6ac0 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337550 .param/l "i" 0 3 12, +C4<011000>;
S_000001de363f78d0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f6ac0;
 .timescale 0 0;
S_000001de363f7f10 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f78d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36400d80_0 .net "A", 0 0, L_000001de364a75a0;  1 drivers
v000001de364009c0_0 .net "B", 0 0, L_000001de364a66a0;  1 drivers
v000001de36400a60_0 .net "Cin", 0 0, L_000001de364a67e0;  1 drivers
v000001de36401dc0_0 .net "Cout", 0 0, v000001de36401f00_0;  1 drivers
v000001de36401d20_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de36401e60_0 .var "R", 0 0;
v000001de36400ba0_0 .net "add_cout", 0 0, L_000001de364b7810;  1 drivers
v000001de36401960_0 .net "and_out", 0 0, L_000001de364b7960;  1 drivers
v000001de36401f00_0 .var "cout_internal", 0 0;
v000001de36401500_0 .net "not_a", 0 0, L_000001de364b8ca0;  1 drivers
v000001de36400ec0_0 .net "not_b", 0 0, L_000001de364b8140;  1 drivers
v000001de36400600_0 .net "or_out", 0 0, L_000001de364b8220;  1 drivers
v000001de36400420_0 .net "pass_a", 0 0, L_000001de364b81b0;  1 drivers
v000001de364004c0_0 .net "sub", 0 0, L_000001de364b8a70;  1 drivers
v000001de36400b00_0 .net "sub_cout", 0 0, L_000001de364b7420;  1 drivers
v000001de364020e0_0 .net "sum", 0 0, L_000001de364b8a00;  1 drivers
v000001de36401460_0 .net "xor_out", 0 0, L_000001de364b8290;  1 drivers
E_000001de36336850/0 .event anyedge, v000001de3634d000_0, v000001de3640fc40_0, v000001de3640ff60_0, v000001de3640f2e0_0;
E_000001de36336850/1 .event anyedge, v000001de3640f240_0, v000001de3640fb00_0, v000001de3640fe20_0, v000001de36400f60_0;
E_000001de36336850/2 .event anyedge, v000001de3640fa60_0, v000001de3640f920_0, v000001de3640f600_0;
E_000001de36336850 .event/or E_000001de36336850/0, E_000001de36336850/1, E_000001de36336850/2;
S_000001de363f5030 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b7d50 .functor XOR 1, L_000001de364a75a0, L_000001de364a66a0, C4<0>, C4<0>;
L_000001de364b8a00 .functor XOR 1, L_000001de364b7d50, L_000001de364a67e0, C4<0>, C4<0>;
L_000001de364b7dc0 .functor AND 1, L_000001de364b7d50, L_000001de364a67e0, C4<1>, C4<1>;
L_000001de364b87d0 .functor AND 1, L_000001de364a75a0, L_000001de364a66a0, C4<1>, C4<1>;
L_000001de364b7810 .functor OR 1, L_000001de364b7dc0, L_000001de364b87d0, C4<0>, C4<0>;
v000001de3640d1c0_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640f7e0_0 .net "B", 0 0, L_000001de364a66a0;  alias, 1 drivers
v000001de3640f420_0 .net "Cin", 0 0, L_000001de364a67e0;  alias, 1 drivers
v000001de3640ff60_0 .net "Cout", 0 0, L_000001de364b7810;  alias, 1 drivers
v000001de3640fc40_0 .net "S", 0 0, L_000001de364b8a00;  alias, 1 drivers
v000001de3640f380_0 .net "and1_out", 0 0, L_000001de364b7dc0;  1 drivers
v000001de3640f4c0_0 .net "and2_out", 0 0, L_000001de364b87d0;  1 drivers
v000001de3640fce0_0 .net "xor1_out", 0 0, L_000001de364b7d50;  1 drivers
S_000001de363f80a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7960 .functor AND 1, L_000001de364a75a0, L_000001de364a66a0, C4<1>, C4<1>;
v000001de3640f560_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640f9c0_0 .net "B", 0 0, L_000001de364a66a0;  alias, 1 drivers
v000001de3640fb00_0 .net "R", 0 0, L_000001de364b7960;  alias, 1 drivers
S_000001de363f6c50 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8ca0 .functor NOT 1, L_000001de364a75a0, C4<0>, C4<0>, C4<0>;
v000001de3640f880_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640fa60_0 .net "R", 0 0, L_000001de364b8ca0;  alias, 1 drivers
S_000001de363f67a0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b8140 .functor NOT 1, L_000001de364a66a0, C4<0>, C4<0>, C4<0>;
v000001de3640fd80_0 .net "A", 0 0, L_000001de364a66a0;  alias, 1 drivers
v000001de3640f600_0 .net "R", 0 0, L_000001de364b8140;  alias, 1 drivers
S_000001de363f5350 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b8220 .functor OR 1, L_000001de364a75a0, L_000001de364a66a0, C4<0>, C4<0>;
v000001de3640f6a0_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640f740_0 .net "B", 0 0, L_000001de364a66a0;  alias, 1 drivers
v000001de3640fe20_0 .net "R", 0 0, L_000001de364b8220;  alias, 1 drivers
S_000001de363f6930 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b81b0 .functor BUFZ 1, L_000001de364a75a0, C4<0>, C4<0>, C4<0>;
v000001de3640f100_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640f920_0 .net "R", 0 0, L_000001de364b81b0;  alias, 1 drivers
S_000001de363f51c0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8bc0 .functor NOT 1, L_000001de364a66a0, C4<0>, C4<0>, C4<0>;
v000001de364015a0_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de36401640_0 .net "B", 0 0, L_000001de364a66a0;  alias, 1 drivers
L_000001de364427f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36401c80_0 .net "Cin", 0 0, L_000001de364427f0;  1 drivers
v000001de364007e0_0 .net "Cout", 0 0, L_000001de364b7420;  alias, 1 drivers
v000001de36401000_0 .net "S", 0 0, L_000001de364b8a70;  alias, 1 drivers
S_000001de363f8230 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363f51c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8ae0 .functor XOR 1, L_000001de364a75a0, L_000001de364b8bc0, C4<0>, C4<0>;
L_000001de364b8a70 .functor XOR 1, L_000001de364b8ae0, L_000001de364427f0, C4<0>, C4<0>;
L_000001de364b86f0 .functor AND 1, L_000001de364b8ae0, L_000001de364427f0, C4<1>, C4<1>;
L_000001de364b8530 .functor AND 1, L_000001de364a75a0, L_000001de364b8bc0, C4<1>, C4<1>;
L_000001de364b7420 .functor OR 1, L_000001de364b86f0, L_000001de364b8530, C4<0>, C4<0>;
v000001de3640fba0_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de3640fec0_0 .net "B", 0 0, L_000001de364b8bc0;  1 drivers
v000001de3640f1a0_0 .net "Cin", 0 0, L_000001de364427f0;  alias, 1 drivers
v000001de3640f240_0 .net "Cout", 0 0, L_000001de364b7420;  alias, 1 drivers
v000001de3640f2e0_0 .net "S", 0 0, L_000001de364b8a70;  alias, 1 drivers
v000001de36400380_0 .net "and1_out", 0 0, L_000001de364b86f0;  1 drivers
v000001de36401be0_0 .net "and2_out", 0 0, L_000001de364b8530;  1 drivers
v000001de364010a0_0 .net "xor1_out", 0 0, L_000001de364b8ae0;  1 drivers
S_000001de363f83c0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f7f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b8290 .functor XOR 1, L_000001de364a75a0, L_000001de364a66a0, C4<0>, C4<0>;
v000001de36400100_0 .net "A", 0 0, L_000001de364a75a0;  alias, 1 drivers
v000001de36402360_0 .net "B", 0 0, L_000001de364a66a0;  alias, 1 drivers
v000001de36400f60_0 .net "R", 0 0, L_000001de364b8290;  alias, 1 drivers
S_000001de363f46d0 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337690 .param/l "i" 0 3 12, +C4<011001>;
S_000001de363f4b80 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f46d0;
 .timescale 0 0;
S_000001de363f54e0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f4b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36413ef0_0 .net "A", 0 0, L_000001de364a5b60;  1 drivers
v000001de364136d0_0 .net "B", 0 0, L_000001de364a58e0;  1 drivers
v000001de364138b0_0 .net "Cin", 0 0, L_000001de364a5c00;  1 drivers
v000001de36414a30_0 .net "Cout", 0 0, v000001de36412f50_0;  1 drivers
v000001de36413270_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de36413130_0 .var "R", 0 0;
v000001de36412d70_0 .net "add_cout", 0 0, L_000001de364b7500;  1 drivers
v000001de36412ff0_0 .net "and_out", 0 0, L_000001de364b7730;  1 drivers
v000001de36412f50_0 .var "cout_internal", 0 0;
v000001de36413590_0 .net "not_a", 0 0, L_000001de364b9100;  1 drivers
v000001de36412e10_0 .net "not_b", 0 0, L_000001de364b9410;  1 drivers
v000001de364143f0_0 .net "or_out", 0 0, L_000001de364b77a0;  1 drivers
v000001de364139f0_0 .net "pass_a", 0 0, L_000001de364b9250;  1 drivers
v000001de36414f30_0 .net "sub", 0 0, L_000001de364b8450;  1 drivers
v000001de36413810_0 .net "sub_cout", 0 0, L_000001de364b7650;  1 drivers
v000001de36413a90_0 .net "sum", 0 0, L_000001de364b8d10;  1 drivers
v000001de364140d0_0 .net "xor_out", 0 0, L_000001de364b9020;  1 drivers
E_000001de36337d90/0 .event anyedge, v000001de3634d000_0, v000001de36402720_0, v000001de364011e0_0, v000001de36402180_0;
E_000001de36337d90/1 .event anyedge, v000001de364013c0_0, v000001de36401a00_0, v000001de364022c0_0, v000001de364006a0_0;
E_000001de36337d90/2 .event anyedge, v000001de36401780_0, v000001de36401320_0, v000001de364025e0_0;
E_000001de36337d90 .event/or E_000001de36337d90/0, E_000001de36337d90/1, E_000001de36337d90/2;
S_000001de363f7100 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b7ea0 .functor XOR 1, L_000001de364a5b60, L_000001de364a58e0, C4<0>, C4<0>;
L_000001de364b8d10 .functor XOR 1, L_000001de364b7ea0, L_000001de364a5c00, C4<0>, C4<0>;
L_000001de364b79d0 .functor AND 1, L_000001de364b7ea0, L_000001de364a5c00, C4<1>, C4<1>;
L_000001de364b8300 .functor AND 1, L_000001de364a5b60, L_000001de364a58e0, C4<1>, C4<1>;
L_000001de364b7500 .functor OR 1, L_000001de364b79d0, L_000001de364b8300, C4<0>, C4<0>;
v000001de36400740_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36400e20_0 .net "B", 0 0, L_000001de364a58e0;  alias, 1 drivers
v000001de36401280_0 .net "Cin", 0 0, L_000001de364a5c00;  alias, 1 drivers
v000001de364011e0_0 .net "Cout", 0 0, L_000001de364b7500;  alias, 1 drivers
v000001de36402720_0 .net "S", 0 0, L_000001de364b8d10;  alias, 1 drivers
v000001de36400c40_0 .net "and1_out", 0 0, L_000001de364b79d0;  1 drivers
v000001de36400880_0 .net "and2_out", 0 0, L_000001de364b8300;  1 drivers
v000001de364016e0_0 .net "xor1_out", 0 0, L_000001de364b7ea0;  1 drivers
S_000001de363f6de0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b7730 .functor AND 1, L_000001de364a5b60, L_000001de364a58e0, C4<1>, C4<1>;
v000001de364027c0_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36401140_0 .net "B", 0 0, L_000001de364a58e0;  alias, 1 drivers
v000001de36401a00_0 .net "R", 0 0, L_000001de364b7730;  alias, 1 drivers
S_000001de363fc0b0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b9100 .functor NOT 1, L_000001de364a5b60, C4<0>, C4<0>, C4<0>;
v000001de36400920_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36401780_0 .net "R", 0 0, L_000001de364b9100;  alias, 1 drivers
S_000001de363fc240 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b9410 .functor NOT 1, L_000001de364a58e0, C4<0>, C4<0>, C4<0>;
v000001de36402400_0 .net "A", 0 0, L_000001de364a58e0;  alias, 1 drivers
v000001de364025e0_0 .net "R", 0 0, L_000001de364b9410;  alias, 1 drivers
S_000001de363fb2a0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b77a0 .functor OR 1, L_000001de364a5b60, L_000001de364a58e0, C4<0>, C4<0>;
v000001de36400ce0_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36402680_0 .net "B", 0 0, L_000001de364a58e0;  alias, 1 drivers
v000001de364022c0_0 .net "R", 0 0, L_000001de364b77a0;  alias, 1 drivers
S_000001de363f8b90 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b9250 .functor BUFZ 1, L_000001de364a5b60, C4<0>, C4<0>, C4<0>;
v000001de36401fa0_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36401320_0 .net "R", 0 0, L_000001de364b9250;  alias, 1 drivers
S_000001de363f9b30 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b7a40 .functor NOT 1, L_000001de364a58e0, C4<0>, C4<0>, C4<0>;
v000001de36402220_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de364024a0_0 .net "B", 0 0, L_000001de364a58e0;  alias, 1 drivers
L_000001de36442838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36402540_0 .net "Cin", 0 0, L_000001de36442838;  1 drivers
v000001de36402860_0 .net "Cout", 0 0, L_000001de364b7650;  alias, 1 drivers
v000001de364001a0_0 .net "S", 0 0, L_000001de364b8450;  alias, 1 drivers
S_000001de363fc3d0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363f9b30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b75e0 .functor XOR 1, L_000001de364a5b60, L_000001de364b7a40, C4<0>, C4<0>;
L_000001de364b8450 .functor XOR 1, L_000001de364b75e0, L_000001de36442838, C4<0>, C4<0>;
L_000001de364b84c0 .functor AND 1, L_000001de364b75e0, L_000001de36442838, C4<1>, C4<1>;
L_000001de364b7180 .functor AND 1, L_000001de364a5b60, L_000001de364b7a40, C4<1>, C4<1>;
L_000001de364b7650 .functor OR 1, L_000001de364b84c0, L_000001de364b7180, C4<0>, C4<0>;
v000001de36400240_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36402040_0 .net "B", 0 0, L_000001de364b7a40;  1 drivers
v000001de36401820_0 .net "Cin", 0 0, L_000001de36442838;  alias, 1 drivers
v000001de364013c0_0 .net "Cout", 0 0, L_000001de364b7650;  alias, 1 drivers
v000001de36402180_0 .net "S", 0 0, L_000001de364b8450;  alias, 1 drivers
v000001de364018c0_0 .net "and1_out", 0 0, L_000001de364b84c0;  1 drivers
v000001de36401aa0_0 .net "and2_out", 0 0, L_000001de364b7180;  1 drivers
v000001de36401b40_0 .net "xor1_out", 0 0, L_000001de364b75e0;  1 drivers
S_000001de363f99a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363f54e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b9020 .functor XOR 1, L_000001de364a5b60, L_000001de364a58e0, C4<0>, C4<0>;
v000001de364002e0_0 .net "A", 0 0, L_000001de364a5b60;  alias, 1 drivers
v000001de36400560_0 .net "B", 0 0, L_000001de364a58e0;  alias, 1 drivers
v000001de364006a0_0 .net "R", 0 0, L_000001de364b9020;  alias, 1 drivers
S_000001de363f9cc0 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337e90 .param/l "i" 0 3 12, +C4<011010>;
S_000001de363f9e50 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f9cc0;
 .timescale 0 0;
S_000001de363fadf0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f9e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36412b90_0 .net "A", 0 0, L_000001de364a7a00;  1 drivers
v000001de36414530_0 .net "B", 0 0, L_000001de364a7aa0;  1 drivers
v000001de36414670_0 .net "Cin", 0 0, L_000001de364a5f20;  1 drivers
v000001de36414710_0 .net "Cout", 0 0, v000001de36414c10_0;  1 drivers
v000001de364147b0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de36414850_0 .var "R", 0 0;
v000001de36414990_0 .net "add_cout", 0 0, L_000001de364b9170;  1 drivers
v000001de36414b70_0 .net "and_out", 0 0, L_000001de364b8ed0;  1 drivers
v000001de36414c10_0 .var "cout_internal", 0 0;
v000001de36414d50_0 .net "not_a", 0 0, L_000001de364bb6b0;  1 drivers
v000001de36412c30_0 .net "not_b", 0 0, L_000001de364bcc20;  1 drivers
v000001de36415e30_0 .net "or_out", 0 0, L_000001de364bc670;  1 drivers
v000001de36415ed0_0 .net "pass_a", 0 0, L_000001de364bbbf0;  1 drivers
v000001de364165b0_0 .net "sub", 0 0, L_000001de364b8df0;  1 drivers
v000001de36417190_0 .net "sub_cout", 0 0, L_000001de364b8d80;  1 drivers
v000001de36416ab0_0 .net "sum", 0 0, L_000001de364b8fb0;  1 drivers
v000001de36416510_0 .net "xor_out", 0 0, L_000001de364bc830;  1 drivers
E_000001de36337910/0 .event anyedge, v000001de3634d000_0, v000001de36414030_0, v000001de36415070_0, v000001de36414210_0;
E_000001de36337910/1 .event anyedge, v000001de364131d0_0, v000001de36412cd0_0, v000001de36412af0_0, v000001de36414490_0;
E_000001de36337910/2 .event anyedge, v000001de36414ad0_0, v000001de36413450_0, v000001de36413630_0;
E_000001de36337910 .event/or E_000001de36337910/0, E_000001de36337910/1, E_000001de36337910/2;
S_000001de363f86e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b91e0 .functor XOR 1, L_000001de364a7a00, L_000001de364a7aa0, C4<0>, C4<0>;
L_000001de364b8fb0 .functor XOR 1, L_000001de364b91e0, L_000001de364a5f20, C4<0>, C4<0>;
L_000001de364b92c0 .functor AND 1, L_000001de364b91e0, L_000001de364a5f20, C4<1>, C4<1>;
L_000001de364b8f40 .functor AND 1, L_000001de364a7a00, L_000001de364a7aa0, C4<1>, C4<1>;
L_000001de364b9170 .functor OR 1, L_000001de364b92c0, L_000001de364b8f40, C4<0>, C4<0>;
v000001de36412eb0_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36414df0_0 .net "B", 0 0, L_000001de364a7aa0;  alias, 1 drivers
v000001de36414fd0_0 .net "Cin", 0 0, L_000001de364a5f20;  alias, 1 drivers
v000001de36415070_0 .net "Cout", 0 0, L_000001de364b9170;  alias, 1 drivers
v000001de36414030_0 .net "S", 0 0, L_000001de364b8fb0;  alias, 1 drivers
v000001de36413770_0 .net "and1_out", 0 0, L_000001de364b92c0;  1 drivers
v000001de36413090_0 .net "and2_out", 0 0, L_000001de364b8f40;  1 drivers
v000001de36413d10_0 .net "xor1_out", 0 0, L_000001de364b91e0;  1 drivers
S_000001de363f9810 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364b8ed0 .functor AND 1, L_000001de364a7a00, L_000001de364a7aa0, C4<1>, C4<1>;
v000001de36413950_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36413c70_0 .net "B", 0 0, L_000001de364a7aa0;  alias, 1 drivers
v000001de36412cd0_0 .net "R", 0 0, L_000001de364b8ed0;  alias, 1 drivers
S_000001de363f9fe0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bb6b0 .functor NOT 1, L_000001de364a7a00, C4<0>, C4<0>, C4<0>;
v000001de364129b0_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36414ad0_0 .net "R", 0 0, L_000001de364bb6b0;  alias, 1 drivers
S_000001de363faad0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bcc20 .functor NOT 1, L_000001de364a7aa0, C4<0>, C4<0>, C4<0>;
v000001de364148f0_0 .net "A", 0 0, L_000001de364a7aa0;  alias, 1 drivers
v000001de36413630_0 .net "R", 0 0, L_000001de364bcc20;  alias, 1 drivers
S_000001de363fa170 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc670 .functor OR 1, L_000001de364a7a00, L_000001de364a7aa0, C4<0>, C4<0>;
v000001de36413f90_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36414e90_0 .net "B", 0 0, L_000001de364a7aa0;  alias, 1 drivers
v000001de36412af0_0 .net "R", 0 0, L_000001de364bc670;  alias, 1 drivers
S_000001de363fb750 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bbbf0 .functor BUFZ 1, L_000001de364a7a00, C4<0>, C4<0>, C4<0>;
v000001de36412910_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36413450_0 .net "R", 0 0, L_000001de364bbbf0;  alias, 1 drivers
S_000001de363fbd90 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b8e60 .functor NOT 1, L_000001de364a7aa0, C4<0>, C4<0>, C4<0>;
v000001de364133b0_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36413db0_0 .net "B", 0 0, L_000001de364a7aa0;  alias, 1 drivers
L_000001de36442880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de364134f0_0 .net "Cin", 0 0, L_000001de36442880;  1 drivers
v000001de364142b0_0 .net "Cout", 0 0, L_000001de364b8d80;  alias, 1 drivers
v000001de36412a50_0 .net "S", 0 0, L_000001de364b8df0;  alias, 1 drivers
S_000001de363f8eb0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363fbd90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364b9330 .functor XOR 1, L_000001de364a7a00, L_000001de364b8e60, C4<0>, C4<0>;
L_000001de364b8df0 .functor XOR 1, L_000001de364b9330, L_000001de36442880, C4<0>, C4<0>;
L_000001de364b93a0 .functor AND 1, L_000001de364b9330, L_000001de36442880, C4<1>, C4<1>;
L_000001de364b9480 .functor AND 1, L_000001de364a7a00, L_000001de364b8e60, C4<1>, C4<1>;
L_000001de364b8d80 .functor OR 1, L_000001de364b93a0, L_000001de364b9480, C4<0>, C4<0>;
v000001de364145d0_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36414170_0 .net "B", 0 0, L_000001de364b8e60;  1 drivers
v000001de36413310_0 .net "Cin", 0 0, L_000001de36442880;  alias, 1 drivers
v000001de364131d0_0 .net "Cout", 0 0, L_000001de364b8d80;  alias, 1 drivers
v000001de36414210_0 .net "S", 0 0, L_000001de364b8df0;  alias, 1 drivers
v000001de36413b30_0 .net "and1_out", 0 0, L_000001de364b93a0;  1 drivers
v000001de36413bd0_0 .net "and2_out", 0 0, L_000001de364b9480;  1 drivers
v000001de36414cb0_0 .net "xor1_out", 0 0, L_000001de364b9330;  1 drivers
S_000001de363fb5c0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363fadf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc830 .functor XOR 1, L_000001de364a7a00, L_000001de364a7aa0, C4<0>, C4<0>;
v000001de36413e50_0 .net "A", 0 0, L_000001de364a7a00;  alias, 1 drivers
v000001de36414350_0 .net "B", 0 0, L_000001de364a7aa0;  alias, 1 drivers
v000001de36414490_0 .net "R", 0 0, L_000001de364bc830;  alias, 1 drivers
S_000001de363f8870 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337d10 .param/l "i" 0 3 12, +C4<011011>;
S_000001de363f94f0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f8870;
 .timescale 0 0;
S_000001de363fba70 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363f94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36416290_0 .net "A", 0 0, L_000001de364a5ca0;  1 drivers
v000001de36416330_0 .net "B", 0 0, L_000001de364a5de0;  1 drivers
v000001de364163d0_0 .net "Cin", 0 0, L_000001de364a6880;  1 drivers
v000001de36416470_0 .net "Cout", 0 0, v000001de36416970_0;  1 drivers
v000001de36415930_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de364172d0_0 .var "R", 0 0;
v000001de36416c90_0 .net "add_cout", 0 0, L_000001de364bc130;  1 drivers
v000001de36417370_0 .net "and_out", 0 0, L_000001de364bbfe0;  1 drivers
v000001de36416970_0 .var "cout_internal", 0 0;
v000001de36416a10_0 .net "not_a", 0 0, L_000001de364bc8a0;  1 drivers
v000001de36416d30_0 .net "not_b", 0 0, L_000001de364bcf30;  1 drivers
v000001de36417410_0 .net "or_out", 0 0, L_000001de364bb560;  1 drivers
v000001de36415110_0 .net "pass_a", 0 0, L_000001de364bbf70;  1 drivers
v000001de36416e70_0 .net "sub", 0 0, L_000001de364bbe90;  1 drivers
v000001de36416f10_0 .net "sub_cout", 0 0, L_000001de364bbe20;  1 drivers
v000001de364159d0_0 .net "sum", 0 0, L_000001de364bc210;  1 drivers
v000001de364174b0_0 .net "xor_out", 0 0, L_000001de364bc2f0;  1 drivers
E_000001de36338010/0 .event anyedge, v000001de3634d000_0, v000001de36415c50_0, v000001de364170f0_0, v000001de36416bf0_0;
E_000001de36338010/1 .event anyedge, v000001de36415390_0, v000001de36415cf0_0, v000001de36417690_0, v000001de36416790_0;
E_000001de36338010/2 .event anyedge, v000001de364154d0_0, v000001de36416010_0, v000001de364168d0_0;
E_000001de36338010 .event/or E_000001de36338010/0, E_000001de36338010/1, E_000001de36338010/2;
S_000001de363fb8e0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bc3d0 .functor XOR 1, L_000001de364a5ca0, L_000001de364a5de0, C4<0>, C4<0>;
L_000001de364bc210 .functor XOR 1, L_000001de364bc3d0, L_000001de364a6880, C4<0>, C4<0>;
L_000001de364bbc60 .functor AND 1, L_000001de364bc3d0, L_000001de364a6880, C4<1>, C4<1>;
L_000001de364bc360 .functor AND 1, L_000001de364a5ca0, L_000001de364a5de0, C4<1>, C4<1>;
L_000001de364bc130 .functor OR 1, L_000001de364bbc60, L_000001de364bc360, C4<0>, C4<0>;
v000001de36415b10_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de36415750_0 .net "B", 0 0, L_000001de364a5de0;  alias, 1 drivers
v000001de36415570_0 .net "Cin", 0 0, L_000001de364a6880;  alias, 1 drivers
v000001de364170f0_0 .net "Cout", 0 0, L_000001de364bc130;  alias, 1 drivers
v000001de36415c50_0 .net "S", 0 0, L_000001de364bc210;  alias, 1 drivers
v000001de36415bb0_0 .net "and1_out", 0 0, L_000001de364bbc60;  1 drivers
v000001de36415890_0 .net "and2_out", 0 0, L_000001de364bc360;  1 drivers
v000001de36417230_0 .net "xor1_out", 0 0, L_000001de364bc3d0;  1 drivers
S_000001de363f9680 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bbfe0 .functor AND 1, L_000001de364a5ca0, L_000001de364a5de0, C4<1>, C4<1>;
v000001de364175f0_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de36415f70_0 .net "B", 0 0, L_000001de364a5de0;  alias, 1 drivers
v000001de36415cf0_0 .net "R", 0 0, L_000001de364bbfe0;  alias, 1 drivers
S_000001de363fa940 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bc8a0 .functor NOT 1, L_000001de364a5ca0, C4<0>, C4<0>, C4<0>;
v000001de36415d90_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de364154d0_0 .net "R", 0 0, L_000001de364bc8a0;  alias, 1 drivers
S_000001de363fa7b0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bcf30 .functor NOT 1, L_000001de364a5de0, C4<0>, C4<0>, C4<0>;
v000001de36415250_0 .net "A", 0 0, L_000001de364a5de0;  alias, 1 drivers
v000001de364168d0_0 .net "R", 0 0, L_000001de364bcf30;  alias, 1 drivers
S_000001de363fa300 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bb560 .functor OR 1, L_000001de364a5ca0, L_000001de364a5de0, C4<0>, C4<0>;
v000001de36415610_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de36416650_0 .net "B", 0 0, L_000001de364a5de0;  alias, 1 drivers
v000001de36417690_0 .net "R", 0 0, L_000001de364bb560;  alias, 1 drivers
S_000001de363fbc00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bbf70 .functor BUFZ 1, L_000001de364a5ca0, C4<0>, C4<0>, C4<0>;
v000001de364157f0_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de36416010_0 .net "R", 0 0, L_000001de364bbf70;  alias, 1 drivers
S_000001de363fa490 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bc910 .functor NOT 1, L_000001de364a5de0, C4<0>, C4<0>, C4<0>;
v000001de36416150_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de364177d0_0 .net "B", 0 0, L_000001de364a5de0;  alias, 1 drivers
L_000001de364428c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36416dd0_0 .net "Cin", 0 0, L_000001de364428c8;  1 drivers
v000001de364156b0_0 .net "Cout", 0 0, L_000001de364bbe20;  alias, 1 drivers
v000001de36415a70_0 .net "S", 0 0, L_000001de364bbe90;  alias, 1 drivers
S_000001de363fa620 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de363fa490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bcd70 .functor XOR 1, L_000001de364a5ca0, L_000001de364bc910, C4<0>, C4<0>;
L_000001de364bbe90 .functor XOR 1, L_000001de364bcd70, L_000001de364428c8, C4<0>, C4<0>;
L_000001de364bc280 .functor AND 1, L_000001de364bcd70, L_000001de364428c8, C4<1>, C4<1>;
L_000001de364bcbb0 .functor AND 1, L_000001de364a5ca0, L_000001de364bc910, C4<1>, C4<1>;
L_000001de364bbe20 .functor OR 1, L_000001de364bc280, L_000001de364bcbb0, C4<0>, C4<0>;
v000001de364166f0_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de364160b0_0 .net "B", 0 0, L_000001de364bc910;  1 drivers
v000001de36415430_0 .net "Cin", 0 0, L_000001de364428c8;  alias, 1 drivers
v000001de36415390_0 .net "Cout", 0 0, L_000001de364bbe20;  alias, 1 drivers
v000001de36416bf0_0 .net "S", 0 0, L_000001de364bbe90;  alias, 1 drivers
v000001de36417730_0 .net "and1_out", 0 0, L_000001de364bc280;  1 drivers
v000001de36416830_0 .net "and2_out", 0 0, L_000001de364bcbb0;  1 drivers
v000001de36416b50_0 .net "xor1_out", 0 0, L_000001de364bcd70;  1 drivers
S_000001de363faf80 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363fba70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc2f0 .functor XOR 1, L_000001de364a5ca0, L_000001de364a5de0, C4<0>, C4<0>;
v000001de36417870_0 .net "A", 0 0, L_000001de364a5ca0;  alias, 1 drivers
v000001de364161f0_0 .net "B", 0 0, L_000001de364a5de0;  alias, 1 drivers
v000001de36416790_0 .net "R", 0 0, L_000001de364bc2f0;  alias, 1 drivers
S_000001de363f9360 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337850 .param/l "i" 0 3 12, +C4<011100>;
S_000001de363fac60 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de363f9360;
 .timescale 0 0;
S_000001de363fb430 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de363fac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de36419df0_0 .net "A", 0 0, L_000001de364a6060;  1 drivers
v000001de364195d0_0 .net "B", 0 0, L_000001de364a5980;  1 drivers
v000001de36419670_0 .net "Cin", 0 0, L_000001de364a5ac0;  1 drivers
v000001de36418270_0 .net "Cout", 0 0, v000001de36419350_0;  1 drivers
v000001de36418b30_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3641a070_0 .var "R", 0 0;
v000001de36417910_0 .net "add_cout", 0 0, L_000001de364bcad0;  1 drivers
v000001de364192b0_0 .net "and_out", 0 0, L_000001de364bc590;  1 drivers
v000001de36419350_0 .var "cout_internal", 0 0;
v000001de36418130_0 .net "not_a", 0 0, L_000001de364bc980;  1 drivers
v000001de36419490_0 .net "not_b", 0 0, L_000001de364bb8e0;  1 drivers
v000001de364184f0_0 .net "or_out", 0 0, L_000001de364bbdb0;  1 drivers
v000001de36419c10_0 .net "pass_a", 0 0, L_000001de364bc050;  1 drivers
v000001de36419e90_0 .net "sub", 0 0, L_000001de364bbd40;  1 drivers
v000001de364183b0_0 .net "sub_cout", 0 0, L_000001de364bc520;  1 drivers
v000001de36419fd0_0 .net "sum", 0 0, L_000001de364bcde0;  1 drivers
v000001de36419b70_0 .net "xor_out", 0 0, L_000001de364bc600;  1 drivers
E_000001de36338050/0 .event anyedge, v000001de3634d000_0, v000001de364152f0_0, v000001de364151b0_0, v000001de36419990_0;
E_000001de36338050/1 .event anyedge, v000001de36418e50_0, v000001de36417af0_0, v000001de36419210_0, v000001de364190d0_0;
E_000001de36338050/2 .event anyedge, v000001de36418310_0, v000001de36418450_0, v000001de364193f0_0;
E_000001de36338050 .event/or E_000001de36338050/0, E_000001de36338050/1, E_000001de36338050/2;
S_000001de363fb110 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bbcd0 .functor XOR 1, L_000001de364a6060, L_000001de364a5980, C4<0>, C4<0>;
L_000001de364bcde0 .functor XOR 1, L_000001de364bbcd0, L_000001de364a5ac0, C4<0>, C4<0>;
L_000001de364bcc90 .functor AND 1, L_000001de364bbcd0, L_000001de364a5ac0, C4<1>, C4<1>;
L_000001de364bc1a0 .functor AND 1, L_000001de364a6060, L_000001de364a5980, C4<1>, C4<1>;
L_000001de364bcad0 .functor OR 1, L_000001de364bcc90, L_000001de364bc1a0, C4<0>, C4<0>;
v000001de36416fb0_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36417050_0 .net "B", 0 0, L_000001de364a5980;  alias, 1 drivers
v000001de36417550_0 .net "Cin", 0 0, L_000001de364a5ac0;  alias, 1 drivers
v000001de364151b0_0 .net "Cout", 0 0, L_000001de364bcad0;  alias, 1 drivers
v000001de364152f0_0 .net "S", 0 0, L_000001de364bcde0;  alias, 1 drivers
v000001de36418d10_0 .net "and1_out", 0 0, L_000001de364bcc90;  1 drivers
v000001de364189f0_0 .net "and2_out", 0 0, L_000001de364bc1a0;  1 drivers
v000001de36419ad0_0 .net "xor1_out", 0 0, L_000001de364bbcd0;  1 drivers
S_000001de363f8a00 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc590 .functor AND 1, L_000001de364a6060, L_000001de364a5980, C4<1>, C4<1>;
v000001de36418bd0_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de364181d0_0 .net "B", 0 0, L_000001de364a5980;  alias, 1 drivers
v000001de36417af0_0 .net "R", 0 0, L_000001de364bc590;  alias, 1 drivers
S_000001de363fbf20 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bc980 .functor NOT 1, L_000001de364a6060, C4<0>, C4<0>, C4<0>;
v000001de36418090_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36418310_0 .net "R", 0 0, L_000001de364bc980;  alias, 1 drivers
S_000001de363f8d20 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bb8e0 .functor NOT 1, L_000001de364a5980, C4<0>, C4<0>, C4<0>;
v000001de36419170_0 .net "A", 0 0, L_000001de364a5980;  alias, 1 drivers
v000001de364193f0_0 .net "R", 0 0, L_000001de364bb8e0;  alias, 1 drivers
S_000001de363f9040 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bbdb0 .functor OR 1, L_000001de364a6060, L_000001de364a5980, C4<0>, C4<0>;
v000001de36418810_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36417a50_0 .net "B", 0 0, L_000001de364a5980;  alias, 1 drivers
v000001de36419210_0 .net "R", 0 0, L_000001de364bbdb0;  alias, 1 drivers
S_000001de363f91d0 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bc050 .functor BUFZ 1, L_000001de364a6060, C4<0>, C4<0>, C4<0>;
v000001de36418c70_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36418450_0 .net "R", 0 0, L_000001de364bc050;  alias, 1 drivers
S_000001de36425940 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bc6e0 .functor NOT 1, L_000001de364a5980, C4<0>, C4<0>, C4<0>;
v000001de36419f30_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36418950_0 .net "B", 0 0, L_000001de364a5980;  alias, 1 drivers
L_000001de36442910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de36417ff0_0 .net "Cin", 0 0, L_000001de36442910;  1 drivers
v000001de36418f90_0 .net "Cout", 0 0, L_000001de364bc520;  alias, 1 drivers
v000001de36419030_0 .net "S", 0 0, L_000001de364bbd40;  alias, 1 drivers
S_000001de36423d20 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de36425940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bc440 .functor XOR 1, L_000001de364a6060, L_000001de364bc6e0, C4<0>, C4<0>;
L_000001de364bbd40 .functor XOR 1, L_000001de364bc440, L_000001de36442910, C4<0>, C4<0>;
L_000001de364bcb40 .functor AND 1, L_000001de364bc440, L_000001de36442910, C4<1>, C4<1>;
L_000001de364bbf00 .functor AND 1, L_000001de364a6060, L_000001de364bc6e0, C4<1>, C4<1>;
L_000001de364bc520 .functor OR 1, L_000001de364bcb40, L_000001de364bbf00, C4<0>, C4<0>;
v000001de36418ef0_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36419530_0 .net "B", 0 0, L_000001de364bc6e0;  1 drivers
v000001de36418db0_0 .net "Cin", 0 0, L_000001de36442910;  alias, 1 drivers
v000001de36418e50_0 .net "Cout", 0 0, L_000001de364bc520;  alias, 1 drivers
v000001de36419990_0 .net "S", 0 0, L_000001de364bbd40;  alias, 1 drivers
v000001de36419a30_0 .net "and1_out", 0 0, L_000001de364bcb40;  1 drivers
v000001de364188b0_0 .net "and2_out", 0 0, L_000001de364bbf00;  1 drivers
v000001de36418590_0 .net "xor1_out", 0 0, L_000001de364bc440;  1 drivers
S_000001de36424810 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de363fb430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc600 .functor XOR 1, L_000001de364a6060, L_000001de364a5980, C4<0>, C4<0>;
v000001de364186d0_0 .net "A", 0 0, L_000001de364a6060;  alias, 1 drivers
v000001de36418a90_0 .net "B", 0 0, L_000001de364a5980;  alias, 1 drivers
v000001de364190d0_0 .net "R", 0 0, L_000001de364bc600;  alias, 1 drivers
S_000001de36425c60 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36338550 .param/l "i" 0 3 12, +C4<011101>;
S_000001de364257b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de36425c60;
 .timescale 0 0;
S_000001de364241d0 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de364257b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3641ab10_0 .net "A", 0 0, L_000001de364a70a0;  1 drivers
v000001de3641c410_0 .net "B", 0 0, L_000001de364a5d40;  1 drivers
v000001de3641ba10_0 .net "Cin", 0 0, L_000001de364a5fc0;  1 drivers
v000001de3641aa70_0 .net "Cout", 0 0, v000001de3641c190_0;  1 drivers
v000001de3641b970_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3641bbf0_0 .var "R", 0 0;
v000001de3641af70_0 .net "add_cout", 0 0, L_000001de364bba30;  1 drivers
v000001de3641bc90_0 .net "and_out", 0 0, L_000001de364bc0c0;  1 drivers
v000001de3641c190_0 .var "cout_internal", 0 0;
v000001de3641bd30_0 .net "not_a", 0 0, L_000001de364bb410;  1 drivers
v000001de3641b0b0_0 .net "not_b", 0 0, L_000001de364bb480;  1 drivers
v000001de3641a250_0 .net "or_out", 0 0, L_000001de364bcfa0;  1 drivers
v000001de3641bab0_0 .net "pass_a", 0 0, L_000001de364bb4f0;  1 drivers
v000001de3641ae30_0 .net "sub", 0 0, L_000001de364bce50;  1 drivers
v000001de3641c730_0 .net "sub_cout", 0 0, L_000001de364bcec0;  1 drivers
v000001de3641b150_0 .net "sum", 0 0, L_000001de364bc750;  1 drivers
v000001de3641a390_0 .net "xor_out", 0 0, L_000001de364bbaa0;  1 drivers
E_000001de36337f50/0 .event anyedge, v000001de3634d000_0, v000001de36417b90_0, v000001de36418630_0, v000001de3641b8d0_0;
E_000001de36337f50/1 .event anyedge, v000001de3641b510_0, v000001de36419d50_0, v000001de3641aed0_0, v000001de3641acf0_0;
E_000001de36337f50/2 .event anyedge, v000001de36417cd0_0, v000001de3641b6f0_0, v000001de36417eb0_0;
E_000001de36337f50 .event/or E_000001de36337f50/0, E_000001de36337f50/1, E_000001de36337f50/2;
S_000001de36425ad0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bcd00 .functor XOR 1, L_000001de364a70a0, L_000001de364a5d40, C4<0>, C4<0>;
L_000001de364bc750 .functor XOR 1, L_000001de364bcd00, L_000001de364a5fc0, C4<0>, C4<0>;
L_000001de364bb9c0 .functor AND 1, L_000001de364bcd00, L_000001de364a5fc0, C4<1>, C4<1>;
L_000001de364bca60 .functor AND 1, L_000001de364a70a0, L_000001de364a5d40, C4<1>, C4<1>;
L_000001de364bba30 .functor OR 1, L_000001de364bb9c0, L_000001de364bca60, C4<0>, C4<0>;
v000001de36419710_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de364197b0_0 .net "B", 0 0, L_000001de364a5d40;  alias, 1 drivers
v000001de36419850_0 .net "Cin", 0 0, L_000001de364a5fc0;  alias, 1 drivers
v000001de36418630_0 .net "Cout", 0 0, L_000001de364bba30;  alias, 1 drivers
v000001de36417b90_0 .net "S", 0 0, L_000001de364bc750;  alias, 1 drivers
v000001de36417e10_0 .net "and1_out", 0 0, L_000001de364bb9c0;  1 drivers
v000001de364179b0_0 .net "and2_out", 0 0, L_000001de364bca60;  1 drivers
v000001de364198f0_0 .net "xor1_out", 0 0, L_000001de364bcd00;  1 drivers
S_000001de36424e50 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bc0c0 .functor AND 1, L_000001de364a70a0, L_000001de364a5d40, C4<1>, C4<1>;
v000001de36418770_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de36419cb0_0 .net "B", 0 0, L_000001de364a5d40;  alias, 1 drivers
v000001de36419d50_0 .net "R", 0 0, L_000001de364bc0c0;  alias, 1 drivers
S_000001de36427ec0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bb410 .functor NOT 1, L_000001de364a70a0, C4<0>, C4<0>, C4<0>;
v000001de36417c30_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de36417cd0_0 .net "R", 0 0, L_000001de364bb410;  alias, 1 drivers
S_000001de36427880 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bb480 .functor NOT 1, L_000001de364a5d40, C4<0>, C4<0>, C4<0>;
v000001de36417d70_0 .net "A", 0 0, L_000001de364a5d40;  alias, 1 drivers
v000001de36417eb0_0 .net "R", 0 0, L_000001de364bb480;  alias, 1 drivers
S_000001de36426a70 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bcfa0 .functor OR 1, L_000001de364a70a0, L_000001de364a5d40, C4<0>, C4<0>;
v000001de36417f50_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de3641b470_0 .net "B", 0 0, L_000001de364a5d40;  alias, 1 drivers
v000001de3641aed0_0 .net "R", 0 0, L_000001de364bcfa0;  alias, 1 drivers
S_000001de36426110 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bb4f0 .functor BUFZ 1, L_000001de364a70a0, C4<0>, C4<0>, C4<0>;
v000001de3641ac50_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de3641b6f0_0 .net "R", 0 0, L_000001de364bb4f0;  alias, 1 drivers
S_000001de36425170 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bc7c0 .functor NOT 1, L_000001de364a5d40, C4<0>, C4<0>, C4<0>;
v000001de3641a890_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de3641c2d0_0 .net "B", 0 0, L_000001de364a5d40;  alias, 1 drivers
L_000001de36442958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3641ad90_0 .net "Cin", 0 0, L_000001de36442958;  1 drivers
v000001de3641b650_0 .net "Cout", 0 0, L_000001de364bcec0;  alias, 1 drivers
v000001de3641c550_0 .net "S", 0 0, L_000001de364bce50;  alias, 1 drivers
S_000001de364262a0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de36425170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bb720 .functor XOR 1, L_000001de364a70a0, L_000001de364bc7c0, C4<0>, C4<0>;
L_000001de364bce50 .functor XOR 1, L_000001de364bb720, L_000001de36442958, C4<0>, C4<0>;
L_000001de364bbb10 .functor AND 1, L_000001de364bb720, L_000001de36442958, C4<1>, C4<1>;
L_000001de364bb5d0 .functor AND 1, L_000001de364a70a0, L_000001de364bc7c0, C4<1>, C4<1>;
L_000001de364bcec0 .functor OR 1, L_000001de364bbb10, L_000001de364bb5d0, C4<0>, C4<0>;
v000001de3641b5b0_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de3641c870_0 .net "B", 0 0, L_000001de364bc7c0;  1 drivers
v000001de3641c690_0 .net "Cin", 0 0, L_000001de36442958;  alias, 1 drivers
v000001de3641b510_0 .net "Cout", 0 0, L_000001de364bcec0;  alias, 1 drivers
v000001de3641b8d0_0 .net "S", 0 0, L_000001de364bce50;  alias, 1 drivers
v000001de3641b830_0 .net "and1_out", 0 0, L_000001de364bbb10;  1 drivers
v000001de3641b010_0 .net "and2_out", 0 0, L_000001de364bb5d0;  1 drivers
v000001de3641a110_0 .net "xor1_out", 0 0, L_000001de364bb720;  1 drivers
S_000001de364230a0 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de364241d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bbaa0 .functor XOR 1, L_000001de364a70a0, L_000001de364a5d40, C4<0>, C4<0>;
v000001de3641a1b0_0 .net "A", 0 0, L_000001de364a70a0;  alias, 1 drivers
v000001de3641c0f0_0 .net "B", 0 0, L_000001de364a5d40;  alias, 1 drivers
v000001de3641acf0_0 .net "R", 0 0, L_000001de364bbaa0;  alias, 1 drivers
S_000001de36425df0 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36338110 .param/l "i" 0 3 12, +C4<011110>;
S_000001de36423eb0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de36425df0;
 .timescale 0 0;
S_000001de36427240 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de36423eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3641d630_0 .net "A", 0 0, L_000001de364a6920;  1 drivers
v000001de3641e350_0 .net "B", 0 0, L_000001de364a78c0;  1 drivers
v000001de3641edf0_0 .net "Cin", 0 0, L_000001de364a6100;  1 drivers
v000001de3641ddb0_0 .net "Cout", 0 0, v000001de3641dbd0_0;  1 drivers
v000001de3641f070_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3641ee90_0 .var "R", 0 0;
v000001de3641caf0_0 .net "add_cout", 0 0, L_000001de364bd710;  1 drivers
v000001de3641d770_0 .net "and_out", 0 0, L_000001de364bd1d0;  1 drivers
v000001de3641dbd0_0 .var "cout_internal", 0 0;
v000001de3641e7b0_0 .net "not_a", 0 0, L_000001de364bd080;  1 drivers
v000001de3641d810_0 .net "not_b", 0 0, L_000001de364bd010;  1 drivers
v000001de3641ef30_0 .net "or_out", 0 0, L_000001de364bd4e0;  1 drivers
v000001de3641e850_0 .net "pass_a", 0 0, L_000001de364bd0f0;  1 drivers
v000001de3641dd10_0 .net "sub", 0 0, L_000001de364bd390;  1 drivers
v000001de3641da90_0 .net "sub_cout", 0 0, L_000001de364bd320;  1 drivers
v000001de3641ead0_0 .net "sum", 0 0, L_000001de364bb800;  1 drivers
v000001de3641e8f0_0 .net "xor_out", 0 0, L_000001de364bd6a0;  1 drivers
E_000001de36338710/0 .event anyedge, v000001de3634d000_0, v000001de3641c5f0_0, v000001de3641b290_0, v000001de3641a930_0;
E_000001de36338710/1 .event anyedge, v000001de3641c4b0_0, v000001de3641a4d0_0, v000001de3641bfb0_0, v000001de3641def0_0;
E_000001de36338710/2 .event anyedge, v000001de3641a7f0_0, v000001de3641a570_0, v000001de3641be70_0;
E_000001de36338710 .event/or E_000001de36338710/0, E_000001de36338710/1, E_000001de36338710/2;
S_000001de36424360 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bb790 .functor XOR 1, L_000001de364a6920, L_000001de364a78c0, C4<0>, C4<0>;
L_000001de364bb800 .functor XOR 1, L_000001de364bb790, L_000001de364a6100, C4<0>, C4<0>;
L_000001de364bb870 .functor AND 1, L_000001de364bb790, L_000001de364a6100, C4<1>, C4<1>;
L_000001de364bbb80 .functor AND 1, L_000001de364a6920, L_000001de364a78c0, C4<1>, C4<1>;
L_000001de364bd710 .functor OR 1, L_000001de364bb870, L_000001de364bbb80, C4<0>, C4<0>;
v000001de3641b790_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641a750_0 .net "B", 0 0, L_000001de364a78c0;  alias, 1 drivers
v000001de3641b1f0_0 .net "Cin", 0 0, L_000001de364a6100;  alias, 1 drivers
v000001de3641b290_0 .net "Cout", 0 0, L_000001de364bd710;  alias, 1 drivers
v000001de3641c5f0_0 .net "S", 0 0, L_000001de364bb800;  alias, 1 drivers
v000001de3641c7d0_0 .net "and1_out", 0 0, L_000001de364bb870;  1 drivers
v000001de3641b330_0 .net "and2_out", 0 0, L_000001de364bbb80;  1 drivers
v000001de3641b3d0_0 .net "xor1_out", 0 0, L_000001de364bb790;  1 drivers
S_000001de36425f80 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bd1d0 .functor AND 1, L_000001de364a6920, L_000001de364a78c0, C4<1>, C4<1>;
v000001de3641a2f0_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641c230_0 .net "B", 0 0, L_000001de364a78c0;  alias, 1 drivers
v000001de3641a4d0_0 .net "R", 0 0, L_000001de364bd1d0;  alias, 1 drivers
S_000001de364244f0 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bd080 .functor NOT 1, L_000001de364a6920, C4<0>, C4<0>, C4<0>;
v000001de3641bb50_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641a7f0_0 .net "R", 0 0, L_000001de364bd080;  alias, 1 drivers
S_000001de36424cc0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bd010 .functor NOT 1, L_000001de364a78c0, C4<0>, C4<0>, C4<0>;
v000001de3641bdd0_0 .net "A", 0 0, L_000001de364a78c0;  alias, 1 drivers
v000001de3641be70_0 .net "R", 0 0, L_000001de364bd010;  alias, 1 drivers
S_000001de36424fe0 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bd4e0 .functor OR 1, L_000001de364a6920, L_000001de364a78c0, C4<0>, C4<0>;
v000001de3641bf10_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641a430_0 .net "B", 0 0, L_000001de364a78c0;  alias, 1 drivers
v000001de3641bfb0_0 .net "R", 0 0, L_000001de364bd4e0;  alias, 1 drivers
S_000001de36426430 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364bd0f0 .functor BUFZ 1, L_000001de364a6920, C4<0>, C4<0>, C4<0>;
v000001de3641c050_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641a570_0 .net "R", 0 0, L_000001de364bd0f0;  alias, 1 drivers
S_000001de364268e0 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bd470 .functor NOT 1, L_000001de364a78c0, C4<0>, C4<0>, C4<0>;
v000001de3641d950_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641cff0_0 .net "B", 0 0, L_000001de364a78c0;  alias, 1 drivers
L_000001de364429a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3641d090_0 .net "Cin", 0 0, L_000001de364429a0;  1 drivers
v000001de3641e990_0 .net "Cout", 0 0, L_000001de364bd320;  alias, 1 drivers
v000001de3641e490_0 .net "S", 0 0, L_000001de364bd390;  alias, 1 drivers
S_000001de364265c0 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de364268e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bd400 .functor XOR 1, L_000001de364a6920, L_000001de364bd470, C4<0>, C4<0>;
L_000001de364bd390 .functor XOR 1, L_000001de364bd400, L_000001de364429a0, C4<0>, C4<0>;
L_000001de364bd5c0 .functor AND 1, L_000001de364bd400, L_000001de364429a0, C4<1>, C4<1>;
L_000001de364bd630 .functor AND 1, L_000001de364a6920, L_000001de364bd470, C4<1>, C4<1>;
L_000001de364bd320 .functor OR 1, L_000001de364bd5c0, L_000001de364bd630, C4<0>, C4<0>;
v000001de3641a610_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641a6b0_0 .net "B", 0 0, L_000001de364bd470;  1 drivers
v000001de3641c370_0 .net "Cin", 0 0, L_000001de364429a0;  alias, 1 drivers
v000001de3641c4b0_0 .net "Cout", 0 0, L_000001de364bd320;  alias, 1 drivers
v000001de3641a930_0 .net "S", 0 0, L_000001de364bd390;  alias, 1 drivers
v000001de3641a9d0_0 .net "and1_out", 0 0, L_000001de364bd5c0;  1 drivers
v000001de3641abb0_0 .net "and2_out", 0 0, L_000001de364bd630;  1 drivers
v000001de3641ed50_0 .net "xor1_out", 0 0, L_000001de364bd400;  1 drivers
S_000001de36424680 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de36427240;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bd6a0 .functor XOR 1, L_000001de364a6920, L_000001de364a78c0, C4<0>, C4<0>;
v000001de3641efd0_0 .net "A", 0 0, L_000001de364a6920;  alias, 1 drivers
v000001de3641d9f0_0 .net "B", 0 0, L_000001de364a78c0;  alias, 1 drivers
v000001de3641def0_0 .net "R", 0 0, L_000001de364bd6a0;  alias, 1 drivers
S_000001de36426750 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 12, 3 12 0, S_000001de36350160;
 .timescale 0 0;
P_000001de36337c10 .param/l "i" 0 3 12, +C4<011111>;
S_000001de364225b0 .scope generate, "genblk1" "genblk1" 3 13, 3 13 0, S_000001de36426750;
 .timescale 0 0;
S_000001de36422100 .scope module, "slice" "ALU_bit_slice" 3 25, 4 1 0, S_000001de364225b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /INPUT 3 "F";
    .port_info 4 /OUTPUT 1 "Cout";
    .port_info 5 /OUTPUT 1 "R";
v000001de3641e670_0 .net "A", 0 0, L_000001de364a7640;  1 drivers
v000001de3641e710_0 .net "B", 0 0, L_000001de364a62e0;  1 drivers
v000001de3641f4d0_0 .net "Cin", 0 0, L_000001de364a64c0;  1 drivers
v000001de3641f9d0_0 .net "Cout", 0 0, v000001de3641fb10_0;  1 drivers
v000001de3641f7f0_0 .net "F", 2 0, v000001de36411830_0;  alias, 1 drivers
v000001de3641fd90_0 .var "R", 0 0;
v000001de3641f570_0 .net "add_cout", 0 0, L_000001de364b9d50;  1 drivers
v000001de3641f1b0_0 .net "and_out", 0 0, L_000001de364baa00;  1 drivers
v000001de3641fb10_0 .var "cout_internal", 0 0;
v000001de3641ff70_0 .net "not_a", 0 0, L_000001de364babc0;  1 drivers
v000001de3641fa70_0 .net "not_b", 0 0, L_000001de364b9c70;  1 drivers
v000001de3641fbb0_0 .net "or_out", 0 0, L_000001de364bafb0;  1 drivers
v000001de3641fc50_0 .net "pass_a", 0 0, L_000001de364ba7d0;  1 drivers
v000001de3641f890_0 .net "sub", 0 0, L_000001de364baa70;  1 drivers
v000001de3641f750_0 .net "sub_cout", 0 0, L_000001de364bab50;  1 drivers
v000001de3641f610_0 .net "sum", 0 0, L_000001de364bd240;  1 drivers
v000001de3641fed0_0 .net "xor_out", 0 0, L_000001de364ba300;  1 drivers
E_000001de36338610/0 .event anyedge, v000001de3634d000_0, v000001de3641c9b0_0, v000001de3641e170_0, v000001de3641ccd0_0;
E_000001de36338610/1 .event anyedge, v000001de3641d590_0, v000001de3641ec10_0, v000001de3641ecb0_0, v000001de3641e5d0_0;
E_000001de36338610/2 .event anyedge, v000001de3641d1d0_0, v000001de3641d270_0, v000001de3641e030_0;
E_000001de36338610 .event/or E_000001de36338610/0, E_000001de36338610/1, E_000001de36338610/2;
S_000001de36427ba0 .scope module, "ADD" "FullAdder" 4 12, 5 1 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bd160 .functor XOR 1, L_000001de364a7640, L_000001de364a62e0, C4<0>, C4<0>;
L_000001de364bd240 .functor XOR 1, L_000001de364bd160, L_000001de364a64c0, C4<0>, C4<0>;
L_000001de364bd2b0 .functor AND 1, L_000001de364bd160, L_000001de364a64c0, C4<1>, C4<1>;
L_000001de364badf0 .functor AND 1, L_000001de364a7640, L_000001de364a62e0, C4<1>, C4<1>;
L_000001de364b9d50 .functor OR 1, L_000001de364bd2b0, L_000001de364badf0, C4<0>, C4<0>;
v000001de3641c910_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641ea30_0 .net "B", 0 0, L_000001de364a62e0;  alias, 1 drivers
v000001de3641d130_0 .net "Cin", 0 0, L_000001de364a64c0;  alias, 1 drivers
v000001de3641e170_0 .net "Cout", 0 0, L_000001de364b9d50;  alias, 1 drivers
v000001de3641c9b0_0 .net "S", 0 0, L_000001de364bd240;  alias, 1 drivers
v000001de3641d8b0_0 .net "and1_out", 0 0, L_000001de364bd2b0;  1 drivers
v000001de3641e530_0 .net "and2_out", 0 0, L_000001de364badf0;  1 drivers
v000001de3641eb70_0 .net "xor1_out", 0 0, L_000001de364bd160;  1 drivers
S_000001de364249a0 .scope module, "AND1" "AND_gate" 4 30, 5 29 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364baa00 .functor AND 1, L_000001de364a7640, L_000001de364a62e0, C4<1>, C4<1>;
v000001de3641ca50_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641d310_0 .net "B", 0 0, L_000001de364a62e0;  alias, 1 drivers
v000001de3641ec10_0 .net "R", 0 0, L_000001de364baa00;  alias, 1 drivers
S_000001de36428370 .scope module, "NOT1" "NOT_gate" 4 48, 5 50 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364babc0 .functor NOT 1, L_000001de364a7640, C4<0>, C4<0>, C4<0>;
v000001de3641de50_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641d1d0_0 .net "R", 0 0, L_000001de364babc0;  alias, 1 drivers
S_000001de36422bf0 .scope module, "NOT2" "NOT_gate" 4 53, 5 50 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364b9c70 .functor NOT 1, L_000001de364a62e0, C4<0>, C4<0>, C4<0>;
v000001de3641cb90_0 .net "A", 0 0, L_000001de364a62e0;  alias, 1 drivers
v000001de3641e030_0 .net "R", 0 0, L_000001de364b9c70;  alias, 1 drivers
S_000001de36423230 .scope module, "OR1" "OR_gate" 4 36, 5 36 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364bafb0 .functor OR 1, L_000001de364a7640, L_000001de364a62e0, C4<0>, C4<0>;
v000001de3641d6d0_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641db30_0 .net "B", 0 0, L_000001de364a62e0;  alias, 1 drivers
v000001de3641ecb0_0 .net "R", 0 0, L_000001de364bafb0;  alias, 1 drivers
S_000001de36423a00 .scope module, "PT" "PassThrough" 4 58, 5 57 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "R";
L_000001de364ba7d0 .functor BUFZ 1, L_000001de364a7640, C4<0>, C4<0>, C4<0>;
v000001de3641cc30_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641d270_0 .net "R", 0 0, L_000001de364ba7d0;  alias, 1 drivers
S_000001de36426c00 .scope module, "SUB" "Subtractor" 4 21, 5 14 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364baca0 .functor NOT 1, L_000001de364a62e0, C4<0>, C4<0>, C4<0>;
v000001de3641ce10_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641e210_0 .net "B", 0 0, L_000001de364a62e0;  alias, 1 drivers
L_000001de364429e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001de3641ceb0_0 .net "Cin", 0 0, L_000001de364429e8;  1 drivers
v000001de3641e2b0_0 .net "Cout", 0 0, L_000001de364bab50;  alias, 1 drivers
v000001de3641cf50_0 .net "S", 0 0, L_000001de364baa70;  alias, 1 drivers
S_000001de36426d90 .scope module, "FA" "FullAdder" 5 18, 5 1 0, S_000001de36426c00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_000001de364bb090 .functor XOR 1, L_000001de364a7640, L_000001de364baca0, C4<0>, C4<0>;
L_000001de364baa70 .functor XOR 1, L_000001de364bb090, L_000001de364429e8, C4<0>, C4<0>;
L_000001de364baf40 .functor AND 1, L_000001de364bb090, L_000001de364429e8, C4<1>, C4<1>;
L_000001de364b9dc0 .functor AND 1, L_000001de364a7640, L_000001de364baca0, C4<1>, C4<1>;
L_000001de364bab50 .functor OR 1, L_000001de364baf40, L_000001de364b9dc0, C4<0>, C4<0>;
v000001de3641e3f0_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641dc70_0 .net "B", 0 0, L_000001de364baca0;  1 drivers
v000001de3641df90_0 .net "Cin", 0 0, L_000001de364429e8;  alias, 1 drivers
v000001de3641d590_0 .net "Cout", 0 0, L_000001de364bab50;  alias, 1 drivers
v000001de3641ccd0_0 .net "S", 0 0, L_000001de364baa70;  alias, 1 drivers
v000001de3641d3b0_0 .net "and1_out", 0 0, L_000001de364baf40;  1 drivers
v000001de3641cd70_0 .net "and2_out", 0 0, L_000001de364b9dc0;  1 drivers
v000001de3641e0d0_0 .net "xor1_out", 0 0, L_000001de364bb090;  1 drivers
S_000001de36425490 .scope module, "XOR1" "XOR_gate" 4 42, 5 43 0, S_000001de36422100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "R";
L_000001de364ba300 .functor XOR 1, L_000001de364a7640, L_000001de364a62e0, C4<0>, C4<0>;
v000001de3641d450_0 .net "A", 0 0, L_000001de364a7640;  alias, 1 drivers
v000001de3641d4f0_0 .net "B", 0 0, L_000001de364a62e0;  alias, 1 drivers
v000001de3641e5d0_0 .net "R", 0 0, L_000001de364ba300;  alias, 1 drivers
S_000001de36427560 .scope function.vec4.s1, "detect_add_overflow" "detect_add_overflow" 2 30, 2 30 0, S_000001de363537a0;
 .timescale -9 -9;
v000001de3641f6b0_0 .var "a", 31 0;
v000001de3641f390_0 .var "b", 31 0;
; Variable detect_add_overflow is vec4 return value of scope S_000001de36427560
v000001de36410ed0_0 .var "result", 31 0;
TD_ALU32bit_tb.detect_add_overflow ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %add;
    %cmpi/u 4294967295, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to detect_add_overflow (store_vec4_to_lval)
    %end;
S_000001de36426f20 .scope function.vec4.s1, "detect_sub_overflow" "detect_sub_overflow" 2 38, 2 38 0, S_000001de363537a0;
 .timescale -9 -9;
v000001de36410e30_0 .var "a", 31 0;
v000001de364127d0_0 .var "b", 31 0;
; Variable detect_sub_overflow is vec4 return value of scope S_000001de36426f20
v000001de36411e70_0 .var "result", 31 0;
TD_ALU32bit_tb.detect_sub_overflow ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %pad/s 1;
    %ret/vec4 0, 0, 1;  Assign to detect_sub_overflow (store_vec4_to_lval)
    %end;
    .scope S_000001de363506d0;
T_2 ;
    %wait E_000001de36333c50;
    %load/vec4 v000001de3634d000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v000001de3634c880_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %load/vec4 v000001de3634d5a0_0;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v000001de3634d6e0_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %load/vec4 v000001de3634d780_0;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v000001de3634d0a0_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v000001de3634de60_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v000001de3634c9c0_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v000001de3634d640_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v000001de3634d1e0_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v000001de3634da00_0;
    %store/vec4 v000001de3634c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3634c7e0_0, 0, 1;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001de3614ba90;
T_3 ;
    %wait E_000001de363343d0;
    %load/vec4 v000001de36319890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000001de362c2400_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %load/vec4 v000001de363169b0_0;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000001de362c1dc0_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %load/vec4 v000001de362c13c0_0;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000001de36317ef0_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000001de36318530_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000001de362c16e0_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000001de36317130_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000001de362c1280_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000001de36318990_0;
    %store/vec4 v000001de363199d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363180d0_0, 0, 1;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001de363adea0;
T_4 ;
    %wait E_000001de36333b50;
    %load/vec4 v000001de363afa60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v000001de363af4c0_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %load/vec4 v000001de363b0000_0;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v000001de363afd80_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %load/vec4 v000001de363afc40_0;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v000001de363af920_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v000001de363aed40_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v000001de363b0320_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v000001de363afec0_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v000001de363aede0_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v000001de363afba0_0;
    %store/vec4 v000001de363afb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b0140_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001de363ad220;
T_5 ;
    %wait E_000001de36334c50;
    %load/vec4 v000001de363af1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001de363b3020_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %load/vec4 v000001de363b29e0_0;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001de363b2ee0_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %load/vec4 v000001de363b1900_0;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001de363b2da0_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001de363b0fa0_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001de363b1720_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001de363b1b80_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001de363b1f40_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001de363b2f80_0;
    %store/vec4 v000001de363af240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b2260_0, 0, 1;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001de363b7ba0;
T_6 ;
    %wait E_000001de363362d0;
    %load/vec4 v000001de363b2440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.0 ;
    %load/vec4 v000001de363b10e0_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %load/vec4 v000001de363b2a80_0;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.1 ;
    %load/vec4 v000001de363b0e60_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %load/vec4 v000001de363b1040_0;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.2 ;
    %load/vec4 v000001de363b0dc0_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.3 ;
    %load/vec4 v000001de363b1680_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v000001de363b1860_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v000001de363b2b20_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.6 ;
    %load/vec4 v000001de363b2d00_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v000001de363b2c60_0;
    %store/vec4 v000001de363b3520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b24e0_0, 0, 1;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001de363b7ec0;
T_7 ;
    %wait E_000001de36336550;
    %load/vec4 v000001de363b3ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000001de363b4ba0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %load/vec4 v000001de363b3b60_0;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000001de363b5460_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %load/vec4 v000001de363b4600_0;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000001de363b3ca0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v000001de363b41a0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000001de363b47e0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000001de363b3e80_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001de363b42e0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001de363b53c0_0;
    %store/vec4 v000001de363b3c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363b38e0_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001de363bd270;
T_8 ;
    %wait E_000001de36336290;
    %load/vec4 v000001de363c1b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000001de363c0eb0_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %load/vec4 v000001de363c2850_0;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000001de363c1630_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %load/vec4 v000001de363c1bd0_0;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001de363c27b0_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001de363c1590_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001de363c1ef0_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001de363c1c70_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001de363c1db0_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001de363c2990_0;
    %store/vec4 v000001de363c2530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c18b0_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001de363c9a70;
T_9 ;
    %wait E_000001de36336210;
    %load/vec4 v000001de363c5730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v000001de363c40b0_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %load/vec4 v000001de363c3e30_0;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v000001de363c5b90_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %load/vec4 v000001de363c5370_0;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v000001de363c3a70_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v000001de363c4e70_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v000001de363c4f10_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v000001de363c3ed0_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v000001de363c5af0_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v000001de363c3f70_0;
    %store/vec4 v000001de363c3d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4290_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001de363c8f80;
T_10 ;
    %wait E_000001de36336250;
    %load/vec4 v000001de363c4bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v000001de363c6270_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %load/vec4 v000001de363c50f0_0;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v000001de363c6130_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %load/vec4 v000001de363c5ff0_0;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v000001de363c54b0_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v000001de363c6310_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v000001de363c5e10_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v000001de363c61d0_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v000001de363c5f50_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v000001de363c6090_0;
    %store/vec4 v000001de363c4c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c5550_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001de363cc250;
T_11 ;
    %wait E_000001de363366d0;
    %load/vec4 v000001de363c0050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.0 ;
    %load/vec4 v000001de363be610_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %load/vec4 v000001de363bff10_0;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.1 ;
    %load/vec4 v000001de363bf790_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %load/vec4 v000001de363c0d70_0;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.2 ;
    %load/vec4 v000001de363bf5b0_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.3 ;
    %load/vec4 v000001de363bf650_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.4 ;
    %load/vec4 v000001de363be6b0_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.5 ;
    %load/vec4 v000001de363c09b0_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v000001de363bffb0_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v000001de363c0cd0_0;
    %store/vec4 v000001de363bfdd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363c02d0_0, 0, 1;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001de363ca630;
T_12 ;
    %wait E_000001de363363d0;
    %load/vec4 v000001de363d0f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.0 ;
    %load/vec4 v000001de363d1860_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %load/vec4 v000001de363d2e40_0;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.1 ;
    %load/vec4 v000001de363d1cc0_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %load/vec4 v000001de363d2f80_0;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v000001de363d2300_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v000001de363d2580_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v000001de363d1900_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v000001de363d1c20_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v000001de363d17c0_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v000001de363d3340_0;
    %store/vec4 v000001de363d2a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d1180_0, 0, 1;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001de363cd5e0;
T_13 ;
    %wait E_000001de36335dd0;
    %load/vec4 v000001de363d5dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v000001de363d5be0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %load/vec4 v000001de363d4ba0_0;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v000001de363d4060_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %load/vec4 v000001de363d5140_0;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v000001de363d42e0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v000001de363d5640_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v000001de363d3ca0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v000001de363d58c0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v000001de363d49c0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v000001de363d38e0_0;
    %store/vec4 v000001de363d41a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5820_0, 0, 1;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001de363dfde0;
T_14 ;
    %wait E_000001de36335c50;
    %load/vec4 v000001de363d6540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.0 ;
    %load/vec4 v000001de363ceac0_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %load/vec4 v000001de363d5fa0_0;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.1 ;
    %load/vec4 v000001de363cfec0_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %load/vec4 v000001de363cf380_0;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.2 ;
    %load/vec4 v000001de363d6400_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.3 ;
    %load/vec4 v000001de363d6220_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.4 ;
    %load/vec4 v000001de363ce840_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v000001de363d62c0_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v000001de363d5e60_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v000001de363d6180_0;
    %store/vec4 v000001de363d60e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d5f00_0, 0, 1;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001de363dff70;
T_15 ;
    %wait E_000001de36335f10;
    %load/vec4 v000001de363cede0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.0 ;
    %load/vec4 v000001de363cea20_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %load/vec4 v000001de363d0460_0;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.1 ;
    %load/vec4 v000001de363cfce0_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %load/vec4 v000001de363d0d20_0;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %load/vec4 v000001de363d0a00_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.3 ;
    %load/vec4 v000001de363ced40_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %load/vec4 v000001de363d0640_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %load/vec4 v000001de363d0000_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %load/vec4 v000001de363cf880_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %load/vec4 v000001de363cf7e0_0;
    %store/vec4 v000001de363d0960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363cfc40_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001de363e2110;
T_16 ;
    %wait E_000001de363370d0;
    %load/vec4 v000001de363e3960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.0 ;
    %load/vec4 v000001de363e4040_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %load/vec4 v000001de363e3a00_0;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.1 ;
    %load/vec4 v000001de363e3fa0_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %load/vec4 v000001de363e2f60_0;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.2 ;
    %load/vec4 v000001de363e3d20_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.3 ;
    %load/vec4 v000001de363e3280_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v000001de363e40e0_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v000001de363e3000_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v000001de363e49a0_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v000001de363e31e0_0;
    %store/vec4 v000001de363e4720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e4a40_0, 0, 1;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001de363e1f80;
T_17 ;
    %wait E_000001de363375d0;
    %load/vec4 v000001de363e53a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.0 ;
    %load/vec4 v000001de363e62a0_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %load/vec4 v000001de363e5e40_0;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.1 ;
    %load/vec4 v000001de363e6fc0_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %load/vec4 v000001de363e60c0_0;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.2 ;
    %load/vec4 v000001de363e6020_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.3 ;
    %load/vec4 v000001de363e7600_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.4 ;
    %load/vec4 v000001de363e6200_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.5 ;
    %load/vec4 v000001de363e5940_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.6 ;
    %load/vec4 v000001de363e6f20_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.7 ;
    %load/vec4 v000001de363e6980_0;
    %store/vec4 v000001de363e6d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e6340_0, 0, 1;
    %jmp T_17.9;
T_17.9 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001de363ea830;
T_18 ;
    %wait E_000001de36337590;
    %load/vec4 v000001de363e8a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.0 ;
    %load/vec4 v000001de363e8640_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %load/vec4 v000001de363e9720_0;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.1 ;
    %load/vec4 v000001de363e8960_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %load/vec4 v000001de363e8dc0_0;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.2 ;
    %load/vec4 v000001de363e8500_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.3 ;
    %load/vec4 v000001de363e7880_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.4 ;
    %load/vec4 v000001de363e9e00_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.5 ;
    %load/vec4 v000001de363e8d20_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.6 ;
    %load/vec4 v000001de363e85a0_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.7 ;
    %load/vec4 v000001de363e9c20_0;
    %store/vec4 v000001de363e8780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363e8be0_0, 0, 1;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001de363ed710;
T_19 ;
    %wait E_000001de36336d90;
    %load/vec4 v000001de363ea080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.0 ;
    %load/vec4 v000001de363e9fe0_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %load/vec4 v000001de363ea4e0_0;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.1 ;
    %load/vec4 v000001de363e9ea0_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %load/vec4 v000001de363e9f40_0;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.2 ;
    %load/vec4 v000001de363ea120_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.3 ;
    %load/vec4 v000001de363ea440_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v000001de36402cc0_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v000001de363ea260_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v000001de363ea580_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v000001de363ea3a0_0;
    %store/vec4 v000001de363ea300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de363ea1c0_0, 0, 1;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001de363ec5e0;
T_20 ;
    %wait E_000001de36336e90;
    %load/vec4 v000001de36403f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.0 ;
    %load/vec4 v000001de36404fc0_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %load/vec4 v000001de36404200_0;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.1 ;
    %load/vec4 v000001de36404520_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %load/vec4 v000001de364045c0_0;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.2 ;
    %load/vec4 v000001de364042a0_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.3 ;
    %load/vec4 v000001de364043e0_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.4 ;
    %load/vec4 v000001de36404660_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.5 ;
    %load/vec4 v000001de36404b60_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.6 ;
    %load/vec4 v000001de36402f40_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.7 ;
    %load/vec4 v000001de36404340_0;
    %store/vec4 v000001de364040c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36404980_0, 0, 1;
    %jmp T_20.9;
T_20.9 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000001de363f0aa0;
T_21 ;
    %wait E_000001de36337110;
    %load/vec4 v000001de36406780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v000001de36406820_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %load/vec4 v000001de36405600_0;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.1 ;
    %load/vec4 v000001de364068c0_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %load/vec4 v000001de36406460_0;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v000001de364056a0_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v000001de36406320_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v000001de36405420_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v000001de364061e0_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v000001de364063c0_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v000001de36407860_0;
    %store/vec4 v000001de36405740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36406280_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001de363f0f50;
T_22 ;
    %wait E_000001de36336f50;
    %load/vec4 v000001de36408440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.0 ;
    %load/vec4 v000001de36408620_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %load/vec4 v000001de364089e0_0;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.1 ;
    %load/vec4 v000001de36409700_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %load/vec4 v000001de36409200_0;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.2 ;
    %load/vec4 v000001de36408120_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.3 ;
    %load/vec4 v000001de36408c60_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v000001de36407d60_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v000001de364081c0_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v000001de364086c0_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v000001de36409160_0;
    %store/vec4 v000001de36408300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36409660_0, 0, 1;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001de363f1bd0;
T_23 ;
    %wait E_000001de36337710;
    %load/vec4 v000001de3640a920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.0 ;
    %load/vec4 v000001de3640c540_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %load/vec4 v000001de3640ab00_0;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.1 ;
    %load/vec4 v000001de3640b960_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %load/vec4 v000001de3640c5e0_0;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.2 ;
    %load/vec4 v000001de3640a880_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.3 ;
    %load/vec4 v000001de3640aa60_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.4 ;
    %load/vec4 v000001de3640be60_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.5 ;
    %load/vec4 v000001de3640c360_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.6 ;
    %load/vec4 v000001de3640aba0_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.7 ;
    %load/vec4 v000001de3640b500_0;
    %store/vec4 v000001de3640c4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a9c0_0, 0, 1;
    %jmp T_23.9;
T_23.9 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001de363f7740;
T_24 ;
    %wait E_000001de36336c90;
    %load/vec4 v000001de3640a6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.0 ;
    %load/vec4 v000001de3640f060_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %load/vec4 v000001de3640a7e0_0;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.1 ;
    %load/vec4 v000001de3640d760_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %load/vec4 v000001de3640dda0_0;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.2 ;
    %load/vec4 v000001de3640dee0_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.3 ;
    %load/vec4 v000001de3640d9e0_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.4 ;
    %load/vec4 v000001de3640d4e0_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.5 ;
    %load/vec4 v000001de3640e480_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.6 ;
    %load/vec4 v000001de3640e980_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.7 ;
    %load/vec4 v000001de3640d620_0;
    %store/vec4 v000001de3640a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cb80_0, 0, 1;
    %jmp T_24.9;
T_24.9 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000001de363f62f0;
T_25 ;
    %wait E_000001de36337390;
    %load/vec4 v000001de3640e340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.0 ;
    %load/vec4 v000001de3640cd60_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %load/vec4 v000001de3640e660_0;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.1 ;
    %load/vec4 v000001de3640cc20_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %load/vec4 v000001de3640cf40_0;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.2 ;
    %load/vec4 v000001de3640e7a0_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.3 ;
    %load/vec4 v000001de3640c900_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v000001de3640d120_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v000001de3640e8e0_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v000001de3640c9a0_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v000001de3640e840_0;
    %store/vec4 v000001de3640e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3640cae0_0, 0, 1;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001de363f7f10;
T_26 ;
    %wait E_000001de36336850;
    %load/vec4 v000001de36401d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.0 ;
    %load/vec4 v000001de364020e0_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %load/vec4 v000001de36400ba0_0;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.1 ;
    %load/vec4 v000001de364004c0_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %load/vec4 v000001de36400b00_0;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.2 ;
    %load/vec4 v000001de36401960_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.3 ;
    %load/vec4 v000001de36400600_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.4 ;
    %load/vec4 v000001de36401460_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.5 ;
    %load/vec4 v000001de36401500_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.6 ;
    %load/vec4 v000001de36400420_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.7 ;
    %load/vec4 v000001de36400ec0_0;
    %store/vec4 v000001de36401e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36401f00_0, 0, 1;
    %jmp T_26.9;
T_26.9 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001de363f54e0;
T_27 ;
    %wait E_000001de36337d90;
    %load/vec4 v000001de36413270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.0 ;
    %load/vec4 v000001de36413a90_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %load/vec4 v000001de36412d70_0;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.1 ;
    %load/vec4 v000001de36414f30_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %load/vec4 v000001de36413810_0;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.2 ;
    %load/vec4 v000001de36412ff0_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.3 ;
    %load/vec4 v000001de364143f0_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.4 ;
    %load/vec4 v000001de364140d0_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.5 ;
    %load/vec4 v000001de36413590_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.6 ;
    %load/vec4 v000001de364139f0_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.7 ;
    %load/vec4 v000001de36412e10_0;
    %store/vec4 v000001de36413130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36412f50_0, 0, 1;
    %jmp T_27.9;
T_27.9 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001de363fadf0;
T_28 ;
    %wait E_000001de36337910;
    %load/vec4 v000001de364147b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.0 ;
    %load/vec4 v000001de36416ab0_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %load/vec4 v000001de36414990_0;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.1 ;
    %load/vec4 v000001de364165b0_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %load/vec4 v000001de36417190_0;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.2 ;
    %load/vec4 v000001de36414b70_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.3 ;
    %load/vec4 v000001de36415e30_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v000001de36416510_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v000001de36414d50_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v000001de36415ed0_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v000001de36412c30_0;
    %store/vec4 v000001de36414850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36414c10_0, 0, 1;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001de363fba70;
T_29 ;
    %wait E_000001de36338010;
    %load/vec4 v000001de36415930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.0 ;
    %load/vec4 v000001de364159d0_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %load/vec4 v000001de36416c90_0;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.1 ;
    %load/vec4 v000001de36416e70_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %load/vec4 v000001de36416f10_0;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.2 ;
    %load/vec4 v000001de36417370_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.3 ;
    %load/vec4 v000001de36417410_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.4 ;
    %load/vec4 v000001de364174b0_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.5 ;
    %load/vec4 v000001de36416a10_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.6 ;
    %load/vec4 v000001de36415110_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v000001de36416d30_0;
    %store/vec4 v000001de364172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36416970_0, 0, 1;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001de363fb430;
T_30 ;
    %wait E_000001de36338050;
    %load/vec4 v000001de36418b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.0 ;
    %load/vec4 v000001de36419fd0_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %load/vec4 v000001de36417910_0;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.1 ;
    %load/vec4 v000001de36419e90_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %load/vec4 v000001de364183b0_0;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.2 ;
    %load/vec4 v000001de364192b0_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.3 ;
    %load/vec4 v000001de364184f0_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.4 ;
    %load/vec4 v000001de36419b70_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.5 ;
    %load/vec4 v000001de36418130_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.6 ;
    %load/vec4 v000001de36419c10_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.7 ;
    %load/vec4 v000001de36419490_0;
    %store/vec4 v000001de3641a070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36419350_0, 0, 1;
    %jmp T_30.9;
T_30.9 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001de364241d0;
T_31 ;
    %wait E_000001de36337f50;
    %load/vec4 v000001de3641b970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.0 ;
    %load/vec4 v000001de3641b150_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %load/vec4 v000001de3641af70_0;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.1 ;
    %load/vec4 v000001de3641ae30_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %load/vec4 v000001de3641c730_0;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.2 ;
    %load/vec4 v000001de3641bc90_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.3 ;
    %load/vec4 v000001de3641a250_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v000001de3641a390_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v000001de3641bd30_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v000001de3641bab0_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v000001de3641b0b0_0;
    %store/vec4 v000001de3641bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641c190_0, 0, 1;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001de36427240;
T_32 ;
    %wait E_000001de36338710;
    %load/vec4 v000001de3641f070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.0 ;
    %load/vec4 v000001de3641ead0_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %load/vec4 v000001de3641caf0_0;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.1 ;
    %load/vec4 v000001de3641dd10_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %load/vec4 v000001de3641da90_0;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.2 ;
    %load/vec4 v000001de3641d770_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.3 ;
    %load/vec4 v000001de3641ef30_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.4 ;
    %load/vec4 v000001de3641e8f0_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.5 ;
    %load/vec4 v000001de3641e7b0_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.6 ;
    %load/vec4 v000001de3641e850_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.7 ;
    %load/vec4 v000001de3641d810_0;
    %store/vec4 v000001de3641ee90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641dbd0_0, 0, 1;
    %jmp T_32.9;
T_32.9 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_000001de36422100;
T_33 ;
    %wait E_000001de36338610;
    %load/vec4 v000001de3641f7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.0 ;
    %load/vec4 v000001de3641f610_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %load/vec4 v000001de3641f570_0;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.1 ;
    %load/vec4 v000001de3641f890_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %load/vec4 v000001de3641f750_0;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.2 ;
    %load/vec4 v000001de3641f1b0_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.3 ;
    %load/vec4 v000001de3641fbb0_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.4 ;
    %load/vec4 v000001de3641fed0_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.5 ;
    %load/vec4 v000001de3641ff70_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.6 ;
    %load/vec4 v000001de3641fc50_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v000001de3641fa70_0;
    %store/vec4 v000001de3641fd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de3641fb10_0, 0, 1;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001de363537a0;
T_34 ;
    %vpi_call 2 21 "$dumpfile", "ALU32bit_tb.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001de363537a0 {0 0 0};
    %end;
    .thread T_34;
    .scope S_000001de363537a0;
T_35 ;
    %wait E_000001de36334490;
    %load/vec4 v000001de36411830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.0 ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %add;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %load/vec4 v000001de364113d0_0;
    %store/vec4 v000001de36410ed0_0, 0, 32;
    %store/vec4 v000001de3641f390_0, 0, 32;
    %store/vec4 v000001de3641f6b0_0, 0, 32;
    %callf/vec4 TD_ALU32bit_tb.detect_add_overflow, S_000001de36427560;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.1 ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %sub;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %load/vec4 v000001de364113d0_0;
    %store/vec4 v000001de36411e70_0, 0, 32;
    %store/vec4 v000001de364127d0_0, 0, 32;
    %store/vec4 v000001de36410e30_0, 0, 32;
    %callf/vec4 TD_ALU32bit_tb.detect_sub_overflow, S_000001de36426f20;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.2 ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %and;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.3 ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %or;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.4 ;
    %load/vec4 v000001de36411470_0;
    %load/vec4 v000001de36411b50_0;
    %xor;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.5 ;
    %load/vec4 v000001de36411470_0;
    %inv;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.6 ;
    %load/vec4 v000001de36411470_0;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v000001de36411b50_0;
    %inv;
    %store/vec4 v000001de364113d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001de36410f70_0, 0, 1;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %load/vec4 v000001de36412690_0;
    %load/vec4 v000001de364113d0_0;
    %cmp/ne;
    %jmp/1 T_35.12, 6;
    %flag_mov 8, 6;
    %load/vec4 v000001de36411790_0;
    %load/vec4 v000001de36410f70_0;
    %cmp/ne;
    %flag_or 6, 8;
T_35.12;
    %jmp/0xz  T_35.10, 6;
    %vpi_call 2 89 "$display", "ERRO: F=%b | A=%h | B=%h | Esperado=%h | Obtido=%h | Cout esperado=%b | Cout obtido=%b", v000001de36411830_0, v000001de36411470_0, v000001de36411b50_0, v000001de364113d0_0, v000001de36412690_0, v000001de36410f70_0, v000001de36411790_0 {0 0 0};
T_35.10 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001de363537a0;
T_36 ;
    %vpi_call 2 99 "$display", "** Testando valores aleat\303\263rios **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36410b10_0, 0, 32;
T_36.0 ;
    %load/vec4 v000001de36410b10_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_36.1, 5;
    %vpi_func 2 101 "$random" 32 {0 0 0};
    %store/vec4 v000001de36411470_0, 0, 32;
    %vpi_func 2 102 "$random" 32 {0 0 0};
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
T_36.2 ;
    %load/vec4 v000001de36411830_0;
    %cmpi/u 7, 0, 3;
    %flag_or 5, 4;
    %jmp/0xz T_36.3, 5;
    %delay 10, 0;
    %vpi_call 2 105 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001de36411830_0, v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %load/vec4 v000001de36411830_0;
    %addi 1, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %jmp T_36.2;
T_36.3 ;
    %load/vec4 v000001de36410b10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001de36410b10_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %end;
    .thread T_36;
    .scope S_000001de363537a0;
T_37 ;
    %delay 100, 0;
    %vpi_call 2 115 "$display", "** Testando casos de overflow **" {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 119 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "Soma Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 126 "$display", "Subtra\303\247\303\243o Underflow: A=%h | B=%h | R=%h | Cout=%b", v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 129 "$display", "Subtra\303\247\303\243o Overflow: A=%h | B=%h | R=%h | Cout=%b", v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %end;
    .thread T_37;
    .scope S_000001de363537a0;
T_38 ;
    %delay 200, 0;
    %vpi_call 2 137 "$display", "** Testando casos cr\303\255ticos **" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 141 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001de36411830_0, v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 2147483647, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 145 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001de36411830_0, v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001de36411470_0, 0, 32;
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v000001de36411b50_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001de36411830_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 149 "$display", "F=%b | A=%h | B=%h | R=%h | Cout=%b", v000001de36411830_0, v000001de36411470_0, v000001de36411b50_0, v000001de36412690_0, v000001de36411790_0 {0 0 0};
    %end;
    .thread T_38;
    .scope S_000001de363537a0;
T_39 ;
    %delay 300, 0;
    %vpi_call 2 155 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ALU32bit_tb.v";
    "Alu32bit.v";
    "Alu1bit.v";
    "operaes.v";
