
inputOutputUart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ab4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003c44  08003c44  00004c44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cc0  08003cc0  0000506c  2**0
                  CONTENTS
  4 .ARM          00000008  08003cc0  08003cc0  00004cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cc8  08003cc8  0000506c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cc8  08003cc8  00004cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ccc  08003ccc  00004ccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08003cd0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000506c  2**0
                  CONTENTS
 10 .bss          00000240  2000006c  2000006c  0000506c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002ac  200002ac  0000506c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000506c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000948e  00000000  00000000  0000509c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001892  00000000  00000000  0000e52a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000778  00000000  00000000  0000fdc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005ad  00000000  00000000  00010538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b2ed  00000000  00000000  00010ae5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000a1d1  00000000  00000000  0002bdd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009c6bc  00000000  00000000  00035fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d265f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002488  00000000  00000000  000d26a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  000d4b2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c2c 	.word	0x08003c2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08003c2c 	.word	0x08003c2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000274:	f000 fafe 	bl	8000874 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000278:	f000 f848 	bl	800030c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027c:	f000 f8d0 	bl	8000420 <MX_GPIO_Init>
  MX_DMA_Init();
 8000280:	f000 f8b0 	bl	80003e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000284:	f000 f87e 	bl	8000384 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("c: %d\n",c);
 8000288:	4b1b      	ldr	r3, [pc, #108]	@ (80002f8 <main+0x88>)
 800028a:	781b      	ldrb	r3, [r3, #0]
 800028c:	4619      	mov	r1, r3
 800028e:	481b      	ldr	r0, [pc, #108]	@ (80002fc <main+0x8c>)
 8000290:	f002 fe5e 	bl	8002f50 <iprintf>
  updateLed(c);
 8000294:	4b18      	ldr	r3, [pc, #96]	@ (80002f8 <main+0x88>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	4618      	mov	r0, r3
 800029a:	f000 f92d 	bl	80004f8 <updateLed>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  if(HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin) == 0){
 800029e:	2120      	movs	r1, #32
 80002a0:	4817      	ldr	r0, [pc, #92]	@ (8000300 <main+0x90>)
 80002a2:	f000 fedb 	bl	800105c <HAL_GPIO_ReadPin>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d1f8      	bne.n	800029e <main+0x2e>
		  if ((HAL_GetTick() - lastState) > DB_TIME){
 80002ac:	f000 fb3c 	bl	8000928 <HAL_GetTick>
 80002b0:	4602      	mov	r2, r0
 80002b2:	4b14      	ldr	r3, [pc, #80]	@ (8000304 <main+0x94>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	1ad3      	subs	r3, r2, r3
 80002b8:	2bb9      	cmp	r3, #185	@ 0xb9
 80002ba:	d917      	bls.n	80002ec <main+0x7c>
			  c++;
 80002bc:	4b0e      	ldr	r3, [pc, #56]	@ (80002f8 <main+0x88>)
 80002be:	781b      	ldrb	r3, [r3, #0]
 80002c0:	3301      	adds	r3, #1
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	4b0c      	ldr	r3, [pc, #48]	@ (80002f8 <main+0x88>)
 80002c6:	701a      	strb	r2, [r3, #0]
			  if (c>2) {c=1;}
 80002c8:	4b0b      	ldr	r3, [pc, #44]	@ (80002f8 <main+0x88>)
 80002ca:	781b      	ldrb	r3, [r3, #0]
 80002cc:	2b02      	cmp	r3, #2
 80002ce:	d902      	bls.n	80002d6 <main+0x66>
 80002d0:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <main+0x88>)
 80002d2:	2201      	movs	r2, #1
 80002d4:	701a      	strb	r2, [r3, #0]
			  printf(" %d\n", c);
 80002d6:	4b08      	ldr	r3, [pc, #32]	@ (80002f8 <main+0x88>)
 80002d8:	781b      	ldrb	r3, [r3, #0]
 80002da:	4619      	mov	r1, r3
 80002dc:	480a      	ldr	r0, [pc, #40]	@ (8000308 <main+0x98>)
 80002de:	f002 fe37 	bl	8002f50 <iprintf>

			  updateLed(c);
 80002e2:	4b05      	ldr	r3, [pc, #20]	@ (80002f8 <main+0x88>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	4618      	mov	r0, r3
 80002e8:	f000 f906 	bl	80004f8 <updateLed>

		  }
		  lastState=HAL_GetTick();
 80002ec:	f000 fb1c 	bl	8000928 <HAL_GetTick>
 80002f0:	4603      	mov	r3, r0
 80002f2:	4a04      	ldr	r2, [pc, #16]	@ (8000304 <main+0x94>)
 80002f4:	6013      	str	r3, [r2, #0]
	  if(HAL_GPIO_ReadPin(Button_GPIO_Port, Button_Pin) == 0){
 80002f6:	e7d2      	b.n	800029e <main+0x2e>
 80002f8:	20000000 	.word	0x20000000
 80002fc:	08003c44 	.word	0x08003c44
 8000300:	48000400 	.word	0x48000400
 8000304:	20000154 	.word	0x20000154
 8000308:	08003c4c 	.word	0x08003c4c

0800030c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800030c:	b580      	push	{r7, lr}
 800030e:	b090      	sub	sp, #64	@ 0x40
 8000310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000312:	f107 0318 	add.w	r3, r7, #24
 8000316:	2228      	movs	r2, #40	@ 0x28
 8000318:	2100      	movs	r1, #0
 800031a:	4618      	mov	r0, r3
 800031c:	f002 fe6d 	bl	8002ffa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000320:	1d3b      	adds	r3, r7, #4
 8000322:	2200      	movs	r2, #0
 8000324:	601a      	str	r2, [r3, #0]
 8000326:	605a      	str	r2, [r3, #4]
 8000328:	609a      	str	r2, [r3, #8]
 800032a:	60da      	str	r2, [r3, #12]
 800032c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800032e:	2302      	movs	r3, #2
 8000330:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000332:	2301      	movs	r3, #1
 8000334:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000336:	2310      	movs	r3, #16
 8000338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800033a:	2300      	movs	r3, #0
 800033c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800033e:	f107 0318 	add.w	r3, r7, #24
 8000342:	4618      	mov	r0, r3
 8000344:	f000 feba 	bl	80010bc <HAL_RCC_OscConfig>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800034e:	f000 f8fb 	bl	8000548 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000352:	230f      	movs	r3, #15
 8000354:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000356:	2300      	movs	r3, #0
 8000358:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800035a:	2300      	movs	r3, #0
 800035c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800035e:	2300      	movs	r3, #0
 8000360:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000362:	2300      	movs	r3, #0
 8000364:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000366:	1d3b      	adds	r3, r7, #4
 8000368:	2100      	movs	r1, #0
 800036a:	4618      	mov	r0, r3
 800036c:	f001 fee4 	bl	8002138 <HAL_RCC_ClockConfig>
 8000370:	4603      	mov	r3, r0
 8000372:	2b00      	cmp	r3, #0
 8000374:	d001      	beq.n	800037a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000376:	f000 f8e7 	bl	8000548 <Error_Handler>
  }
}
 800037a:	bf00      	nop
 800037c:	3740      	adds	r7, #64	@ 0x40
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
	...

08000384 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000388:	4b14      	ldr	r3, [pc, #80]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 800038a:	4a15      	ldr	r2, [pc, #84]	@ (80003e0 <MX_USART2_UART_Init+0x5c>)
 800038c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800038e:	4b13      	ldr	r3, [pc, #76]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 8000390:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000394:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000396:	4b11      	ldr	r3, [pc, #68]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 8000398:	2200      	movs	r2, #0
 800039a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800039c:	4b0f      	ldr	r3, [pc, #60]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 800039e:	2200      	movs	r2, #0
 80003a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003a2:	4b0e      	ldr	r3, [pc, #56]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003a8:	4b0c      	ldr	r3, [pc, #48]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003aa:	220c      	movs	r2, #12
 80003ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ae:	4b0b      	ldr	r3, [pc, #44]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003b0:	2200      	movs	r2, #0
 80003b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003b4:	4b09      	ldr	r3, [pc, #36]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003b6:	2200      	movs	r2, #0
 80003b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80003ba:	4b08      	ldr	r3, [pc, #32]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003bc:	2200      	movs	r2, #0
 80003be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80003c0:	4b06      	ldr	r3, [pc, #24]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003c6:	4805      	ldr	r0, [pc, #20]	@ (80003dc <MX_USART2_UART_Init+0x58>)
 80003c8:	f002 f8d6 	bl	8002578 <HAL_UART_Init>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80003d2:	f000 f8b9 	bl	8000548 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003d6:	bf00      	nop
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20000088 	.word	0x20000088
 80003e0:	40004400 	.word	0x40004400

080003e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80003ea:	4b0c      	ldr	r3, [pc, #48]	@ (800041c <MX_DMA_Init+0x38>)
 80003ec:	695b      	ldr	r3, [r3, #20]
 80003ee:	4a0b      	ldr	r2, [pc, #44]	@ (800041c <MX_DMA_Init+0x38>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	6153      	str	r3, [r2, #20]
 80003f6:	4b09      	ldr	r3, [pc, #36]	@ (800041c <MX_DMA_Init+0x38>)
 80003f8:	695b      	ldr	r3, [r3, #20]
 80003fa:	f003 0301 	and.w	r3, r3, #1
 80003fe:	607b      	str	r3, [r7, #4]
 8000400:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8000402:	2200      	movs	r2, #0
 8000404:	2100      	movs	r1, #0
 8000406:	2011      	movs	r0, #17
 8000408:	f000 fb75 	bl	8000af6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800040c:	2011      	movs	r0, #17
 800040e:	f000 fb8e 	bl	8000b2e <HAL_NVIC_EnableIRQ>

}
 8000412:	bf00      	nop
 8000414:	3708      	adds	r7, #8
 8000416:	46bd      	mov	sp, r7
 8000418:	bd80      	pop	{r7, pc}
 800041a:	bf00      	nop
 800041c:	40021000 	.word	0x40021000

08000420 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000420:	b580      	push	{r7, lr}
 8000422:	b088      	sub	sp, #32
 8000424:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000426:	f107 030c 	add.w	r3, r7, #12
 800042a:	2200      	movs	r2, #0
 800042c:	601a      	str	r2, [r3, #0]
 800042e:	605a      	str	r2, [r3, #4]
 8000430:	609a      	str	r2, [r3, #8]
 8000432:	60da      	str	r2, [r3, #12]
 8000434:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000436:	4b23      	ldr	r3, [pc, #140]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a22      	ldr	r2, [pc, #136]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 800043c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000440:	6153      	str	r3, [r2, #20]
 8000442:	4b20      	ldr	r3, [pc, #128]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000444:	695b      	ldr	r3, [r3, #20]
 8000446:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800044a:	60bb      	str	r3, [r7, #8]
 800044c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800044e:	4b1d      	ldr	r3, [pc, #116]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	4a1c      	ldr	r2, [pc, #112]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000454:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000458:	6153      	str	r3, [r2, #20]
 800045a:	4b1a      	ldr	r3, [pc, #104]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 800045c:	695b      	ldr	r3, [r3, #20]
 800045e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000462:	607b      	str	r3, [r7, #4]
 8000464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000466:	4b17      	ldr	r3, [pc, #92]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000468:	695b      	ldr	r3, [r3, #20]
 800046a:	4a16      	ldr	r2, [pc, #88]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 800046c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000470:	6153      	str	r3, [r2, #20]
 8000472:	4b14      	ldr	r3, [pc, #80]	@ (80004c4 <MX_GPIO_Init+0xa4>)
 8000474:	695b      	ldr	r3, [r3, #20]
 8000476:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800047a:	603b      	str	r3, [r7, #0]
 800047c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|Led2_Pin, GPIO_PIN_RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	2118      	movs	r1, #24
 8000482:	4811      	ldr	r0, [pc, #68]	@ (80004c8 <MX_GPIO_Init+0xa8>)
 8000484:	f000 fe02 	bl	800108c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_Pin Led2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|Led2_Pin;
 8000488:	2318      	movs	r3, #24
 800048a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800048c:	2301      	movs	r3, #1
 800048e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000490:	2300      	movs	r3, #0
 8000492:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000494:	2300      	movs	r3, #0
 8000496:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000498:	f107 030c 	add.w	r3, r7, #12
 800049c:	4619      	mov	r1, r3
 800049e:	480a      	ldr	r0, [pc, #40]	@ (80004c8 <MX_GPIO_Init+0xa8>)
 80004a0:	f000 fc6a 	bl	8000d78 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 80004a4:	2320      	movs	r3, #32
 80004a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004a8:	2300      	movs	r3, #0
 80004aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ac:	2300      	movs	r3, #0
 80004ae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80004b0:	f107 030c 	add.w	r3, r7, #12
 80004b4:	4619      	mov	r1, r3
 80004b6:	4804      	ldr	r0, [pc, #16]	@ (80004c8 <MX_GPIO_Init+0xa8>)
 80004b8:	f000 fc5e 	bl	8000d78 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004bc:	bf00      	nop
 80004be:	3720      	adds	r7, #32
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	40021000 	.word	0x40021000
 80004c8:	48000400 	.word	0x48000400

080004cc <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	60f8      	str	r0, [r7, #12]
 80004d4:	60b9      	str	r1, [r7, #8]
 80004d6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	b29a      	uxth	r2, r3
 80004dc:	f04f 33ff 	mov.w	r3, #4294967295
 80004e0:	68b9      	ldr	r1, [r7, #8]
 80004e2:	4804      	ldr	r0, [pc, #16]	@ (80004f4 <_write+0x28>)
 80004e4:	f002 f896 	bl	8002614 <HAL_UART_Transmit>
    return len;
 80004e8:	687b      	ldr	r3, [r7, #4]
}
 80004ea:	4618      	mov	r0, r3
 80004ec:	3710      	adds	r7, #16
 80004ee:	46bd      	mov	sp, r7
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	20000088 	.word	0x20000088

080004f8 <updateLed>:
void updateLed(uint8_t counter){
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	4603      	mov	r3, r0
 8000500:	71fb      	strb	r3, [r7, #7]
    switch(counter){
 8000502:	79fb      	ldrb	r3, [r7, #7]
 8000504:	2b01      	cmp	r3, #1
 8000506:	d002      	beq.n	800050e <updateLed+0x16>
 8000508:	2b02      	cmp	r3, #2
 800050a:	d00b      	beq.n	8000524 <updateLed+0x2c>
        case 2:
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
            HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_SET);
      //      HAL_GPIO_WritePin(Led3_GPIO_Port, Led3_Pin, GPIO_PIN_RESET);
            break;
        default: break;
 800050c:	e015      	b.n	800053a <updateLed+0x42>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800050e:	2201      	movs	r2, #1
 8000510:	2108      	movs	r1, #8
 8000512:	480c      	ldr	r0, [pc, #48]	@ (8000544 <updateLed+0x4c>)
 8000514:	f000 fdba 	bl	800108c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_RESET);
 8000518:	2200      	movs	r2, #0
 800051a:	2110      	movs	r1, #16
 800051c:	4809      	ldr	r0, [pc, #36]	@ (8000544 <updateLed+0x4c>)
 800051e:	f000 fdb5 	bl	800108c <HAL_GPIO_WritePin>
            break;
 8000522:	e00a      	b.n	800053a <updateLed+0x42>
            HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2108      	movs	r1, #8
 8000528:	4806      	ldr	r0, [pc, #24]	@ (8000544 <updateLed+0x4c>)
 800052a:	f000 fdaf 	bl	800108c <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(Led2_GPIO_Port, Led2_Pin, GPIO_PIN_SET);
 800052e:	2201      	movs	r2, #1
 8000530:	2110      	movs	r1, #16
 8000532:	4804      	ldr	r0, [pc, #16]	@ (8000544 <updateLed+0x4c>)
 8000534:	f000 fdaa 	bl	800108c <HAL_GPIO_WritePin>
            break;
 8000538:	bf00      	nop
    }
}
 800053a:	bf00      	nop
 800053c:	3708      	adds	r7, #8
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	48000400 	.word	0x48000400

08000548 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800054c:	b672      	cpsid	i
}
 800054e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000550:	bf00      	nop
 8000552:	e7fd      	b.n	8000550 <Error_Handler+0x8>

08000554 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000554:	b480      	push	{r7}
 8000556:	b083      	sub	sp, #12
 8000558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800055a:	4b0f      	ldr	r3, [pc, #60]	@ (8000598 <HAL_MspInit+0x44>)
 800055c:	699b      	ldr	r3, [r3, #24]
 800055e:	4a0e      	ldr	r2, [pc, #56]	@ (8000598 <HAL_MspInit+0x44>)
 8000560:	f043 0301 	orr.w	r3, r3, #1
 8000564:	6193      	str	r3, [r2, #24]
 8000566:	4b0c      	ldr	r3, [pc, #48]	@ (8000598 <HAL_MspInit+0x44>)
 8000568:	699b      	ldr	r3, [r3, #24]
 800056a:	f003 0301 	and.w	r3, r3, #1
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000572:	4b09      	ldr	r3, [pc, #36]	@ (8000598 <HAL_MspInit+0x44>)
 8000574:	69db      	ldr	r3, [r3, #28]
 8000576:	4a08      	ldr	r2, [pc, #32]	@ (8000598 <HAL_MspInit+0x44>)
 8000578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800057c:	61d3      	str	r3, [r2, #28]
 800057e:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <HAL_MspInit+0x44>)
 8000580:	69db      	ldr	r3, [r3, #28]
 8000582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000586:	603b      	str	r3, [r7, #0]
 8000588:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800058a:	bf00      	nop
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	40021000 	.word	0x40021000

0800059c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a4:	f107 0314 	add.w	r3, r7, #20
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
 80005ac:	605a      	str	r2, [r3, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	60da      	str	r2, [r3, #12]
 80005b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	4a2b      	ldr	r2, [pc, #172]	@ (8000668 <HAL_UART_MspInit+0xcc>)
 80005ba:	4293      	cmp	r3, r2
 80005bc:	d14f      	bne.n	800065e <HAL_UART_MspInit+0xc2>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80005be:	4b2b      	ldr	r3, [pc, #172]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005c0:	69db      	ldr	r3, [r3, #28]
 80005c2:	4a2a      	ldr	r2, [pc, #168]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005c8:	61d3      	str	r3, [r2, #28]
 80005ca:	4b28      	ldr	r3, [pc, #160]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005cc:	69db      	ldr	r3, [r3, #28]
 80005ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005d2:	613b      	str	r3, [r7, #16]
 80005d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	4b25      	ldr	r3, [pc, #148]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	4a24      	ldr	r2, [pc, #144]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e0:	6153      	str	r3, [r2, #20]
 80005e2:	4b22      	ldr	r3, [pc, #136]	@ (800066c <HAL_UART_MspInit+0xd0>)
 80005e4:	695b      	ldr	r3, [r3, #20]
 80005e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005ea:	60fb      	str	r3, [r7, #12]
 80005ec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80005ee:	230c      	movs	r3, #12
 80005f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005f2:	2302      	movs	r3, #2
 80005f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005fa:	2303      	movs	r3, #3
 80005fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005fe:	2307      	movs	r3, #7
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000602:	f107 0314 	add.w	r3, r7, #20
 8000606:	4619      	mov	r1, r3
 8000608:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800060c:	f000 fbb4 	bl	8000d78 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8000610:	4b17      	ldr	r3, [pc, #92]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000612:	4a18      	ldr	r2, [pc, #96]	@ (8000674 <HAL_UART_MspInit+0xd8>)
 8000614:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000616:	4b16      	ldr	r3, [pc, #88]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000618:	2210      	movs	r2, #16
 800061a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800061c:	4b14      	ldr	r3, [pc, #80]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000622:	4b13      	ldr	r3, [pc, #76]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000624:	2280      	movs	r2, #128	@ 0x80
 8000626:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000628:	4b11      	ldr	r3, [pc, #68]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 800062a:	2200      	movs	r2, #0
 800062c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800062e:	4b10      	ldr	r3, [pc, #64]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000630:	2200      	movs	r2, #0
 8000632:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_CIRCULAR;
 8000634:	4b0e      	ldr	r3, [pc, #56]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000636:	2220      	movs	r2, #32
 8000638:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800063a:	4b0d      	ldr	r3, [pc, #52]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 800063c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000640:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000642:	480b      	ldr	r0, [pc, #44]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000644:	f000 fa8d 	bl	8000b62 <HAL_DMA_Init>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d001      	beq.n	8000652 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 800064e:	f7ff ff7b 	bl	8000548 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4a06      	ldr	r2, [pc, #24]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 8000656:	671a      	str	r2, [r3, #112]	@ 0x70
 8000658:	4a05      	ldr	r2, [pc, #20]	@ (8000670 <HAL_UART_MspInit+0xd4>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800065e:	bf00      	nop
 8000660:	3728      	adds	r7, #40	@ 0x28
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40004400 	.word	0x40004400
 800066c:	40021000 	.word	0x40021000
 8000670:	20000110 	.word	0x20000110
 8000674:	40020080 	.word	0x40020080

08000678 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800067c:	bf00      	nop
 800067e:	e7fd      	b.n	800067c <NMI_Handler+0x4>

08000680 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <HardFault_Handler+0x4>

08000688 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <MemManage_Handler+0x4>

08000690 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <BusFault_Handler+0x4>

08000698 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <UsageFault_Handler+0x4>

080006a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006a4:	bf00      	nop
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr

080006ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006ae:	b480      	push	{r7}
 80006b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006b2:	bf00      	nop
 80006b4:	46bd      	mov	sp, r7
 80006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ba:	4770      	bx	lr

080006bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr

080006ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ce:	f000 f917 	bl	8000900 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
	...

080006d8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80006dc:	4802      	ldr	r0, [pc, #8]	@ (80006e8 <DMA1_Channel7_IRQHandler+0x10>)
 80006de:	f000 fa87 	bl	8000bf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80006e2:	bf00      	nop
 80006e4:	bd80      	pop	{r7, pc}
 80006e6:	bf00      	nop
 80006e8:	20000110 	.word	0x20000110

080006ec <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b086      	sub	sp, #24
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	60f8      	str	r0, [r7, #12]
 80006f4:	60b9      	str	r1, [r7, #8]
 80006f6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80006f8:	2300      	movs	r3, #0
 80006fa:	617b      	str	r3, [r7, #20]
 80006fc:	e00a      	b.n	8000714 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80006fe:	f3af 8000 	nop.w
 8000702:	4601      	mov	r1, r0
 8000704:	68bb      	ldr	r3, [r7, #8]
 8000706:	1c5a      	adds	r2, r3, #1
 8000708:	60ba      	str	r2, [r7, #8]
 800070a:	b2ca      	uxtb	r2, r1
 800070c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	3301      	adds	r3, #1
 8000712:	617b      	str	r3, [r7, #20]
 8000714:	697a      	ldr	r2, [r7, #20]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	429a      	cmp	r2, r3
 800071a:	dbf0      	blt.n	80006fe <_read+0x12>
  }

  return len;
 800071c:	687b      	ldr	r3, [r7, #4]
}
 800071e:	4618      	mov	r0, r3
 8000720:	3718      	adds	r7, #24
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}

08000726 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000726:	b480      	push	{r7}
 8000728:	b083      	sub	sp, #12
 800072a:	af00      	add	r7, sp, #0
 800072c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800072e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000732:	4618      	mov	r0, r3
 8000734:	370c      	adds	r7, #12
 8000736:	46bd      	mov	sp, r7
 8000738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800073c:	4770      	bx	lr

0800073e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800073e:	b480      	push	{r7}
 8000740:	b083      	sub	sp, #12
 8000742:	af00      	add	r7, sp, #0
 8000744:	6078      	str	r0, [r7, #4]
 8000746:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000748:	683b      	ldr	r3, [r7, #0]
 800074a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800074e:	605a      	str	r2, [r3, #4]
  return 0;
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075c:	4770      	bx	lr

0800075e <_isatty>:

int _isatty(int file)
{
 800075e:	b480      	push	{r7}
 8000760:	b083      	sub	sp, #12
 8000762:	af00      	add	r7, sp, #0
 8000764:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000766:	2301      	movs	r3, #1
}
 8000768:	4618      	mov	r0, r3
 800076a:	370c      	adds	r7, #12
 800076c:	46bd      	mov	sp, r7
 800076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000772:	4770      	bx	lr

08000774 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000774:	b480      	push	{r7}
 8000776:	b085      	sub	sp, #20
 8000778:	af00      	add	r7, sp, #0
 800077a:	60f8      	str	r0, [r7, #12]
 800077c:	60b9      	str	r1, [r7, #8]
 800077e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078c:	4770      	bx	lr
	...

08000790 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000798:	4a14      	ldr	r2, [pc, #80]	@ (80007ec <_sbrk+0x5c>)
 800079a:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <_sbrk+0x60>)
 800079c:	1ad3      	subs	r3, r2, r3
 800079e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <_sbrk+0x64>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d102      	bne.n	80007b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007ac:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <_sbrk+0x64>)
 80007ae:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <_sbrk+0x68>)
 80007b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007b2:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <_sbrk+0x64>)
 80007b4:	681a      	ldr	r2, [r3, #0]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	4413      	add	r3, r2
 80007ba:	693a      	ldr	r2, [r7, #16]
 80007bc:	429a      	cmp	r2, r3
 80007be:	d207      	bcs.n	80007d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007c0:	f002 fc6a 	bl	8003098 <__errno>
 80007c4:	4603      	mov	r3, r0
 80007c6:	220c      	movs	r2, #12
 80007c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007ca:	f04f 33ff 	mov.w	r3, #4294967295
 80007ce:	e009      	b.n	80007e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007d0:	4b08      	ldr	r3, [pc, #32]	@ (80007f4 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007d6:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <_sbrk+0x64>)
 80007d8:	681a      	ldr	r2, [r3, #0]
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	4a05      	ldr	r2, [pc, #20]	@ (80007f4 <_sbrk+0x64>)
 80007e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80007e2:	68fb      	ldr	r3, [r7, #12]
}
 80007e4:	4618      	mov	r0, r3
 80007e6:	3718      	adds	r7, #24
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}
 80007ec:	20003000 	.word	0x20003000
 80007f0:	00000400 	.word	0x00000400
 80007f4:	20000158 	.word	0x20000158
 80007f8:	200002b0 	.word	0x200002b0

080007fc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000800:	4b06      	ldr	r3, [pc, #24]	@ (800081c <SystemInit+0x20>)
 8000802:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000806:	4a05      	ldr	r2, [pc, #20]	@ (800081c <SystemInit+0x20>)
 8000808:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800080c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr
 800081a:	bf00      	nop
 800081c:	e000ed00 	.word	0xe000ed00

08000820 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000820:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000858 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000824:	f7ff ffea 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000828:	480c      	ldr	r0, [pc, #48]	@ (800085c <LoopForever+0x6>)
  ldr r1, =_edata
 800082a:	490d      	ldr	r1, [pc, #52]	@ (8000860 <LoopForever+0xa>)
  ldr r2, =_sidata
 800082c:	4a0d      	ldr	r2, [pc, #52]	@ (8000864 <LoopForever+0xe>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000830:	e002      	b.n	8000838 <LoopCopyDataInit>

08000832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000836:	3304      	adds	r3, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800083c:	d3f9      	bcc.n	8000832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083e:	4a0a      	ldr	r2, [pc, #40]	@ (8000868 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000840:	4c0a      	ldr	r4, [pc, #40]	@ (800086c <LoopForever+0x16>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000844:	e001      	b.n	800084a <LoopFillZerobss>

08000846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000848:	3204      	adds	r2, #4

0800084a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800084c:	d3fb      	bcc.n	8000846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084e:	f002 fc29 	bl	80030a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000852:	f7ff fd0d 	bl	8000270 <main>

08000856 <LoopForever>:

LoopForever:
    b LoopForever
 8000856:	e7fe      	b.n	8000856 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000858:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800085c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000860:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000864:	08003cd0 	.word	0x08003cd0
  ldr r2, =_sbss
 8000868:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800086c:	200002ac 	.word	0x200002ac

08000870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000870:	e7fe      	b.n	8000870 <ADC1_2_IRQHandler>
	...

08000874 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000878:	4b08      	ldr	r3, [pc, #32]	@ (800089c <HAL_Init+0x28>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a07      	ldr	r2, [pc, #28]	@ (800089c <HAL_Init+0x28>)
 800087e:	f043 0310 	orr.w	r3, r3, #16
 8000882:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000884:	2003      	movs	r0, #3
 8000886:	f000 f92b 	bl	8000ae0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f808 	bl	80008a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000890:	f7ff fe60 	bl	8000554 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000894:	2300      	movs	r3, #0
}
 8000896:	4618      	mov	r0, r3
 8000898:	bd80      	pop	{r7, pc}
 800089a:	bf00      	nop
 800089c:	40022000 	.word	0x40022000

080008a0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a8:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <HAL_InitTick+0x54>)
 80008aa:	681a      	ldr	r2, [r3, #0]
 80008ac:	4b12      	ldr	r3, [pc, #72]	@ (80008f8 <HAL_InitTick+0x58>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	4619      	mov	r1, r3
 80008b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80008be:	4618      	mov	r0, r3
 80008c0:	f000 f943 	bl	8000b4a <HAL_SYSTICK_Config>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ca:	2301      	movs	r3, #1
 80008cc:	e00e      	b.n	80008ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2b0f      	cmp	r3, #15
 80008d2:	d80a      	bhi.n	80008ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d4:	2200      	movs	r2, #0
 80008d6:	6879      	ldr	r1, [r7, #4]
 80008d8:	f04f 30ff 	mov.w	r0, #4294967295
 80008dc:	f000 f90b 	bl	8000af6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e0:	4a06      	ldr	r2, [pc, #24]	@ (80008fc <HAL_InitTick+0x5c>)
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80008e6:	2300      	movs	r3, #0
 80008e8:	e000      	b.n	80008ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ea:	2301      	movs	r3, #1
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000004 	.word	0x20000004
 80008f8:	2000000c 	.word	0x2000000c
 80008fc:	20000008 	.word	0x20000008

08000900 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000904:	4b06      	ldr	r3, [pc, #24]	@ (8000920 <HAL_IncTick+0x20>)
 8000906:	781b      	ldrb	r3, [r3, #0]
 8000908:	461a      	mov	r2, r3
 800090a:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <HAL_IncTick+0x24>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4413      	add	r3, r2
 8000910:	4a04      	ldr	r2, [pc, #16]	@ (8000924 <HAL_IncTick+0x24>)
 8000912:	6013      	str	r3, [r2, #0]
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	2000000c 	.word	0x2000000c
 8000924:	2000015c 	.word	0x2000015c

08000928 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  return uwTick;  
 800092c:	4b03      	ldr	r3, [pc, #12]	@ (800093c <HAL_GetTick+0x14>)
 800092e:	681b      	ldr	r3, [r3, #0]
}
 8000930:	4618      	mov	r0, r3
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	2000015c 	.word	0x2000015c

08000940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000950:	4b0c      	ldr	r3, [pc, #48]	@ (8000984 <__NVIC_SetPriorityGrouping+0x44>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800095c:	4013      	ands	r3, r2
 800095e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000968:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800096c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000970:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000972:	4a04      	ldr	r2, [pc, #16]	@ (8000984 <__NVIC_SetPriorityGrouping+0x44>)
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	60d3      	str	r3, [r2, #12]
}
 8000978:	bf00      	nop
 800097a:	3714      	adds	r7, #20
 800097c:	46bd      	mov	sp, r7
 800097e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000982:	4770      	bx	lr
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800098c:	4b04      	ldr	r3, [pc, #16]	@ (80009a0 <__NVIC_GetPriorityGrouping+0x18>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	0a1b      	lsrs	r3, r3, #8
 8000992:	f003 0307 	and.w	r3, r3, #7
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	db0b      	blt.n	80009ce <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009b6:	79fb      	ldrb	r3, [r7, #7]
 80009b8:	f003 021f 	and.w	r2, r3, #31
 80009bc:	4907      	ldr	r1, [pc, #28]	@ (80009dc <__NVIC_EnableIRQ+0x38>)
 80009be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c2:	095b      	lsrs	r3, r3, #5
 80009c4:	2001      	movs	r0, #1
 80009c6:	fa00 f202 	lsl.w	r2, r0, r2
 80009ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009ce:	bf00      	nop
 80009d0:	370c      	adds	r7, #12
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop
 80009dc:	e000e100 	.word	0xe000e100

080009e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	4603      	mov	r3, r0
 80009e8:	6039      	str	r1, [r7, #0]
 80009ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	db0a      	blt.n	8000a0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f4:	683b      	ldr	r3, [r7, #0]
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	490c      	ldr	r1, [pc, #48]	@ (8000a2c <__NVIC_SetPriority+0x4c>)
 80009fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009fe:	0112      	lsls	r2, r2, #4
 8000a00:	b2d2      	uxtb	r2, r2
 8000a02:	440b      	add	r3, r1
 8000a04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a08:	e00a      	b.n	8000a20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	b2da      	uxtb	r2, r3
 8000a0e:	4908      	ldr	r1, [pc, #32]	@ (8000a30 <__NVIC_SetPriority+0x50>)
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	f003 030f 	and.w	r3, r3, #15
 8000a16:	3b04      	subs	r3, #4
 8000a18:	0112      	lsls	r2, r2, #4
 8000a1a:	b2d2      	uxtb	r2, r2
 8000a1c:	440b      	add	r3, r1
 8000a1e:	761a      	strb	r2, [r3, #24]
}
 8000a20:	bf00      	nop
 8000a22:	370c      	adds	r7, #12
 8000a24:	46bd      	mov	sp, r7
 8000a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2a:	4770      	bx	lr
 8000a2c:	e000e100 	.word	0xe000e100
 8000a30:	e000ed00 	.word	0xe000ed00

08000a34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b089      	sub	sp, #36	@ 0x24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	60f8      	str	r0, [r7, #12]
 8000a3c:	60b9      	str	r1, [r7, #8]
 8000a3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	f003 0307 	and.w	r3, r3, #7
 8000a46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	f1c3 0307 	rsb	r3, r3, #7
 8000a4e:	2b04      	cmp	r3, #4
 8000a50:	bf28      	it	cs
 8000a52:	2304      	movcs	r3, #4
 8000a54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a56:	69fb      	ldr	r3, [r7, #28]
 8000a58:	3304      	adds	r3, #4
 8000a5a:	2b06      	cmp	r3, #6
 8000a5c:	d902      	bls.n	8000a64 <NVIC_EncodePriority+0x30>
 8000a5e:	69fb      	ldr	r3, [r7, #28]
 8000a60:	3b03      	subs	r3, #3
 8000a62:	e000      	b.n	8000a66 <NVIC_EncodePriority+0x32>
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a68:	f04f 32ff 	mov.w	r2, #4294967295
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43da      	mvns	r2, r3
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	401a      	ands	r2, r3
 8000a78:	697b      	ldr	r3, [r7, #20]
 8000a7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	fa01 f303 	lsl.w	r3, r1, r3
 8000a86:	43d9      	mvns	r1, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a8c:	4313      	orrs	r3, r2
         );
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	3724      	adds	r7, #36	@ 0x24
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
	...

08000a9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	3b01      	subs	r3, #1
 8000aa8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000aac:	d301      	bcc.n	8000ab2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aae:	2301      	movs	r3, #1
 8000ab0:	e00f      	b.n	8000ad2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab2:	4a0a      	ldr	r2, [pc, #40]	@ (8000adc <SysTick_Config+0x40>)
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	3b01      	subs	r3, #1
 8000ab8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aba:	210f      	movs	r1, #15
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	f7ff ff8e 	bl	80009e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac4:	4b05      	ldr	r3, [pc, #20]	@ (8000adc <SysTick_Config+0x40>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aca:	4b04      	ldr	r3, [pc, #16]	@ (8000adc <SysTick_Config+0x40>)
 8000acc:	2207      	movs	r2, #7
 8000ace:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	3708      	adds	r7, #8
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	e000e010 	.word	0xe000e010

08000ae0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ae8:	6878      	ldr	r0, [r7, #4]
 8000aea:	f7ff ff29 	bl	8000940 <__NVIC_SetPriorityGrouping>
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	b086      	sub	sp, #24
 8000afa:	af00      	add	r7, sp, #0
 8000afc:	4603      	mov	r3, r0
 8000afe:	60b9      	str	r1, [r7, #8]
 8000b00:	607a      	str	r2, [r7, #4]
 8000b02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b04:	2300      	movs	r3, #0
 8000b06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b08:	f7ff ff3e 	bl	8000988 <__NVIC_GetPriorityGrouping>
 8000b0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b0e:	687a      	ldr	r2, [r7, #4]
 8000b10:	68b9      	ldr	r1, [r7, #8]
 8000b12:	6978      	ldr	r0, [r7, #20]
 8000b14:	f7ff ff8e 	bl	8000a34 <NVIC_EncodePriority>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b1e:	4611      	mov	r1, r2
 8000b20:	4618      	mov	r0, r3
 8000b22:	f7ff ff5d 	bl	80009e0 <__NVIC_SetPriority>
}
 8000b26:	bf00      	nop
 8000b28:	3718      	adds	r7, #24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}

08000b2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b082      	sub	sp, #8
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	4603      	mov	r3, r0
 8000b36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f7ff ff31 	bl	80009a4 <__NVIC_EnableIRQ>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b082      	sub	sp, #8
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b52:	6878      	ldr	r0, [r7, #4]
 8000b54:	f7ff ffa2 	bl	8000a9c <SysTick_Config>
 8000b58:	4603      	mov	r3, r0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b084      	sub	sp, #16
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d101      	bne.n	8000b78 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b74:	2301      	movs	r3, #1
 8000b76:	e037      	b.n	8000be8 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	2202      	movs	r2, #2
 8000b7c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000b8e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000b92:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000b9c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	695b      	ldr	r3, [r3, #20]
 8000bae:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bb4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	69db      	ldr	r3, [r3, #28]
 8000bba:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000bbc:	68fa      	ldr	r2, [r7, #12]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8000bca:	6878      	ldr	r0, [r7, #4]
 8000bcc:	f000 f8b4 	bl	8000d38 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2201      	movs	r2, #1
 8000bda:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2200      	movs	r2, #0
 8000be2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000be6:	2300      	movs	r3, #0
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	3710      	adds	r7, #16
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}

08000bf0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	b084      	sub	sp, #16
 8000bf4:	af00      	add	r7, sp, #0
 8000bf6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0c:	2204      	movs	r2, #4
 8000c0e:	409a      	lsls	r2, r3
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	4013      	ands	r3, r2
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d024      	beq.n	8000c62 <HAL_DMA_IRQHandler+0x72>
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	f003 0304 	and.w	r3, r3, #4
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d01f      	beq.n	8000c62 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f003 0320 	and.w	r3, r3, #32
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d107      	bne.n	8000c40 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f022 0204 	bic.w	r2, r2, #4
 8000c3e:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c48:	2104      	movs	r1, #4
 8000c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8000c4e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d06a      	beq.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c5c:	6878      	ldr	r0, [r7, #4]
 8000c5e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000c60:	e065      	b.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c66:	2202      	movs	r2, #2
 8000c68:	409a      	lsls	r2, r3
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	4013      	ands	r3, r2
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d02c      	beq.n	8000ccc <HAL_DMA_IRQHandler+0xdc>
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	f003 0302 	and.w	r3, r3, #2
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d027      	beq.n	8000ccc <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f003 0320 	and.w	r3, r3, #32
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d10b      	bne.n	8000ca2 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	f022 020a 	bic.w	r2, r2, #10
 8000c98:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000caa:	2102      	movs	r1, #2
 8000cac:	fa01 f202 	lsl.w	r2, r1, r2
 8000cb0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d035      	beq.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000cca:	e030      	b.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cd0:	2208      	movs	r2, #8
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d028      	beq.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	f003 0308 	and.w	r3, r3, #8
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d023      	beq.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f022 020e 	bic.w	r2, r2, #14
 8000cf4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000cfe:	2101      	movs	r1, #1
 8000d00:	fa01 f202 	lsl.w	r2, r1, r2
 8000d04:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2201      	movs	r2, #1
 8000d0a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2201      	movs	r2, #1
 8000d10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2200      	movs	r2, #0
 8000d18:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d004      	beq.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	4798      	blx	r3
    }
  }
}
 8000d2c:	e7ff      	b.n	8000d2e <HAL_DMA_IRQHandler+0x13e>
 8000d2e:	bf00      	nop
 8000d30:	3710      	adds	r7, #16
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	461a      	mov	r2, r3
 8000d46:	4b09      	ldr	r3, [pc, #36]	@ (8000d6c <DMA_CalcBaseAndBitshift+0x34>)
 8000d48:	4413      	add	r3, r2
 8000d4a:	4a09      	ldr	r2, [pc, #36]	@ (8000d70 <DMA_CalcBaseAndBitshift+0x38>)
 8000d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d50:	091b      	lsrs	r3, r3, #4
 8000d52:	009a      	lsls	r2, r3, #2
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	4a06      	ldr	r2, [pc, #24]	@ (8000d74 <DMA_CalcBaseAndBitshift+0x3c>)
 8000d5c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	bffdfff8 	.word	0xbffdfff8
 8000d70:	cccccccd 	.word	0xcccccccd
 8000d74:	40020000 	.word	0x40020000

08000d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b087      	sub	sp, #28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d82:	2300      	movs	r3, #0
 8000d84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d86:	e14e      	b.n	8001026 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	4013      	ands	r3, r2
 8000d96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	f000 8140 	beq.w	8001020 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	685b      	ldr	r3, [r3, #4]
 8000da4:	f003 0303 	and.w	r3, r3, #3
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	d005      	beq.n	8000db8 <HAL_GPIO_Init+0x40>
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f003 0303 	and.w	r3, r3, #3
 8000db4:	2b02      	cmp	r3, #2
 8000db6:	d130      	bne.n	8000e1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	005b      	lsls	r3, r3, #1
 8000dc2:	2203      	movs	r2, #3
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	68da      	ldr	r2, [r3, #12]
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	005b      	lsls	r3, r3, #1
 8000dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4313      	orrs	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	693a      	ldr	r2, [r7, #16]
 8000de6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dee:	2201      	movs	r2, #1
 8000df0:	697b      	ldr	r3, [r7, #20]
 8000df2:	fa02 f303 	lsl.w	r3, r2, r3
 8000df6:	43db      	mvns	r3, r3
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	685b      	ldr	r3, [r3, #4]
 8000e02:	091b      	lsrs	r3, r3, #4
 8000e04:	f003 0201 	and.w	r2, r3, #1
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4313      	orrs	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	f003 0303 	and.w	r3, r3, #3
 8000e22:	2b03      	cmp	r3, #3
 8000e24:	d017      	beq.n	8000e56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	68db      	ldr	r3, [r3, #12]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	005b      	lsls	r3, r3, #1
 8000e30:	2203      	movs	r2, #3
 8000e32:	fa02 f303 	lsl.w	r3, r2, r3
 8000e36:	43db      	mvns	r3, r3
 8000e38:	693a      	ldr	r2, [r7, #16]
 8000e3a:	4013      	ands	r3, r2
 8000e3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	689a      	ldr	r2, [r3, #8]
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4a:	693a      	ldr	r2, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
 8000e5e:	2b02      	cmp	r3, #2
 8000e60:	d123      	bne.n	8000eaa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e62:	697b      	ldr	r3, [r7, #20]
 8000e64:	08da      	lsrs	r2, r3, #3
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	3208      	adds	r2, #8
 8000e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	f003 0307 	and.w	r3, r3, #7
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	220f      	movs	r2, #15
 8000e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e7e:	43db      	mvns	r3, r3
 8000e80:	693a      	ldr	r2, [r7, #16]
 8000e82:	4013      	ands	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	691a      	ldr	r2, [r3, #16]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	fa02 f303 	lsl.w	r3, r2, r3
 8000e96:	693a      	ldr	r2, [r7, #16]
 8000e98:	4313      	orrs	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e9c:	697b      	ldr	r3, [r7, #20]
 8000e9e:	08da      	lsrs	r2, r3, #3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3208      	adds	r2, #8
 8000ea4:	6939      	ldr	r1, [r7, #16]
 8000ea6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	005b      	lsls	r3, r3, #1
 8000eb4:	2203      	movs	r2, #3
 8000eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eba:	43db      	mvns	r3, r3
 8000ebc:	693a      	ldr	r2, [r7, #16]
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	685b      	ldr	r3, [r3, #4]
 8000ec6:	f003 0203 	and.w	r2, r3, #3
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	693a      	ldr	r2, [r7, #16]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	685b      	ldr	r3, [r3, #4]
 8000ee2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	f000 809a 	beq.w	8001020 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eec:	4b55      	ldr	r3, [pc, #340]	@ (8001044 <HAL_GPIO_Init+0x2cc>)
 8000eee:	699b      	ldr	r3, [r3, #24]
 8000ef0:	4a54      	ldr	r2, [pc, #336]	@ (8001044 <HAL_GPIO_Init+0x2cc>)
 8000ef2:	f043 0301 	orr.w	r3, r3, #1
 8000ef6:	6193      	str	r3, [r2, #24]
 8000ef8:	4b52      	ldr	r3, [pc, #328]	@ (8001044 <HAL_GPIO_Init+0x2cc>)
 8000efa:	699b      	ldr	r3, [r3, #24]
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	60bb      	str	r3, [r7, #8]
 8000f02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f04:	4a50      	ldr	r2, [pc, #320]	@ (8001048 <HAL_GPIO_Init+0x2d0>)
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	089b      	lsrs	r3, r3, #2
 8000f0a:	3302      	adds	r3, #2
 8000f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	f003 0303 	and.w	r3, r3, #3
 8000f18:	009b      	lsls	r3, r3, #2
 8000f1a:	220f      	movs	r2, #15
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	43db      	mvns	r3, r3
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	4013      	ands	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000f2e:	d013      	beq.n	8000f58 <HAL_GPIO_Init+0x1e0>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	4a46      	ldr	r2, [pc, #280]	@ (800104c <HAL_GPIO_Init+0x2d4>)
 8000f34:	4293      	cmp	r3, r2
 8000f36:	d00d      	beq.n	8000f54 <HAL_GPIO_Init+0x1dc>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	4a45      	ldr	r2, [pc, #276]	@ (8001050 <HAL_GPIO_Init+0x2d8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d007      	beq.n	8000f50 <HAL_GPIO_Init+0x1d8>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4a44      	ldr	r2, [pc, #272]	@ (8001054 <HAL_GPIO_Init+0x2dc>)
 8000f44:	4293      	cmp	r3, r2
 8000f46:	d101      	bne.n	8000f4c <HAL_GPIO_Init+0x1d4>
 8000f48:	2303      	movs	r3, #3
 8000f4a:	e006      	b.n	8000f5a <HAL_GPIO_Init+0x1e2>
 8000f4c:	2305      	movs	r3, #5
 8000f4e:	e004      	b.n	8000f5a <HAL_GPIO_Init+0x1e2>
 8000f50:	2302      	movs	r3, #2
 8000f52:	e002      	b.n	8000f5a <HAL_GPIO_Init+0x1e2>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <HAL_GPIO_Init+0x1e2>
 8000f58:	2300      	movs	r3, #0
 8000f5a:	697a      	ldr	r2, [r7, #20]
 8000f5c:	f002 0203 	and.w	r2, r2, #3
 8000f60:	0092      	lsls	r2, r2, #2
 8000f62:	4093      	lsls	r3, r2
 8000f64:	693a      	ldr	r2, [r7, #16]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f6a:	4937      	ldr	r1, [pc, #220]	@ (8001048 <HAL_GPIO_Init+0x2d0>)
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	089b      	lsrs	r3, r3, #2
 8000f70:	3302      	adds	r3, #2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f78:	4b37      	ldr	r3, [pc, #220]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	43db      	mvns	r3, r3
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	4013      	ands	r3, r2
 8000f86:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d003      	beq.n	8000f9c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f9c:	4a2e      	ldr	r2, [pc, #184]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fa2:	4b2d      	ldr	r3, [pc, #180]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	43db      	mvns	r3, r3
 8000fac:	693a      	ldr	r2, [r7, #16]
 8000fae:	4013      	ands	r3, r2
 8000fb0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fb2:	683b      	ldr	r3, [r7, #0]
 8000fb4:	685b      	ldr	r3, [r3, #4]
 8000fb6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d003      	beq.n	8000fc6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000fbe:	693a      	ldr	r2, [r7, #16]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000fc6:	4a24      	ldr	r2, [pc, #144]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000fcc:	4b22      	ldr	r3, [pc, #136]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	693a      	ldr	r2, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ff0:	4a19      	ldr	r2, [pc, #100]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ff6:	4b18      	ldr	r3, [pc, #96]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	43db      	mvns	r3, r3
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	4013      	ands	r3, r2
 8001004:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001006:	683b      	ldr	r3, [r7, #0]
 8001008:	685b      	ldr	r3, [r3, #4]
 800100a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d003      	beq.n	800101a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800101a:	4a0f      	ldr	r2, [pc, #60]	@ (8001058 <HAL_GPIO_Init+0x2e0>)
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	3301      	adds	r3, #1
 8001024:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	fa22 f303 	lsr.w	r3, r2, r3
 8001030:	2b00      	cmp	r3, #0
 8001032:	f47f aea9 	bne.w	8000d88 <HAL_GPIO_Init+0x10>
  }
}
 8001036:	bf00      	nop
 8001038:	bf00      	nop
 800103a:	371c      	adds	r7, #28
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr
 8001044:	40021000 	.word	0x40021000
 8001048:	40010000 	.word	0x40010000
 800104c:	48000400 	.word	0x48000400
 8001050:	48000800 	.word	0x48000800
 8001054:	48000c00 	.word	0x48000c00
 8001058:	40010400 	.word	0x40010400

0800105c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	460b      	mov	r3, r1
 8001066:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	691a      	ldr	r2, [r3, #16]
 800106c:	887b      	ldrh	r3, [r7, #2]
 800106e:	4013      	ands	r3, r2
 8001070:	2b00      	cmp	r3, #0
 8001072:	d002      	beq.n	800107a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001074:	2301      	movs	r3, #1
 8001076:	73fb      	strb	r3, [r7, #15]
 8001078:	e001      	b.n	800107e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800107a:	2300      	movs	r3, #0
 800107c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800107e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001080:	4618      	mov	r0, r3
 8001082:	3714      	adds	r7, #20
 8001084:	46bd      	mov	sp, r7
 8001086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108a:	4770      	bx	lr

0800108c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	807b      	strh	r3, [r7, #2]
 8001098:	4613      	mov	r3, r2
 800109a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800109c:	787b      	ldrb	r3, [r7, #1]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d003      	beq.n	80010aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010aa:	887a      	ldrh	r2, [r7, #2]
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80010b0:	bf00      	nop
 80010b2:	370c      	adds	r7, #12
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr

080010bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010cc:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d102      	bne.n	80010e2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	f001 b823 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80010e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f003 0301 	and.w	r3, r3, #1
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 817d 	beq.w	80013f2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010f8:	4bbc      	ldr	r3, [pc, #752]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	f003 030c 	and.w	r3, r3, #12
 8001100:	2b04      	cmp	r3, #4
 8001102:	d00c      	beq.n	800111e <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001104:	4bb9      	ldr	r3, [pc, #740]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f003 030c 	and.w	r3, r3, #12
 800110c:	2b08      	cmp	r3, #8
 800110e:	d15c      	bne.n	80011ca <HAL_RCC_OscConfig+0x10e>
 8001110:	4bb6      	ldr	r3, [pc, #728]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800111c:	d155      	bne.n	80011ca <HAL_RCC_OscConfig+0x10e>
 800111e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001122:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001126:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 800112a:	fa93 f3a3 	rbit	r3, r3
 800112e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001132:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001136:	fab3 f383 	clz	r3, r3
 800113a:	b2db      	uxtb	r3, r3
 800113c:	095b      	lsrs	r3, r3, #5
 800113e:	b2db      	uxtb	r3, r3
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	b2db      	uxtb	r3, r3
 8001146:	2b01      	cmp	r3, #1
 8001148:	d102      	bne.n	8001150 <HAL_RCC_OscConfig+0x94>
 800114a:	4ba8      	ldr	r3, [pc, #672]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	e015      	b.n	800117c <HAL_RCC_OscConfig+0xc0>
 8001150:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001154:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001158:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 800115c:	fa93 f3a3 	rbit	r3, r3
 8001160:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001164:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001168:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800116c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001170:	fa93 f3a3 	rbit	r3, r3
 8001174:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001178:	4b9c      	ldr	r3, [pc, #624]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800117a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800117c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001180:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001184:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001188:	fa92 f2a2 	rbit	r2, r2
 800118c:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001190:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001194:	fab2 f282 	clz	r2, r2
 8001198:	b2d2      	uxtb	r2, r2
 800119a:	f042 0220 	orr.w	r2, r2, #32
 800119e:	b2d2      	uxtb	r2, r2
 80011a0:	f002 021f 	and.w	r2, r2, #31
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	4013      	ands	r3, r2
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f000 811f 	beq.w	80013f0 <HAL_RCC_OscConfig+0x334>
 80011b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011b6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f040 8116 	bne.w	80013f0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	f000 bfaf 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011da:	d106      	bne.n	80011ea <HAL_RCC_OscConfig+0x12e>
 80011dc:	4b83      	ldr	r3, [pc, #524]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a82      	ldr	r2, [pc, #520]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80011e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011e6:	6013      	str	r3, [r2, #0]
 80011e8:	e036      	b.n	8001258 <HAL_RCC_OscConfig+0x19c>
 80011ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d10c      	bne.n	8001214 <HAL_RCC_OscConfig+0x158>
 80011fa:	4b7c      	ldr	r3, [pc, #496]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a7b      	ldr	r2, [pc, #492]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001204:	6013      	str	r3, [r2, #0]
 8001206:	4b79      	ldr	r3, [pc, #484]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a78      	ldr	r2, [pc, #480]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800120c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001210:	6013      	str	r3, [r2, #0]
 8001212:	e021      	b.n	8001258 <HAL_RCC_OscConfig+0x19c>
 8001214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001218:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	685b      	ldr	r3, [r3, #4]
 8001220:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001224:	d10c      	bne.n	8001240 <HAL_RCC_OscConfig+0x184>
 8001226:	4b71      	ldr	r3, [pc, #452]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a70      	ldr	r2, [pc, #448]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800122c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001230:	6013      	str	r3, [r2, #0]
 8001232:	4b6e      	ldr	r3, [pc, #440]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4a6d      	ldr	r2, [pc, #436]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001238:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800123c:	6013      	str	r3, [r2, #0]
 800123e:	e00b      	b.n	8001258 <HAL_RCC_OscConfig+0x19c>
 8001240:	4b6a      	ldr	r3, [pc, #424]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a69      	ldr	r2, [pc, #420]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001246:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800124a:	6013      	str	r3, [r2, #0]
 800124c:	4b67      	ldr	r3, [pc, #412]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a66      	ldr	r2, [pc, #408]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001252:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001256:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001258:	4b64      	ldr	r3, [pc, #400]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800125a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800125c:	f023 020f 	bic.w	r2, r3, #15
 8001260:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001264:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	495f      	ldr	r1, [pc, #380]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 800126e:	4313      	orrs	r3, r2
 8001270:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001272:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001276:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d059      	beq.n	8001336 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7ff fb51 	bl	8000928 <HAL_GetTick>
 8001286:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128a:	e00a      	b.n	80012a2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800128c:	f7ff fb4c 	bl	8000928 <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2b64      	cmp	r3, #100	@ 0x64
 800129a:	d902      	bls.n	80012a2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800129c:	2303      	movs	r3, #3
 800129e:	f000 bf43 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 80012a2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012a6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012aa:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 80012ae:	fa93 f3a3 	rbit	r3, r3
 80012b2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 80012b6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ba:	fab3 f383 	clz	r3, r3
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	095b      	lsrs	r3, r3, #5
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d102      	bne.n	80012d4 <HAL_RCC_OscConfig+0x218>
 80012ce:	4b47      	ldr	r3, [pc, #284]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	e015      	b.n	8001300 <HAL_RCC_OscConfig+0x244>
 80012d4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012d8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012dc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 80012e0:	fa93 f3a3 	rbit	r3, r3
 80012e4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80012e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80012ec:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80012f0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 80012f4:	fa93 f3a3 	rbit	r3, r3
 80012f8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 80012fc:	4b3b      	ldr	r3, [pc, #236]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80012fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001300:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001304:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001308:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800130c:	fa92 f2a2 	rbit	r2, r2
 8001310:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001314:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001318:	fab2 f282 	clz	r2, r2
 800131c:	b2d2      	uxtb	r2, r2
 800131e:	f042 0220 	orr.w	r2, r2, #32
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	f002 021f 	and.w	r2, r2, #31
 8001328:	2101      	movs	r1, #1
 800132a:	fa01 f202 	lsl.w	r2, r1, r2
 800132e:	4013      	ands	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d0ab      	beq.n	800128c <HAL_RCC_OscConfig+0x1d0>
 8001334:	e05d      	b.n	80013f2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001336:	f7ff faf7 	bl	8000928 <HAL_GetTick>
 800133a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800133e:	e00a      	b.n	8001356 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001340:	f7ff faf2 	bl	8000928 <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800134a:	1ad3      	subs	r3, r2, r3
 800134c:	2b64      	cmp	r3, #100	@ 0x64
 800134e:	d902      	bls.n	8001356 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001350:	2303      	movs	r3, #3
 8001352:	f000 bee9 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 8001356:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800135a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001362:	fa93 f3a3 	rbit	r3, r3
 8001366:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800136a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800136e:	fab3 f383 	clz	r3, r3
 8001372:	b2db      	uxtb	r3, r3
 8001374:	095b      	lsrs	r3, r3, #5
 8001376:	b2db      	uxtb	r3, r3
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b01      	cmp	r3, #1
 8001380:	d102      	bne.n	8001388 <HAL_RCC_OscConfig+0x2cc>
 8001382:	4b1a      	ldr	r3, [pc, #104]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	e015      	b.n	80013b4 <HAL_RCC_OscConfig+0x2f8>
 8001388:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800138c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001390:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001394:	fa93 f3a3 	rbit	r3, r3
 8001398:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800139c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80013a0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80013a4:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 80013a8:	fa93 f3a3 	rbit	r3, r3
 80013ac:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 80013b0:	4b0e      	ldr	r3, [pc, #56]	@ (80013ec <HAL_RCC_OscConfig+0x330>)
 80013b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80013b8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80013bc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80013c0:	fa92 f2a2 	rbit	r2, r2
 80013c4:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80013c8:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80013cc:	fab2 f282 	clz	r2, r2
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	f042 0220 	orr.w	r2, r2, #32
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f002 021f 	and.w	r2, r2, #31
 80013dc:	2101      	movs	r1, #1
 80013de:	fa01 f202 	lsl.w	r2, r1, r2
 80013e2:	4013      	ands	r3, r2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d1ab      	bne.n	8001340 <HAL_RCC_OscConfig+0x284>
 80013e8:	e003      	b.n	80013f2 <HAL_RCC_OscConfig+0x336>
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013f6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f003 0302 	and.w	r3, r3, #2
 8001402:	2b00      	cmp	r3, #0
 8001404:	f000 817d 	beq.w	8001702 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001408:	4ba6      	ldr	r3, [pc, #664]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f003 030c 	and.w	r3, r3, #12
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00b      	beq.n	800142c <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001414:	4ba3      	ldr	r3, [pc, #652]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f003 030c 	and.w	r3, r3, #12
 800141c:	2b08      	cmp	r3, #8
 800141e:	d172      	bne.n	8001506 <HAL_RCC_OscConfig+0x44a>
 8001420:	4ba0      	ldr	r3, [pc, #640]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001428:	2b00      	cmp	r3, #0
 800142a:	d16c      	bne.n	8001506 <HAL_RCC_OscConfig+0x44a>
 800142c:	2302      	movs	r3, #2
 800142e:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001432:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001436:	fa93 f3a3 	rbit	r3, r3
 800143a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 800143e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001442:	fab3 f383 	clz	r3, r3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	095b      	lsrs	r3, r3, #5
 800144a:	b2db      	uxtb	r3, r3
 800144c:	f043 0301 	orr.w	r3, r3, #1
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b01      	cmp	r3, #1
 8001454:	d102      	bne.n	800145c <HAL_RCC_OscConfig+0x3a0>
 8001456:	4b93      	ldr	r3, [pc, #588]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	e013      	b.n	8001484 <HAL_RCC_OscConfig+0x3c8>
 800145c:	2302      	movs	r3, #2
 800145e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001462:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8001466:	fa93 f3a3 	rbit	r3, r3
 800146a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800146e:	2302      	movs	r3, #2
 8001470:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8001474:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8001478:	fa93 f3a3 	rbit	r3, r3
 800147c:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8001480:	4b88      	ldr	r3, [pc, #544]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001484:	2202      	movs	r2, #2
 8001486:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 800148a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800148e:	fa92 f2a2 	rbit	r2, r2
 8001492:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8001496:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 800149a:	fab2 f282 	clz	r2, r2
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	f042 0220 	orr.w	r2, r2, #32
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	f002 021f 	and.w	r2, r2, #31
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d00a      	beq.n	80014cc <HAL_RCC_OscConfig+0x410>
 80014b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014ba:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	691b      	ldr	r3, [r3, #16]
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	d002      	beq.n	80014cc <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	f000 be2e 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014cc:	4b75      	ldr	r3, [pc, #468]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014d8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	695b      	ldr	r3, [r3, #20]
 80014e0:	21f8      	movs	r1, #248	@ 0xf8
 80014e2:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e6:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80014ea:	fa91 f1a1 	rbit	r1, r1
 80014ee:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80014f2:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80014f6:	fab1 f181 	clz	r1, r1
 80014fa:	b2c9      	uxtb	r1, r1
 80014fc:	408b      	lsls	r3, r1
 80014fe:	4969      	ldr	r1, [pc, #420]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001500:	4313      	orrs	r3, r2
 8001502:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001504:	e0fd      	b.n	8001702 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001506:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800150a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	691b      	ldr	r3, [r3, #16]
 8001512:	2b00      	cmp	r3, #0
 8001514:	f000 8088 	beq.w	8001628 <HAL_RCC_OscConfig+0x56c>
 8001518:	2301      	movs	r3, #1
 800151a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8001522:	fa93 f3a3 	rbit	r3, r3
 8001526:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800152a:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800152e:	fab3 f383 	clz	r3, r3
 8001532:	b2db      	uxtb	r3, r3
 8001534:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001538:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	461a      	mov	r2, r3
 8001540:	2301      	movs	r3, #1
 8001542:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001544:	f7ff f9f0 	bl	8000928 <HAL_GetTick>
 8001548:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800154c:	e00a      	b.n	8001564 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800154e:	f7ff f9eb 	bl	8000928 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001558:	1ad3      	subs	r3, r2, r3
 800155a:	2b02      	cmp	r3, #2
 800155c:	d902      	bls.n	8001564 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	f000 bde2 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 8001564:	2302      	movs	r3, #2
 8001566:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800156e:	fa93 f3a3 	rbit	r3, r3
 8001572:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8001576:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800157a:	fab3 f383 	clz	r3, r3
 800157e:	b2db      	uxtb	r3, r3
 8001580:	095b      	lsrs	r3, r3, #5
 8001582:	b2db      	uxtb	r3, r3
 8001584:	f043 0301 	orr.w	r3, r3, #1
 8001588:	b2db      	uxtb	r3, r3
 800158a:	2b01      	cmp	r3, #1
 800158c:	d102      	bne.n	8001594 <HAL_RCC_OscConfig+0x4d8>
 800158e:	4b45      	ldr	r3, [pc, #276]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	e013      	b.n	80015bc <HAL_RCC_OscConfig+0x500>
 8001594:	2302      	movs	r3, #2
 8001596:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800159a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800159e:	fa93 f3a3 	rbit	r3, r3
 80015a2:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80015a6:	2302      	movs	r3, #2
 80015a8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80015ac:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 80015b0:	fa93 f3a3 	rbit	r3, r3
 80015b4:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 80015b8:	4b3a      	ldr	r3, [pc, #232]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 80015ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015bc:	2202      	movs	r2, #2
 80015be:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 80015c2:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80015c6:	fa92 f2a2 	rbit	r2, r2
 80015ca:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 80015ce:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80015d2:	fab2 f282 	clz	r2, r2
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	f042 0220 	orr.w	r2, r2, #32
 80015dc:	b2d2      	uxtb	r2, r2
 80015de:	f002 021f 	and.w	r2, r2, #31
 80015e2:	2101      	movs	r1, #1
 80015e4:	fa01 f202 	lsl.w	r2, r1, r2
 80015e8:	4013      	ands	r3, r2
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d0af      	beq.n	800154e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ee:	4b2d      	ldr	r3, [pc, #180]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80015fa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	695b      	ldr	r3, [r3, #20]
 8001602:	21f8      	movs	r1, #248	@ 0xf8
 8001604:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001608:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800160c:	fa91 f1a1 	rbit	r1, r1
 8001610:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001614:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8001618:	fab1 f181 	clz	r1, r1
 800161c:	b2c9      	uxtb	r1, r1
 800161e:	408b      	lsls	r3, r1
 8001620:	4920      	ldr	r1, [pc, #128]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 8001622:	4313      	orrs	r3, r2
 8001624:	600b      	str	r3, [r1, #0]
 8001626:	e06c      	b.n	8001702 <HAL_RCC_OscConfig+0x646>
 8001628:	2301      	movs	r3, #1
 800162a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800162e:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001632:	fa93 f3a3 	rbit	r3, r3
 8001636:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800163a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163e:	fab3 f383 	clz	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001648:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800164c:	009b      	lsls	r3, r3, #2
 800164e:	461a      	mov	r2, r3
 8001650:	2300      	movs	r3, #0
 8001652:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001654:	f7ff f968 	bl	8000928 <HAL_GetTick>
 8001658:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165c:	e00a      	b.n	8001674 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800165e:	f7ff f963 	bl	8000928 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001668:	1ad3      	subs	r3, r2, r3
 800166a:	2b02      	cmp	r3, #2
 800166c:	d902      	bls.n	8001674 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800166e:	2303      	movs	r3, #3
 8001670:	f000 bd5a 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 8001674:	2302      	movs	r3, #2
 8001676:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800167e:	fa93 f3a3 	rbit	r3, r3
 8001682:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8001686:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168a:	fab3 f383 	clz	r3, r3
 800168e:	b2db      	uxtb	r3, r3
 8001690:	095b      	lsrs	r3, r3, #5
 8001692:	b2db      	uxtb	r3, r3
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b01      	cmp	r3, #1
 800169c:	d104      	bne.n	80016a8 <HAL_RCC_OscConfig+0x5ec>
 800169e:	4b01      	ldr	r3, [pc, #4]	@ (80016a4 <HAL_RCC_OscConfig+0x5e8>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	e015      	b.n	80016d0 <HAL_RCC_OscConfig+0x614>
 80016a4:	40021000 	.word	0x40021000
 80016a8:	2302      	movs	r3, #2
 80016aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80016b2:	fa93 f3a3 	rbit	r3, r3
 80016b6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80016ba:	2302      	movs	r3, #2
 80016bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80016c0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80016c4:	fa93 f3a3 	rbit	r3, r3
 80016c8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80016cc:	4bc8      	ldr	r3, [pc, #800]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 80016ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016d0:	2202      	movs	r2, #2
 80016d2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80016d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80016da:	fa92 f2a2 	rbit	r2, r2
 80016de:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80016e2:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80016e6:	fab2 f282 	clz	r2, r2
 80016ea:	b2d2      	uxtb	r2, r2
 80016ec:	f042 0220 	orr.w	r2, r2, #32
 80016f0:	b2d2      	uxtb	r2, r2
 80016f2:	f002 021f 	and.w	r2, r2, #31
 80016f6:	2101      	movs	r1, #1
 80016f8:	fa01 f202 	lsl.w	r2, r1, r2
 80016fc:	4013      	ands	r3, r2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d1ad      	bne.n	800165e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001702:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001706:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f003 0308 	and.w	r3, r3, #8
 8001712:	2b00      	cmp	r3, #0
 8001714:	f000 8110 	beq.w	8001938 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001718:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800171c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d079      	beq.n	800181c <HAL_RCC_OscConfig+0x760>
 8001728:	2301      	movs	r3, #1
 800172a:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001732:	fa93 f3a3 	rbit	r3, r3
 8001736:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800173a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800173e:	fab3 f383 	clz	r3, r3
 8001742:	b2db      	uxtb	r3, r3
 8001744:	461a      	mov	r2, r3
 8001746:	4bab      	ldr	r3, [pc, #684]	@ (80019f4 <HAL_RCC_OscConfig+0x938>)
 8001748:	4413      	add	r3, r2
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	461a      	mov	r2, r3
 800174e:	2301      	movs	r3, #1
 8001750:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001752:	f7ff f8e9 	bl	8000928 <HAL_GetTick>
 8001756:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175a:	e00a      	b.n	8001772 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800175c:	f7ff f8e4 	bl	8000928 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b02      	cmp	r3, #2
 800176a:	d902      	bls.n	8001772 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	f000 bcdb 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001778:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 800177c:	fa93 f3a3 	rbit	r3, r3
 8001780:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001784:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001788:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800178c:	2202      	movs	r2, #2
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001794:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	fa93 f2a3 	rbit	r2, r3
 800179e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80017b0:	2202      	movs	r2, #2
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	fa93 f2a3 	rbit	r2, r3
 80017c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80017ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017cc:	4b88      	ldr	r3, [pc, #544]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 80017ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80017d8:	2102      	movs	r1, #2
 80017da:	6019      	str	r1, [r3, #0]
 80017dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	fa93 f1a3 	rbit	r1, r3
 80017ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ee:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80017f2:	6019      	str	r1, [r3, #0]
  return result;
 80017f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017f8:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	fab3 f383 	clz	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001808:	b2db      	uxtb	r3, r3
 800180a:	f003 031f 	and.w	r3, r3, #31
 800180e:	2101      	movs	r1, #1
 8001810:	fa01 f303 	lsl.w	r3, r1, r3
 8001814:	4013      	ands	r3, r2
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0a0      	beq.n	800175c <HAL_RCC_OscConfig+0x6a0>
 800181a:	e08d      	b.n	8001938 <HAL_RCC_OscConfig+0x87c>
 800181c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001820:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001824:	2201      	movs	r2, #1
 8001826:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001828:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800182c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	fa93 f2a3 	rbit	r2, r3
 8001836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800183a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800183e:	601a      	str	r2, [r3, #0]
  return result;
 8001840:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001844:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001848:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800184a:	fab3 f383 	clz	r3, r3
 800184e:	b2db      	uxtb	r3, r3
 8001850:	461a      	mov	r2, r3
 8001852:	4b68      	ldr	r3, [pc, #416]	@ (80019f4 <HAL_RCC_OscConfig+0x938>)
 8001854:	4413      	add	r3, r2
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	461a      	mov	r2, r3
 800185a:	2300      	movs	r3, #0
 800185c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185e:	f7ff f863 	bl	8000928 <HAL_GetTick>
 8001862:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001866:	e00a      	b.n	800187e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001868:	f7ff f85e 	bl	8000928 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001872:	1ad3      	subs	r3, r2, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d902      	bls.n	800187e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	f000 bc55 	b.w	8002128 <HAL_RCC_OscConfig+0x106c>
 800187e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001882:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001886:	2202      	movs	r2, #2
 8001888:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	fa93 f2a3 	rbit	r2, r3
 8001898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018aa:	2202      	movs	r2, #2
 80018ac:	601a      	str	r2, [r3, #0]
 80018ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	fa93 f2a3 	rbit	r2, r3
 80018bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018c0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018ca:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80018ce:	2202      	movs	r2, #2
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018d6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	fa93 f2a3 	rbit	r2, r3
 80018e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018e4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80018e8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ea:	4b41      	ldr	r3, [pc, #260]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 80018ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80018f6:	2102      	movs	r1, #2
 80018f8:	6019      	str	r1, [r3, #0]
 80018fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018fe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	fa93 f1a3 	rbit	r1, r3
 8001908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001910:	6019      	str	r1, [r3, #0]
  return result;
 8001912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001916:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f003 031f 	and.w	r3, r3, #31
 800192c:	2101      	movs	r1, #1
 800192e:	fa01 f303 	lsl.w	r3, r1, r3
 8001932:	4013      	ands	r3, r2
 8001934:	2b00      	cmp	r3, #0
 8001936:	d197      	bne.n	8001868 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001938:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800193c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f003 0304 	and.w	r3, r3, #4
 8001948:	2b00      	cmp	r3, #0
 800194a:	f000 81a1 	beq.w	8001c90 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800194e:	2300      	movs	r3, #0
 8001950:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001954:	4b26      	ldr	r3, [pc, #152]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 8001956:	69db      	ldr	r3, [r3, #28]
 8001958:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195c:	2b00      	cmp	r3, #0
 800195e:	d116      	bne.n	800198e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001960:	4b23      	ldr	r3, [pc, #140]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 8001962:	69db      	ldr	r3, [r3, #28]
 8001964:	4a22      	ldr	r2, [pc, #136]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 8001966:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800196a:	61d3      	str	r3, [r2, #28]
 800196c:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 800196e:	69db      	ldr	r3, [r3, #28]
 8001970:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8001974:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001978:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001982:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8001986:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001988:	2301      	movs	r3, #1
 800198a:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800198e:	4b1a      	ldr	r3, [pc, #104]	@ (80019f8 <HAL_RCC_OscConfig+0x93c>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001996:	2b00      	cmp	r3, #0
 8001998:	d11a      	bne.n	80019d0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800199a:	4b17      	ldr	r3, [pc, #92]	@ (80019f8 <HAL_RCC_OscConfig+0x93c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a16      	ldr	r2, [pc, #88]	@ (80019f8 <HAL_RCC_OscConfig+0x93c>)
 80019a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019a4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019a6:	f7fe ffbf 	bl	8000928 <HAL_GetTick>
 80019aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019ae:	e009      	b.n	80019c4 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019b0:	f7fe ffba 	bl	8000928 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80019ba:	1ad3      	subs	r3, r2, r3
 80019bc:	2b64      	cmp	r3, #100	@ 0x64
 80019be:	d901      	bls.n	80019c4 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80019c0:	2303      	movs	r3, #3
 80019c2:	e3b1      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <HAL_RCC_OscConfig+0x93c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d0ef      	beq.n	80019b0 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d10d      	bne.n	80019fc <HAL_RCC_OscConfig+0x940>
 80019e0:	4b03      	ldr	r3, [pc, #12]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 80019e2:	6a1b      	ldr	r3, [r3, #32]
 80019e4:	4a02      	ldr	r2, [pc, #8]	@ (80019f0 <HAL_RCC_OscConfig+0x934>)
 80019e6:	f043 0301 	orr.w	r3, r3, #1
 80019ea:	6213      	str	r3, [r2, #32]
 80019ec:	e03c      	b.n	8001a68 <HAL_RCC_OscConfig+0x9ac>
 80019ee:	bf00      	nop
 80019f0:	40021000 	.word	0x40021000
 80019f4:	10908120 	.word	0x10908120
 80019f8:	40007000 	.word	0x40007000
 80019fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a00:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d10c      	bne.n	8001a26 <HAL_RCC_OscConfig+0x96a>
 8001a0c:	4bc1      	ldr	r3, [pc, #772]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a0e:	6a1b      	ldr	r3, [r3, #32]
 8001a10:	4ac0      	ldr	r2, [pc, #768]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a12:	f023 0301 	bic.w	r3, r3, #1
 8001a16:	6213      	str	r3, [r2, #32]
 8001a18:	4bbe      	ldr	r3, [pc, #760]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	4abd      	ldr	r2, [pc, #756]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a1e:	f023 0304 	bic.w	r3, r3, #4
 8001a22:	6213      	str	r3, [r2, #32]
 8001a24:	e020      	b.n	8001a68 <HAL_RCC_OscConfig+0x9ac>
 8001a26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	2b05      	cmp	r3, #5
 8001a34:	d10c      	bne.n	8001a50 <HAL_RCC_OscConfig+0x994>
 8001a36:	4bb7      	ldr	r3, [pc, #732]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a38:	6a1b      	ldr	r3, [r3, #32]
 8001a3a:	4ab6      	ldr	r2, [pc, #728]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a3c:	f043 0304 	orr.w	r3, r3, #4
 8001a40:	6213      	str	r3, [r2, #32]
 8001a42:	4bb4      	ldr	r3, [pc, #720]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4ab3      	ldr	r2, [pc, #716]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6213      	str	r3, [r2, #32]
 8001a4e:	e00b      	b.n	8001a68 <HAL_RCC_OscConfig+0x9ac>
 8001a50:	4bb0      	ldr	r3, [pc, #704]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4aaf      	ldr	r2, [pc, #700]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a56:	f023 0301 	bic.w	r3, r3, #1
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4bad      	ldr	r3, [pc, #692]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4aac      	ldr	r2, [pc, #688]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001a62:	f023 0304 	bic.w	r3, r3, #4
 8001a66:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 8081 	beq.w	8001b7c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a7a:	f7fe ff55 	bl	8000928 <HAL_GetTick>
 8001a7e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a82:	e00b      	b.n	8001a9c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a84:	f7fe ff50 	bl	8000928 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d901      	bls.n	8001a9c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001a98:	2303      	movs	r3, #3
 8001a9a:	e345      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
 8001a9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001aa4:	2202      	movs	r2, #2
 8001aa6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aac:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	fa93 f2a3 	rbit	r2, r3
 8001ab6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aba:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001abe:	601a      	str	r2, [r3, #0]
 8001ac0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ac4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ac8:	2202      	movs	r2, #2
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ad0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	fa93 f2a3 	rbit	r2, r3
 8001ada:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ade:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001ae2:	601a      	str	r2, [r3, #0]
  return result;
 8001ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ae8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001aec:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aee:	fab3 f383 	clz	r3, r3
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	095b      	lsrs	r3, r3, #5
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	f043 0302 	orr.w	r3, r3, #2
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d102      	bne.n	8001b08 <HAL_RCC_OscConfig+0xa4c>
 8001b02:	4b84      	ldr	r3, [pc, #528]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	e013      	b.n	8001b30 <HAL_RCC_OscConfig+0xa74>
 8001b08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b0c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b10:	2202      	movs	r2, #2
 8001b12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b18:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	fa93 f2a3 	rbit	r2, r3
 8001b22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b26:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	4b79      	ldr	r3, [pc, #484]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b34:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001b38:	2102      	movs	r1, #2
 8001b3a:	6011      	str	r1, [r2, #0]
 8001b3c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b40:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001b44:	6812      	ldr	r2, [r2, #0]
 8001b46:	fa92 f1a2 	rbit	r1, r2
 8001b4a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b4e:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001b52:	6011      	str	r1, [r2, #0]
  return result;
 8001b54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001b58:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001b5c:	6812      	ldr	r2, [r2, #0]
 8001b5e:	fab2 f282 	clz	r2, r2
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b68:	b2d2      	uxtb	r2, r2
 8001b6a:	f002 021f 	and.w	r2, r2, #31
 8001b6e:	2101      	movs	r1, #1
 8001b70:	fa01 f202 	lsl.w	r2, r1, r2
 8001b74:	4013      	ands	r3, r2
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d084      	beq.n	8001a84 <HAL_RCC_OscConfig+0x9c8>
 8001b7a:	e07f      	b.n	8001c7c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7c:	f7fe fed4 	bl	8000928 <HAL_GetTick>
 8001b80:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b84:	e00b      	b.n	8001b9e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b86:	f7fe fecf 	bl	8000928 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e2c4      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
 8001b9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ba2:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001ba6:	2202      	movs	r2, #2
 8001ba8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001baa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bae:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	fa93 f2a3 	rbit	r2, r3
 8001bb8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bbc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bc6:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001bca:	2202      	movs	r2, #2
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bd2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	fa93 f2a3 	rbit	r2, r3
 8001bdc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001be0:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001be4:	601a      	str	r2, [r3, #0]
  return result;
 8001be6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001bea:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001bee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf0:	fab3 f383 	clz	r3, r3
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	095b      	lsrs	r3, r3, #5
 8001bf8:	b2db      	uxtb	r3, r3
 8001bfa:	f043 0302 	orr.w	r3, r3, #2
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d102      	bne.n	8001c0a <HAL_RCC_OscConfig+0xb4e>
 8001c04:	4b43      	ldr	r3, [pc, #268]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	e013      	b.n	8001c32 <HAL_RCC_OscConfig+0xb76>
 8001c0a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c0e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c12:	2202      	movs	r2, #2
 8001c14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c16:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c1a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	fa93 f2a3 	rbit	r2, r3
 8001c24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c28:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001c2c:	601a      	str	r2, [r3, #0]
 8001c2e:	4b39      	ldr	r3, [pc, #228]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c32:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c36:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001c3a:	2102      	movs	r1, #2
 8001c3c:	6011      	str	r1, [r2, #0]
 8001c3e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c42:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001c46:	6812      	ldr	r2, [r2, #0]
 8001c48:	fa92 f1a2 	rbit	r1, r2
 8001c4c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c50:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001c54:	6011      	str	r1, [r2, #0]
  return result;
 8001c56:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001c5a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001c5e:	6812      	ldr	r2, [r2, #0]
 8001c60:	fab2 f282 	clz	r2, r2
 8001c64:	b2d2      	uxtb	r2, r2
 8001c66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	f002 021f 	and.w	r2, r2, #31
 8001c70:	2101      	movs	r1, #1
 8001c72:	fa01 f202 	lsl.w	r2, r1, r2
 8001c76:	4013      	ands	r3, r2
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d184      	bne.n	8001b86 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c7c:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d105      	bne.n	8001c90 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c84:	4b23      	ldr	r3, [pc, #140]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001c86:	69db      	ldr	r3, [r3, #28]
 8001c88:	4a22      	ldr	r2, [pc, #136]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001c8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c8e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c90:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c94:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69db      	ldr	r3, [r3, #28]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	f000 8242 	beq.w	8002126 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d14 <HAL_RCC_OscConfig+0xc58>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b08      	cmp	r3, #8
 8001cac:	f000 8213 	beq.w	80020d6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cb4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	69db      	ldr	r3, [r3, #28]
 8001cbc:	2b02      	cmp	r3, #2
 8001cbe:	f040 8162 	bne.w	8001f86 <HAL_RCC_OscConfig+0xeca>
 8001cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cc6:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001cca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001cce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cd4:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	fa93 f2a3 	rbit	r2, r3
 8001cde:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ce2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001ce6:	601a      	str	r2, [r3, #0]
  return result;
 8001ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cec:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001cf0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cf2:	fab3 f383 	clz	r3, r3
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001cfc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	461a      	mov	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d08:	f7fe fe0e 	bl	8000928 <HAL_GetTick>
 8001d0c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d10:	e00c      	b.n	8001d2c <HAL_RCC_OscConfig+0xc70>
 8001d12:	bf00      	nop
 8001d14:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d18:	f7fe fe06 	bl	8000928 <HAL_GetTick>
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001d22:	1ad3      	subs	r3, r2, r3
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d901      	bls.n	8001d2c <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8001d28:	2303      	movs	r3, #3
 8001d2a:	e1fd      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
 8001d2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d30:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d3e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	fa93 f2a3 	rbit	r2, r3
 8001d48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d4c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001d50:	601a      	str	r2, [r3, #0]
  return result;
 8001d52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d56:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001d5a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	fab3 f383 	clz	r3, r3
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	095b      	lsrs	r3, r3, #5
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	f043 0301 	orr.w	r3, r3, #1
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d102      	bne.n	8001d76 <HAL_RCC_OscConfig+0xcba>
 8001d70:	4bb0      	ldr	r3, [pc, #704]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	e027      	b.n	8001dc6 <HAL_RCC_OscConfig+0xd0a>
 8001d76:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d7a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d7e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d82:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d84:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d88:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	fa93 f2a3 	rbit	r2, r3
 8001d92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d96:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001d9a:	601a      	str	r2, [r3, #0]
 8001d9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001da0:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001da4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001da8:	601a      	str	r2, [r3, #0]
 8001daa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dae:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	fa93 f2a3 	rbit	r2, r3
 8001db8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001dbc:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	4b9c      	ldr	r3, [pc, #624]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dc6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dca:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001dce:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001dd2:	6011      	str	r1, [r2, #0]
 8001dd4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001dd8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8001ddc:	6812      	ldr	r2, [r2, #0]
 8001dde:	fa92 f1a2 	rbit	r1, r2
 8001de2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001de6:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001dea:	6011      	str	r1, [r2, #0]
  return result;
 8001dec:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001df0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001df4:	6812      	ldr	r2, [r2, #0]
 8001df6:	fab2 f282 	clz	r2, r2
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	f042 0220 	orr.w	r2, r2, #32
 8001e00:	b2d2      	uxtb	r2, r2
 8001e02:	f002 021f 	and.w	r2, r2, #31
 8001e06:	2101      	movs	r1, #1
 8001e08:	fa01 f202 	lsl.w	r2, r1, r2
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d182      	bne.n	8001d18 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e12:	4b88      	ldr	r3, [pc, #544]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e1e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001e26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6a1b      	ldr	r3, [r3, #32]
 8001e32:	430b      	orrs	r3, r1
 8001e34:	497f      	ldr	r1, [pc, #508]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	604b      	str	r3, [r1, #4]
 8001e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e3e:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e42:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001e46:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e4c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	fa93 f2a3 	rbit	r2, r3
 8001e56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e5a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e5e:	601a      	str	r2, [r3, #0]
  return result;
 8001e60:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e64:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001e68:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e6a:	fab3 f383 	clz	r3, r3
 8001e6e:	b2db      	uxtb	r3, r3
 8001e70:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001e74:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	461a      	mov	r2, r3
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e80:	f7fe fd52 	bl	8000928 <HAL_GetTick>
 8001e84:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e88:	e009      	b.n	8001e9e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e8a:	f7fe fd4d 	bl	8000928 <HAL_GetTick>
 8001e8e:	4602      	mov	r2, r0
 8001e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e94:	1ad3      	subs	r3, r2, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d901      	bls.n	8001e9e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	e144      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
 8001e9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ea2:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001ea6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001eaa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eb0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	fa93 f2a3 	rbit	r2, r3
 8001eba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ebe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ec2:	601a      	str	r2, [r3, #0]
  return result;
 8001ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ec8:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001ecc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ece:	fab3 f383 	clz	r3, r3
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	095b      	lsrs	r3, r3, #5
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	f043 0301 	orr.w	r3, r3, #1
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d102      	bne.n	8001ee8 <HAL_RCC_OscConfig+0xe2c>
 8001ee2:	4b54      	ldr	r3, [pc, #336]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	e027      	b.n	8001f38 <HAL_RCC_OscConfig+0xe7c>
 8001ee8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001eec:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001ef0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ef4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001efa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	fa93 f2a3 	rbit	r2, r3
 8001f04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f08:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001f0c:	601a      	str	r2, [r3, #0]
 8001f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f12:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001f16:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f20:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	fa93 f2a3 	rbit	r2, r3
 8001f2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f2e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	4b3f      	ldr	r3, [pc, #252]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f3c:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001f40:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001f44:	6011      	str	r1, [r2, #0]
 8001f46:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f4a:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001f4e:	6812      	ldr	r2, [r2, #0]
 8001f50:	fa92 f1a2 	rbit	r1, r2
 8001f54:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f58:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001f5c:	6011      	str	r1, [r2, #0]
  return result;
 8001f5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001f62:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	fab2 f282 	clz	r2, r2
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	f042 0220 	orr.w	r2, r2, #32
 8001f72:	b2d2      	uxtb	r2, r2
 8001f74:	f002 021f 	and.w	r2, r2, #31
 8001f78:	2101      	movs	r1, #1
 8001f7a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7e:	4013      	ands	r3, r2
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d082      	beq.n	8001e8a <HAL_RCC_OscConfig+0xdce>
 8001f84:	e0cf      	b.n	8002126 <HAL_RCC_OscConfig+0x106a>
 8001f86:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f8a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001f8e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001f92:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001f98:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	fa93 f2a3 	rbit	r2, r3
 8001fa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fa6:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001faa:	601a      	str	r2, [r3, #0]
  return result;
 8001fac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fb0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001fb4:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fb6:	fab3 f383 	clz	r3, r3
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001fc0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	2300      	movs	r3, #0
 8001fca:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fcc:	f7fe fcac 	bl	8000928 <HAL_GetTick>
 8001fd0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fd4:	e009      	b.n	8001fea <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fd6:	f7fe fca7 	bl	8000928 <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e09e      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
 8001fea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fee:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001ff2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ff6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ffc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	fa93 f2a3 	rbit	r2, r3
 8002006:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800200a:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800200e:	601a      	str	r2, [r3, #0]
  return result;
 8002010:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002014:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002018:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800201a:	fab3 f383 	clz	r3, r3
 800201e:	b2db      	uxtb	r3, r3
 8002020:	095b      	lsrs	r3, r3, #5
 8002022:	b2db      	uxtb	r3, r3
 8002024:	f043 0301 	orr.w	r3, r3, #1
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b01      	cmp	r3, #1
 800202c:	d104      	bne.n	8002038 <HAL_RCC_OscConfig+0xf7c>
 800202e:	4b01      	ldr	r3, [pc, #4]	@ (8002034 <HAL_RCC_OscConfig+0xf78>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	e029      	b.n	8002088 <HAL_RCC_OscConfig+0xfcc>
 8002034:	40021000 	.word	0x40021000
 8002038:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800203c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002040:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002044:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800204a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	fa93 f2a3 	rbit	r2, r3
 8002054:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002058:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002062:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002066:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800206a:	601a      	str	r2, [r3, #0]
 800206c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002070:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	fa93 f2a3 	rbit	r2, r3
 800207a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800207e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	4b2b      	ldr	r3, [pc, #172]	@ (8002134 <HAL_RCC_OscConfig+0x1078>)
 8002086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002088:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800208c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002090:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002094:	6011      	str	r1, [r2, #0]
 8002096:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800209a:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	fa92 f1a2 	rbit	r1, r2
 80020a4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80020a8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80020ac:	6011      	str	r1, [r2, #0]
  return result;
 80020ae:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80020b2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80020b6:	6812      	ldr	r2, [r2, #0]
 80020b8:	fab2 f282 	clz	r2, r2
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	f042 0220 	orr.w	r2, r2, #32
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	f002 021f 	and.w	r2, r2, #31
 80020c8:	2101      	movs	r1, #1
 80020ca:	fa01 f202 	lsl.w	r2, r1, r2
 80020ce:	4013      	ands	r3, r2
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d180      	bne.n	8001fd6 <HAL_RCC_OscConfig+0xf1a>
 80020d4:	e027      	b.n	8002126 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d101      	bne.n	80020ea <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e01e      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020ea:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_RCC_OscConfig+0x1078>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80020f2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80020f6:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80020fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020fe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6a1b      	ldr	r3, [r3, #32]
 8002106:	429a      	cmp	r2, r3
 8002108:	d10b      	bne.n	8002122 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800210a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800210e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002112:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002116:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800211e:	429a      	cmp	r2, r3
 8002120:	d001      	beq.n	8002126 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002122:	2301      	movs	r3, #1
 8002124:	e000      	b.n	8002128 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002126:	2300      	movs	r3, #0
}
 8002128:	4618      	mov	r0, r3
 800212a:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000

08002138 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b09e      	sub	sp, #120	@ 0x78
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002142:	2300      	movs	r3, #0
 8002144:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d101      	bne.n	8002150 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800214c:	2301      	movs	r3, #1
 800214e:	e162      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002150:	4b90      	ldr	r3, [pc, #576]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0307 	and.w	r3, r3, #7
 8002158:	683a      	ldr	r2, [r7, #0]
 800215a:	429a      	cmp	r2, r3
 800215c:	d910      	bls.n	8002180 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800215e:	4b8d      	ldr	r3, [pc, #564]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f023 0207 	bic.w	r2, r3, #7
 8002166:	498b      	ldr	r1, [pc, #556]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800216e:	4b89      	ldr	r3, [pc, #548]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 0307 	and.w	r3, r3, #7
 8002176:	683a      	ldr	r2, [r7, #0]
 8002178:	429a      	cmp	r2, r3
 800217a:	d001      	beq.n	8002180 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800217c:	2301      	movs	r3, #1
 800217e:	e14a      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f003 0302 	and.w	r3, r3, #2
 8002188:	2b00      	cmp	r3, #0
 800218a:	d008      	beq.n	800219e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800218c:	4b82      	ldr	r3, [pc, #520]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	497f      	ldr	r1, [pc, #508]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 800219a:	4313      	orrs	r3, r2
 800219c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0301 	and.w	r3, r3, #1
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 80dc 	beq.w	8002364 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d13c      	bne.n	800222e <HAL_RCC_ClockConfig+0xf6>
 80021b4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021b8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80021bc:	fa93 f3a3 	rbit	r3, r3
 80021c0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80021c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c4:	fab3 f383 	clz	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	095b      	lsrs	r3, r3, #5
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	2b01      	cmp	r3, #1
 80021d6:	d102      	bne.n	80021de <HAL_RCC_ClockConfig+0xa6>
 80021d8:	4b6f      	ldr	r3, [pc, #444]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	e00f      	b.n	80021fe <HAL_RCC_ClockConfig+0xc6>
 80021de:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021e6:	fa93 f3a3 	rbit	r3, r3
 80021ea:	667b      	str	r3, [r7, #100]	@ 0x64
 80021ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021f0:	663b      	str	r3, [r7, #96]	@ 0x60
 80021f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021f4:	fa93 f3a3 	rbit	r3, r3
 80021f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021fa:	4b67      	ldr	r3, [pc, #412]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 80021fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021fe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002202:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002204:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002206:	fa92 f2a2 	rbit	r2, r2
 800220a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800220c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800220e:	fab2 f282 	clz	r2, r2
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	f042 0220 	orr.w	r2, r2, #32
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	f002 021f 	and.w	r2, r2, #31
 800221e:	2101      	movs	r1, #1
 8002220:	fa01 f202 	lsl.w	r2, r1, r2
 8002224:	4013      	ands	r3, r2
 8002226:	2b00      	cmp	r3, #0
 8002228:	d17b      	bne.n	8002322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e0f3      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	2b02      	cmp	r3, #2
 8002234:	d13c      	bne.n	80022b0 <HAL_RCC_ClockConfig+0x178>
 8002236:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800223a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800223c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800223e:	fa93 f3a3 	rbit	r3, r3
 8002242:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002246:	fab3 f383 	clz	r3, r3
 800224a:	b2db      	uxtb	r3, r3
 800224c:	095b      	lsrs	r3, r3, #5
 800224e:	b2db      	uxtb	r3, r3
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	2b01      	cmp	r3, #1
 8002258:	d102      	bne.n	8002260 <HAL_RCC_ClockConfig+0x128>
 800225a:	4b4f      	ldr	r3, [pc, #316]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	e00f      	b.n	8002280 <HAL_RCC_ClockConfig+0x148>
 8002260:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002264:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002266:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002268:	fa93 f3a3 	rbit	r3, r3
 800226c:	647b      	str	r3, [r7, #68]	@ 0x44
 800226e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002272:	643b      	str	r3, [r7, #64]	@ 0x40
 8002274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002276:	fa93 f3a3 	rbit	r3, r3
 800227a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800227c:	4b46      	ldr	r3, [pc, #280]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 800227e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002280:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002284:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002286:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002288:	fa92 f2a2 	rbit	r2, r2
 800228c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800228e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002290:	fab2 f282 	clz	r2, r2
 8002294:	b2d2      	uxtb	r2, r2
 8002296:	f042 0220 	orr.w	r2, r2, #32
 800229a:	b2d2      	uxtb	r2, r2
 800229c:	f002 021f 	and.w	r2, r2, #31
 80022a0:	2101      	movs	r1, #1
 80022a2:	fa01 f202 	lsl.w	r2, r1, r2
 80022a6:	4013      	ands	r3, r2
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d13a      	bne.n	8002322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0b2      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
 80022b0:	2302      	movs	r3, #2
 80022b2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b6:	fa93 f3a3 	rbit	r3, r3
 80022ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80022bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	095b      	lsrs	r3, r3, #5
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	f043 0301 	orr.w	r3, r3, #1
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d102      	bne.n	80022d8 <HAL_RCC_ClockConfig+0x1a0>
 80022d2:	4b31      	ldr	r3, [pc, #196]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	e00d      	b.n	80022f4 <HAL_RCC_ClockConfig+0x1bc>
 80022d8:	2302      	movs	r3, #2
 80022da:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022de:	fa93 f3a3 	rbit	r3, r3
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e4:	2302      	movs	r3, #2
 80022e6:	623b      	str	r3, [r7, #32]
 80022e8:	6a3b      	ldr	r3, [r7, #32]
 80022ea:	fa93 f3a3 	rbit	r3, r3
 80022ee:	61fb      	str	r3, [r7, #28]
 80022f0:	4b29      	ldr	r3, [pc, #164]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 80022f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f4:	2202      	movs	r2, #2
 80022f6:	61ba      	str	r2, [r7, #24]
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	fa92 f2a2 	rbit	r2, r2
 80022fe:	617a      	str	r2, [r7, #20]
  return result;
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	fab2 f282 	clz	r2, r2
 8002306:	b2d2      	uxtb	r2, r2
 8002308:	f042 0220 	orr.w	r2, r2, #32
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	f002 021f 	and.w	r2, r2, #31
 8002312:	2101      	movs	r1, #1
 8002314:	fa01 f202 	lsl.w	r2, r1, r2
 8002318:	4013      	ands	r3, r2
 800231a:	2b00      	cmp	r3, #0
 800231c:	d101      	bne.n	8002322 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e079      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002322:	4b1d      	ldr	r3, [pc, #116]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	f023 0203 	bic.w	r2, r3, #3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	491a      	ldr	r1, [pc, #104]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 8002330:	4313      	orrs	r3, r2
 8002332:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002334:	f7fe faf8 	bl	8000928 <HAL_GetTick>
 8002338:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800233a:	e00a      	b.n	8002352 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800233c:	f7fe faf4 	bl	8000928 <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e061      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002352:	4b11      	ldr	r3, [pc, #68]	@ (8002398 <HAL_RCC_ClockConfig+0x260>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f003 020c 	and.w	r2, r3, #12
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	429a      	cmp	r2, r3
 8002362:	d1eb      	bne.n	800233c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	683a      	ldr	r2, [r7, #0]
 800236e:	429a      	cmp	r2, r3
 8002370:	d214      	bcs.n	800239c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f023 0207 	bic.w	r2, r3, #7
 800237a:	4906      	ldr	r1, [pc, #24]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	4313      	orrs	r3, r2
 8002380:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002382:	4b04      	ldr	r3, [pc, #16]	@ (8002394 <HAL_RCC_ClockConfig+0x25c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0307 	and.w	r3, r3, #7
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d005      	beq.n	800239c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e040      	b.n	8002416 <HAL_RCC_ClockConfig+0x2de>
 8002394:	40022000 	.word	0x40022000
 8002398:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002420 <HAL_RCC_ClockConfig+0x2e8>)
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	491a      	ldr	r1, [pc, #104]	@ (8002420 <HAL_RCC_ClockConfig+0x2e8>)
 80023b6:	4313      	orrs	r3, r2
 80023b8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d009      	beq.n	80023da <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023c6:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <HAL_RCC_ClockConfig+0x2e8>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	691b      	ldr	r3, [r3, #16]
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	4912      	ldr	r1, [pc, #72]	@ (8002420 <HAL_RCC_ClockConfig+0x2e8>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023da:	f000 f829 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 80023de:	4601      	mov	r1, r0
 80023e0:	4b0f      	ldr	r3, [pc, #60]	@ (8002420 <HAL_RCC_ClockConfig+0x2e8>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023e8:	22f0      	movs	r2, #240	@ 0xf0
 80023ea:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ec:	693a      	ldr	r2, [r7, #16]
 80023ee:	fa92 f2a2 	rbit	r2, r2
 80023f2:	60fa      	str	r2, [r7, #12]
  return result;
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	fab2 f282 	clz	r2, r2
 80023fa:	b2d2      	uxtb	r2, r2
 80023fc:	40d3      	lsrs	r3, r2
 80023fe:	4a09      	ldr	r2, [pc, #36]	@ (8002424 <HAL_RCC_ClockConfig+0x2ec>)
 8002400:	5cd3      	ldrb	r3, [r2, r3]
 8002402:	fa21 f303 	lsr.w	r3, r1, r3
 8002406:	4a08      	ldr	r2, [pc, #32]	@ (8002428 <HAL_RCC_ClockConfig+0x2f0>)
 8002408:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800240a:	4b08      	ldr	r3, [pc, #32]	@ (800242c <HAL_RCC_ClockConfig+0x2f4>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4618      	mov	r0, r3
 8002410:	f7fe fa46 	bl	80008a0 <HAL_InitTick>
  
  return HAL_OK;
 8002414:	2300      	movs	r3, #0
}
 8002416:	4618      	mov	r0, r3
 8002418:	3778      	adds	r7, #120	@ 0x78
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}
 800241e:	bf00      	nop
 8002420:	40021000 	.word	0x40021000
 8002424:	08003c54 	.word	0x08003c54
 8002428:	20000004 	.word	0x20000004
 800242c:	20000008 	.word	0x20000008

08002430 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002430:	b480      	push	{r7}
 8002432:	b087      	sub	sp, #28
 8002434:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	2300      	movs	r3, #0
 800243c:	60bb      	str	r3, [r7, #8]
 800243e:	2300      	movs	r3, #0
 8002440:	617b      	str	r3, [r7, #20]
 8002442:	2300      	movs	r3, #0
 8002444:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800244a:	4b1e      	ldr	r3, [pc, #120]	@ (80024c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b04      	cmp	r3, #4
 8002458:	d002      	beq.n	8002460 <HAL_RCC_GetSysClockFreq+0x30>
 800245a:	2b08      	cmp	r3, #8
 800245c:	d003      	beq.n	8002466 <HAL_RCC_GetSysClockFreq+0x36>
 800245e:	e026      	b.n	80024ae <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002460:	4b19      	ldr	r3, [pc, #100]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002462:	613b      	str	r3, [r7, #16]
      break;
 8002464:	e026      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	0c9b      	lsrs	r3, r3, #18
 800246a:	f003 030f 	and.w	r3, r3, #15
 800246e:	4a17      	ldr	r2, [pc, #92]	@ (80024cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002470:	5cd3      	ldrb	r3, [r2, r3]
 8002472:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002474:	4b13      	ldr	r3, [pc, #76]	@ (80024c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002476:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	4a14      	ldr	r2, [pc, #80]	@ (80024d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800247e:	5cd3      	ldrb	r3, [r2, r3]
 8002480:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d008      	beq.n	800249e <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800248c:	4a0e      	ldr	r2, [pc, #56]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	fbb2 f2f3 	udiv	r2, r2, r3
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	fb02 f303 	mul.w	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
 800249c:	e004      	b.n	80024a8 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a0c      	ldr	r2, [pc, #48]	@ (80024d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80024a2:	fb02 f303 	mul.w	r3, r2, r3
 80024a6:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	613b      	str	r3, [r7, #16]
      break;
 80024ac:	e002      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024ae:	4b06      	ldr	r3, [pc, #24]	@ (80024c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80024b0:	613b      	str	r3, [r7, #16]
      break;
 80024b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024b4:	693b      	ldr	r3, [r7, #16]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	371c      	adds	r7, #28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c0:	4770      	bx	lr
 80024c2:	bf00      	nop
 80024c4:	40021000 	.word	0x40021000
 80024c8:	007a1200 	.word	0x007a1200
 80024cc:	08003c6c 	.word	0x08003c6c
 80024d0:	08003c7c 	.word	0x08003c7c
 80024d4:	003d0900 	.word	0x003d0900

080024d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80024d8:	b480      	push	{r7}
 80024da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80024dc:	4b03      	ldr	r3, [pc, #12]	@ (80024ec <HAL_RCC_GetHCLKFreq+0x14>)
 80024de:	681b      	ldr	r3, [r3, #0]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	20000004 	.word	0x20000004

080024f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80024f6:	f7ff ffef 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 80024fa:	4601      	mov	r1, r0
 80024fc:	4b0b      	ldr	r3, [pc, #44]	@ (800252c <HAL_RCC_GetPCLK1Freq+0x3c>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002504:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002508:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	fa92 f2a2 	rbit	r2, r2
 8002510:	603a      	str	r2, [r7, #0]
  return result;
 8002512:	683a      	ldr	r2, [r7, #0]
 8002514:	fab2 f282 	clz	r2, r2
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	40d3      	lsrs	r3, r2
 800251c:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <HAL_RCC_GetPCLK1Freq+0x40>)
 800251e:	5cd3      	ldrb	r3, [r2, r3]
 8002520:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002524:	4618      	mov	r0, r3
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40021000 	.word	0x40021000
 8002530:	08003c64 	.word	0x08003c64

08002534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800253a:	f7ff ffcd 	bl	80024d8 <HAL_RCC_GetHCLKFreq>
 800253e:	4601      	mov	r1, r0
 8002540:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8002548:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800254c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	687a      	ldr	r2, [r7, #4]
 8002550:	fa92 f2a2 	rbit	r2, r2
 8002554:	603a      	str	r2, [r7, #0]
  return result;
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	fab2 f282 	clz	r2, r2
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	40d3      	lsrs	r3, r2
 8002560:	4a04      	ldr	r2, [pc, #16]	@ (8002574 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002562:	5cd3      	ldrb	r3, [r2, r3]
 8002564:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002568:	4618      	mov	r0, r3
 800256a:	3708      	adds	r7, #8
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40021000 	.word	0x40021000
 8002574:	08003c64 	.word	0x08003c64

08002578 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e040      	b.n	800260c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fd fffe 	bl	800059c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2224      	movs	r2, #36	@ 0x24
 80025a4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f022 0201 	bic.w	r2, r2, #1
 80025b4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f000 f9e8 	bl	8002994 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f8af 	bl	8002728 <UART_SetConfig>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d101      	bne.n	80025d4 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e01b      	b.n	800260c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80025e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80025f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f042 0201 	orr.w	r2, r2, #1
 8002602:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002604:	6878      	ldr	r0, [r7, #4]
 8002606:	f000 fa67 	bl	8002ad8 <UART_CheckIdleState>
 800260a:	4603      	mov	r3, r0
}
 800260c:	4618      	mov	r0, r3
 800260e:	3708      	adds	r7, #8
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b08a      	sub	sp, #40	@ 0x28
 8002618:	af02      	add	r7, sp, #8
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	603b      	str	r3, [r7, #0]
 8002620:	4613      	mov	r3, r2
 8002622:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002628:	2b20      	cmp	r3, #32
 800262a:	d177      	bne.n	800271c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HAL_UART_Transmit+0x24>
 8002632:	88fb      	ldrh	r3, [r7, #6]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d101      	bne.n	800263c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e070      	b.n	800271e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2221      	movs	r2, #33	@ 0x21
 8002648:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800264a:	f7fe f96d 	bl	8000928 <HAL_GetTick>
 800264e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	88fa      	ldrh	r2, [r7, #6]
 8002654:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	88fa      	ldrh	r2, [r7, #6]
 800265c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002668:	d108      	bne.n	800267c <HAL_UART_Transmit+0x68>
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	691b      	ldr	r3, [r3, #16]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d104      	bne.n	800267c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	61bb      	str	r3, [r7, #24]
 800267a:	e003      	b.n	8002684 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800267c:	68bb      	ldr	r3, [r7, #8]
 800267e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002680:	2300      	movs	r3, #0
 8002682:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002684:	e02f      	b.n	80026e6 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	2200      	movs	r2, #0
 800268e:	2180      	movs	r1, #128	@ 0x80
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 fac9 	bl	8002c28 <UART_WaitOnFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	2220      	movs	r2, #32
 80026a0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e03b      	b.n	800271e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10b      	bne.n	80026c4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	881a      	ldrh	r2, [r3, #0]
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80026b8:	b292      	uxth	r2, r2
 80026ba:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80026bc:	69bb      	ldr	r3, [r7, #24]
 80026be:	3302      	adds	r3, #2
 80026c0:	61bb      	str	r3, [r7, #24]
 80026c2:	e007      	b.n	80026d4 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	781a      	ldrb	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80026da:	b29b      	uxth	r3, r3
 80026dc:	3b01      	subs	r3, #1
 80026de:	b29a      	uxth	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1c9      	bne.n	8002686 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	9300      	str	r3, [sp, #0]
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	2200      	movs	r2, #0
 80026fa:	2140      	movs	r1, #64	@ 0x40
 80026fc:	68f8      	ldr	r0, [r7, #12]
 80026fe:	f000 fa93 	bl	8002c28 <UART_WaitOnFlagUntilTimeout>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d004      	beq.n	8002712 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2220      	movs	r2, #32
 800270c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e005      	b.n	800271e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	2220      	movs	r2, #32
 8002716:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	e000      	b.n	800271e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800271c:	2302      	movs	r3, #2
  }
}
 800271e:	4618      	mov	r0, r3
 8002720:	3720      	adds	r7, #32
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b088      	sub	sp, #32
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	689a      	ldr	r2, [r3, #8]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	691b      	ldr	r3, [r3, #16]
 800273c:	431a      	orrs	r2, r3
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	69db      	ldr	r3, [r3, #28]
 8002748:	4313      	orrs	r3, r2
 800274a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	4b8a      	ldr	r3, [pc, #552]	@ (800297c <UART_SetConfig+0x254>)
 8002754:	4013      	ands	r3, r2
 8002756:	687a      	ldr	r2, [r7, #4]
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	6979      	ldr	r1, [r7, #20]
 800275c:	430b      	orrs	r3, r1
 800275e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	430a      	orrs	r2, r1
 8002774:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	697a      	ldr	r2, [r7, #20]
 8002782:	4313      	orrs	r3, r2
 8002784:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	697a      	ldr	r2, [r7, #20]
 8002796:	430a      	orrs	r2, r1
 8002798:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a78      	ldr	r2, [pc, #480]	@ (8002980 <UART_SetConfig+0x258>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d120      	bne.n	80027e6 <UART_SetConfig+0xbe>
 80027a4:	4b77      	ldr	r3, [pc, #476]	@ (8002984 <UART_SetConfig+0x25c>)
 80027a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a8:	f003 0303 	and.w	r3, r3, #3
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	d817      	bhi.n	80027e0 <UART_SetConfig+0xb8>
 80027b0:	a201      	add	r2, pc, #4	@ (adr r2, 80027b8 <UART_SetConfig+0x90>)
 80027b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027b6:	bf00      	nop
 80027b8:	080027c9 	.word	0x080027c9
 80027bc:	080027d5 	.word	0x080027d5
 80027c0:	080027db 	.word	0x080027db
 80027c4:	080027cf 	.word	0x080027cf
 80027c8:	2300      	movs	r3, #0
 80027ca:	77fb      	strb	r3, [r7, #31]
 80027cc:	e01d      	b.n	800280a <UART_SetConfig+0xe2>
 80027ce:	2302      	movs	r3, #2
 80027d0:	77fb      	strb	r3, [r7, #31]
 80027d2:	e01a      	b.n	800280a <UART_SetConfig+0xe2>
 80027d4:	2304      	movs	r3, #4
 80027d6:	77fb      	strb	r3, [r7, #31]
 80027d8:	e017      	b.n	800280a <UART_SetConfig+0xe2>
 80027da:	2308      	movs	r3, #8
 80027dc:	77fb      	strb	r3, [r7, #31]
 80027de:	e014      	b.n	800280a <UART_SetConfig+0xe2>
 80027e0:	2310      	movs	r3, #16
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	e011      	b.n	800280a <UART_SetConfig+0xe2>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a67      	ldr	r2, [pc, #412]	@ (8002988 <UART_SetConfig+0x260>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d102      	bne.n	80027f6 <UART_SetConfig+0xce>
 80027f0:	2300      	movs	r3, #0
 80027f2:	77fb      	strb	r3, [r7, #31]
 80027f4:	e009      	b.n	800280a <UART_SetConfig+0xe2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a64      	ldr	r2, [pc, #400]	@ (800298c <UART_SetConfig+0x264>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d102      	bne.n	8002806 <UART_SetConfig+0xde>
 8002800:	2300      	movs	r3, #0
 8002802:	77fb      	strb	r3, [r7, #31]
 8002804:	e001      	b.n	800280a <UART_SetConfig+0xe2>
 8002806:	2310      	movs	r3, #16
 8002808:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	69db      	ldr	r3, [r3, #28]
 800280e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002812:	d15a      	bne.n	80028ca <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8002814:	7ffb      	ldrb	r3, [r7, #31]
 8002816:	2b08      	cmp	r3, #8
 8002818:	d827      	bhi.n	800286a <UART_SetConfig+0x142>
 800281a:	a201      	add	r2, pc, #4	@ (adr r2, 8002820 <UART_SetConfig+0xf8>)
 800281c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002820:	08002845 	.word	0x08002845
 8002824:	0800284d 	.word	0x0800284d
 8002828:	08002855 	.word	0x08002855
 800282c:	0800286b 	.word	0x0800286b
 8002830:	0800285b 	.word	0x0800285b
 8002834:	0800286b 	.word	0x0800286b
 8002838:	0800286b 	.word	0x0800286b
 800283c:	0800286b 	.word	0x0800286b
 8002840:	08002863 	.word	0x08002863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002844:	f7ff fe54 	bl	80024f0 <HAL_RCC_GetPCLK1Freq>
 8002848:	61b8      	str	r0, [r7, #24]
        break;
 800284a:	e013      	b.n	8002874 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800284c:	f7ff fe72 	bl	8002534 <HAL_RCC_GetPCLK2Freq>
 8002850:	61b8      	str	r0, [r7, #24]
        break;
 8002852:	e00f      	b.n	8002874 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002854:	4b4e      	ldr	r3, [pc, #312]	@ (8002990 <UART_SetConfig+0x268>)
 8002856:	61bb      	str	r3, [r7, #24]
        break;
 8002858:	e00c      	b.n	8002874 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800285a:	f7ff fde9 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 800285e:	61b8      	str	r0, [r7, #24]
        break;
 8002860:	e008      	b.n	8002874 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002866:	61bb      	str	r3, [r7, #24]
        break;
 8002868:	e004      	b.n	8002874 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800286a:	2300      	movs	r3, #0
 800286c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800286e:	2301      	movs	r3, #1
 8002870:	77bb      	strb	r3, [r7, #30]
        break;
 8002872:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d074      	beq.n	8002964 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	005a      	lsls	r2, r3, #1
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	085b      	lsrs	r3, r3, #1
 8002884:	441a      	add	r2, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	fbb2 f3f3 	udiv	r3, r2, r3
 800288e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	2b0f      	cmp	r3, #15
 8002894:	d916      	bls.n	80028c4 <UART_SetConfig+0x19c>
 8002896:	693b      	ldr	r3, [r7, #16]
 8002898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800289c:	d212      	bcs.n	80028c4 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	f023 030f 	bic.w	r3, r3, #15
 80028a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	085b      	lsrs	r3, r3, #1
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	b29a      	uxth	r2, r3
 80028b4:	89fb      	ldrh	r3, [r7, #14]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	89fa      	ldrh	r2, [r7, #14]
 80028c0:	60da      	str	r2, [r3, #12]
 80028c2:	e04f      	b.n	8002964 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	77bb      	strb	r3, [r7, #30]
 80028c8:	e04c      	b.n	8002964 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80028ca:	7ffb      	ldrb	r3, [r7, #31]
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d828      	bhi.n	8002922 <UART_SetConfig+0x1fa>
 80028d0:	a201      	add	r2, pc, #4	@ (adr r2, 80028d8 <UART_SetConfig+0x1b0>)
 80028d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d6:	bf00      	nop
 80028d8:	080028fd 	.word	0x080028fd
 80028dc:	08002905 	.word	0x08002905
 80028e0:	0800290d 	.word	0x0800290d
 80028e4:	08002923 	.word	0x08002923
 80028e8:	08002913 	.word	0x08002913
 80028ec:	08002923 	.word	0x08002923
 80028f0:	08002923 	.word	0x08002923
 80028f4:	08002923 	.word	0x08002923
 80028f8:	0800291b 	.word	0x0800291b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80028fc:	f7ff fdf8 	bl	80024f0 <HAL_RCC_GetPCLK1Freq>
 8002900:	61b8      	str	r0, [r7, #24]
        break;
 8002902:	e013      	b.n	800292c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002904:	f7ff fe16 	bl	8002534 <HAL_RCC_GetPCLK2Freq>
 8002908:	61b8      	str	r0, [r7, #24]
        break;
 800290a:	e00f      	b.n	800292c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800290c:	4b20      	ldr	r3, [pc, #128]	@ (8002990 <UART_SetConfig+0x268>)
 800290e:	61bb      	str	r3, [r7, #24]
        break;
 8002910:	e00c      	b.n	800292c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002912:	f7ff fd8d 	bl	8002430 <HAL_RCC_GetSysClockFreq>
 8002916:	61b8      	str	r0, [r7, #24]
        break;
 8002918:	e008      	b.n	800292c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800291a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800291e:	61bb      	str	r3, [r7, #24]
        break;
 8002920:	e004      	b.n	800292c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002926:	2301      	movs	r3, #1
 8002928:	77bb      	strb	r3, [r7, #30]
        break;
 800292a:	bf00      	nop
    }

    if (pclk != 0U)
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d018      	beq.n	8002964 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	085a      	lsrs	r2, r3, #1
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	441a      	add	r2, r3
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	fbb2 f3f3 	udiv	r3, r2, r3
 8002944:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	2b0f      	cmp	r3, #15
 800294a:	d909      	bls.n	8002960 <UART_SetConfig+0x238>
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002952:	d205      	bcs.n	8002960 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	b29a      	uxth	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	60da      	str	r2, [r3, #12]
 800295e:	e001      	b.n	8002964 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002960:	2301      	movs	r3, #1
 8002962:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002970:	7fbb      	ldrb	r3, [r7, #30]
}
 8002972:	4618      	mov	r0, r3
 8002974:	3720      	adds	r7, #32
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	efff69f3 	.word	0xefff69f3
 8002980:	40013800 	.word	0x40013800
 8002984:	40021000 	.word	0x40021000
 8002988:	40004400 	.word	0x40004400
 800298c:	40004800 	.word	0x40004800
 8002990:	007a1200 	.word	0x007a1200

08002994 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a0:	f003 0308 	and.w	r3, r3, #8
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00a      	beq.n	80029be <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c2:	f003 0301 	and.w	r3, r3, #1
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d00a      	beq.n	80029e0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00a      	beq.n	8002a02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a06:	f003 0304 	and.w	r3, r3, #4
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d00a      	beq.n	8002a24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a28:	f003 0310 	and.w	r3, r3, #16
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d00a      	beq.n	8002a46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689b      	ldr	r3, [r3, #8]
 8002a36:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	430a      	orrs	r2, r1
 8002a44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a4a:	f003 0320 	and.w	r3, r3, #32
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00a      	beq.n	8002a68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d01a      	beq.n	8002aaa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a92:	d10a      	bne.n	8002aaa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00a      	beq.n	8002acc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	430a      	orrs	r2, r1
 8002aca:	605a      	str	r2, [r3, #4]
  }
}
 8002acc:	bf00      	nop
 8002ace:	370c      	adds	r7, #12
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad6:	4770      	bx	lr

08002ad8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b098      	sub	sp, #96	@ 0x60
 8002adc:	af02      	add	r7, sp, #8
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ae8:	f7fd ff1e 	bl	8000928 <HAL_GetTick>
 8002aec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0308 	and.w	r3, r3, #8
 8002af8:	2b08      	cmp	r3, #8
 8002afa:	d12e      	bne.n	8002b5a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002afc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b04:	2200      	movs	r2, #0
 8002b06:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 f88c 	bl	8002c28 <UART_WaitOnFlagUntilTimeout>
 8002b10:	4603      	mov	r3, r0
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d021      	beq.n	8002b5a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b1e:	e853 3f00 	ldrex	r3, [r3]
 8002b22:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b26:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b2a:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b36:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b38:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b3a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b3c:	e841 2300 	strex	r3, r2, [r1]
 8002b40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d1e6      	bne.n	8002b16 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b56:	2303      	movs	r3, #3
 8002b58:	e062      	b.n	8002c20 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b04      	cmp	r3, #4
 8002b66:	d149      	bne.n	8002bfc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b68:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b70:	2200      	movs	r2, #0
 8002b72:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002b76:	6878      	ldr	r0, [r7, #4]
 8002b78:	f000 f856 	bl	8002c28 <UART_WaitOnFlagUntilTimeout>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d03c      	beq.n	8002bfc <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b8a:	e853 3f00 	ldrex	r3, [r3]
 8002b8e:	623b      	str	r3, [r7, #32]
   return(result);
 8002b90:	6a3b      	ldr	r3, [r7, #32]
 8002b92:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ba0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ba2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002ba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1e6      	bne.n	8002b82 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	3308      	adds	r3, #8
 8002bba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	e853 3f00 	ldrex	r3, [r3]
 8002bc2:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	f023 0301 	bic.w	r3, r3, #1
 8002bca:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	3308      	adds	r3, #8
 8002bd2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bd4:	61fa      	str	r2, [r7, #28]
 8002bd6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd8:	69b9      	ldr	r1, [r7, #24]
 8002bda:	69fa      	ldr	r2, [r7, #28]
 8002bdc:	e841 2300 	strex	r3, r2, [r1]
 8002be0:	617b      	str	r3, [r7, #20]
   return(result);
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d1e5      	bne.n	8002bb4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2220      	movs	r2, #32
 8002bec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002bf8:	2303      	movs	r3, #3
 8002bfa:	e011      	b.n	8002c20 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2220      	movs	r2, #32
 8002c00:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2220      	movs	r2, #32
 8002c06:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2200      	movs	r2, #0
 8002c14:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3758      	adds	r7, #88	@ 0x58
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	60f8      	str	r0, [r7, #12]
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	603b      	str	r3, [r7, #0]
 8002c34:	4613      	mov	r3, r2
 8002c36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c38:	e04f      	b.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c3a:	69bb      	ldr	r3, [r7, #24]
 8002c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c40:	d04b      	beq.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c42:	f7fd fe71 	bl	8000928 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	69ba      	ldr	r2, [r7, #24]
 8002c4e:	429a      	cmp	r2, r3
 8002c50:	d302      	bcc.n	8002c58 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e04e      	b.n	8002cfa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0304 	and.w	r3, r3, #4
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d037      	beq.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	2b80      	cmp	r3, #128	@ 0x80
 8002c6e:	d034      	beq.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
 8002c70:	68bb      	ldr	r3, [r7, #8]
 8002c72:	2b40      	cmp	r3, #64	@ 0x40
 8002c74:	d031      	beq.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	f003 0308 	and.w	r3, r3, #8
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d110      	bne.n	8002ca6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2208      	movs	r2, #8
 8002c8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f838 	bl	8002d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2208      	movs	r2, #8
 8002c96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	e029      	b.n	8002cfa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	69db      	ldr	r3, [r3, #28]
 8002cac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cb4:	d111      	bne.n	8002cda <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cc0:	68f8      	ldr	r0, [r7, #12]
 8002cc2:	f000 f81e 	bl	8002d02 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2220      	movs	r2, #32
 8002cca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002cd6:	2303      	movs	r3, #3
 8002cd8:	e00f      	b.n	8002cfa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	69da      	ldr	r2, [r3, #28]
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	4013      	ands	r3, r2
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	bf0c      	ite	eq
 8002cea:	2301      	moveq	r3, #1
 8002cec:	2300      	movne	r3, #0
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	79fb      	ldrb	r3, [r7, #7]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d0a0      	beq.n	8002c3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002cf8:	2300      	movs	r3, #0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b095      	sub	sp, #84	@ 0x54
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d12:	e853 3f00 	ldrex	r3, [r3]
 8002d16:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d28:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d2a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d2e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d30:	e841 2300 	strex	r3, r2, [r1]
 8002d34:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d1e6      	bne.n	8002d0a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	3308      	adds	r3, #8
 8002d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d44:	6a3b      	ldr	r3, [r7, #32]
 8002d46:	e853 3f00 	ldrex	r3, [r3]
 8002d4a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	3308      	adds	r3, #8
 8002d5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d64:	e841 2300 	strex	r3, r2, [r1]
 8002d68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e5      	bne.n	8002d3c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d118      	bne.n	8002daa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	e853 3f00 	ldrex	r3, [r3]
 8002d84:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d86:	68bb      	ldr	r3, [r7, #8]
 8002d88:	f023 0310 	bic.w	r3, r3, #16
 8002d8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	461a      	mov	r2, r3
 8002d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d96:	61bb      	str	r3, [r7, #24]
 8002d98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d9a:	6979      	ldr	r1, [r7, #20]
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	e841 2300 	strex	r3, r2, [r1]
 8002da2:	613b      	str	r3, [r7, #16]
   return(result);
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1e6      	bne.n	8002d78 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2220      	movs	r2, #32
 8002dae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2200      	movs	r2, #0
 8002db6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002dbe:	bf00      	nop
 8002dc0:	3754      	adds	r7, #84	@ 0x54
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <std>:
 8002dcc:	2300      	movs	r3, #0
 8002dce:	b510      	push	{r4, lr}
 8002dd0:	4604      	mov	r4, r0
 8002dd2:	e9c0 3300 	strd	r3, r3, [r0]
 8002dd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dda:	6083      	str	r3, [r0, #8]
 8002ddc:	8181      	strh	r1, [r0, #12]
 8002dde:	6643      	str	r3, [r0, #100]	@ 0x64
 8002de0:	81c2      	strh	r2, [r0, #14]
 8002de2:	6183      	str	r3, [r0, #24]
 8002de4:	4619      	mov	r1, r3
 8002de6:	2208      	movs	r2, #8
 8002de8:	305c      	adds	r0, #92	@ 0x5c
 8002dea:	f000 f906 	bl	8002ffa <memset>
 8002dee:	4b0d      	ldr	r3, [pc, #52]	@ (8002e24 <std+0x58>)
 8002df0:	6263      	str	r3, [r4, #36]	@ 0x24
 8002df2:	4b0d      	ldr	r3, [pc, #52]	@ (8002e28 <std+0x5c>)
 8002df4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002df6:	4b0d      	ldr	r3, [pc, #52]	@ (8002e2c <std+0x60>)
 8002df8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002dfa:	4b0d      	ldr	r3, [pc, #52]	@ (8002e30 <std+0x64>)
 8002dfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <std+0x68>)
 8002e00:	6224      	str	r4, [r4, #32]
 8002e02:	429c      	cmp	r4, r3
 8002e04:	d006      	beq.n	8002e14 <std+0x48>
 8002e06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002e0a:	4294      	cmp	r4, r2
 8002e0c:	d002      	beq.n	8002e14 <std+0x48>
 8002e0e:	33d0      	adds	r3, #208	@ 0xd0
 8002e10:	429c      	cmp	r4, r3
 8002e12:	d105      	bne.n	8002e20 <std+0x54>
 8002e14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e1c:	f000 b966 	b.w	80030ec <__retarget_lock_init_recursive>
 8002e20:	bd10      	pop	{r4, pc}
 8002e22:	bf00      	nop
 8002e24:	08002f75 	.word	0x08002f75
 8002e28:	08002f97 	.word	0x08002f97
 8002e2c:	08002fcf 	.word	0x08002fcf
 8002e30:	08002ff3 	.word	0x08002ff3
 8002e34:	20000160 	.word	0x20000160

08002e38 <stdio_exit_handler>:
 8002e38:	4a02      	ldr	r2, [pc, #8]	@ (8002e44 <stdio_exit_handler+0xc>)
 8002e3a:	4903      	ldr	r1, [pc, #12]	@ (8002e48 <stdio_exit_handler+0x10>)
 8002e3c:	4803      	ldr	r0, [pc, #12]	@ (8002e4c <stdio_exit_handler+0x14>)
 8002e3e:	f000 b869 	b.w	8002f14 <_fwalk_sglue>
 8002e42:	bf00      	nop
 8002e44:	20000010 	.word	0x20000010
 8002e48:	0800398d 	.word	0x0800398d
 8002e4c:	20000020 	.word	0x20000020

08002e50 <cleanup_stdio>:
 8002e50:	6841      	ldr	r1, [r0, #4]
 8002e52:	4b0c      	ldr	r3, [pc, #48]	@ (8002e84 <cleanup_stdio+0x34>)
 8002e54:	4299      	cmp	r1, r3
 8002e56:	b510      	push	{r4, lr}
 8002e58:	4604      	mov	r4, r0
 8002e5a:	d001      	beq.n	8002e60 <cleanup_stdio+0x10>
 8002e5c:	f000 fd96 	bl	800398c <_fflush_r>
 8002e60:	68a1      	ldr	r1, [r4, #8]
 8002e62:	4b09      	ldr	r3, [pc, #36]	@ (8002e88 <cleanup_stdio+0x38>)
 8002e64:	4299      	cmp	r1, r3
 8002e66:	d002      	beq.n	8002e6e <cleanup_stdio+0x1e>
 8002e68:	4620      	mov	r0, r4
 8002e6a:	f000 fd8f 	bl	800398c <_fflush_r>
 8002e6e:	68e1      	ldr	r1, [r4, #12]
 8002e70:	4b06      	ldr	r3, [pc, #24]	@ (8002e8c <cleanup_stdio+0x3c>)
 8002e72:	4299      	cmp	r1, r3
 8002e74:	d004      	beq.n	8002e80 <cleanup_stdio+0x30>
 8002e76:	4620      	mov	r0, r4
 8002e78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e7c:	f000 bd86 	b.w	800398c <_fflush_r>
 8002e80:	bd10      	pop	{r4, pc}
 8002e82:	bf00      	nop
 8002e84:	20000160 	.word	0x20000160
 8002e88:	200001c8 	.word	0x200001c8
 8002e8c:	20000230 	.word	0x20000230

08002e90 <global_stdio_init.part.0>:
 8002e90:	b510      	push	{r4, lr}
 8002e92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec0 <global_stdio_init.part.0+0x30>)
 8002e94:	4c0b      	ldr	r4, [pc, #44]	@ (8002ec4 <global_stdio_init.part.0+0x34>)
 8002e96:	4a0c      	ldr	r2, [pc, #48]	@ (8002ec8 <global_stdio_init.part.0+0x38>)
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	4620      	mov	r0, r4
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	2104      	movs	r1, #4
 8002ea0:	f7ff ff94 	bl	8002dcc <std>
 8002ea4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	2109      	movs	r1, #9
 8002eac:	f7ff ff8e 	bl	8002dcc <std>
 8002eb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002eba:	2112      	movs	r1, #18
 8002ebc:	f7ff bf86 	b.w	8002dcc <std>
 8002ec0:	20000298 	.word	0x20000298
 8002ec4:	20000160 	.word	0x20000160
 8002ec8:	08002e39 	.word	0x08002e39

08002ecc <__sfp_lock_acquire>:
 8002ecc:	4801      	ldr	r0, [pc, #4]	@ (8002ed4 <__sfp_lock_acquire+0x8>)
 8002ece:	f000 b90e 	b.w	80030ee <__retarget_lock_acquire_recursive>
 8002ed2:	bf00      	nop
 8002ed4:	200002a1 	.word	0x200002a1

08002ed8 <__sfp_lock_release>:
 8002ed8:	4801      	ldr	r0, [pc, #4]	@ (8002ee0 <__sfp_lock_release+0x8>)
 8002eda:	f000 b909 	b.w	80030f0 <__retarget_lock_release_recursive>
 8002ede:	bf00      	nop
 8002ee0:	200002a1 	.word	0x200002a1

08002ee4 <__sinit>:
 8002ee4:	b510      	push	{r4, lr}
 8002ee6:	4604      	mov	r4, r0
 8002ee8:	f7ff fff0 	bl	8002ecc <__sfp_lock_acquire>
 8002eec:	6a23      	ldr	r3, [r4, #32]
 8002eee:	b11b      	cbz	r3, 8002ef8 <__sinit+0x14>
 8002ef0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ef4:	f7ff bff0 	b.w	8002ed8 <__sfp_lock_release>
 8002ef8:	4b04      	ldr	r3, [pc, #16]	@ (8002f0c <__sinit+0x28>)
 8002efa:	6223      	str	r3, [r4, #32]
 8002efc:	4b04      	ldr	r3, [pc, #16]	@ (8002f10 <__sinit+0x2c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1f5      	bne.n	8002ef0 <__sinit+0xc>
 8002f04:	f7ff ffc4 	bl	8002e90 <global_stdio_init.part.0>
 8002f08:	e7f2      	b.n	8002ef0 <__sinit+0xc>
 8002f0a:	bf00      	nop
 8002f0c:	08002e51 	.word	0x08002e51
 8002f10:	20000298 	.word	0x20000298

08002f14 <_fwalk_sglue>:
 8002f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f18:	4607      	mov	r7, r0
 8002f1a:	4688      	mov	r8, r1
 8002f1c:	4614      	mov	r4, r2
 8002f1e:	2600      	movs	r6, #0
 8002f20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f24:	f1b9 0901 	subs.w	r9, r9, #1
 8002f28:	d505      	bpl.n	8002f36 <_fwalk_sglue+0x22>
 8002f2a:	6824      	ldr	r4, [r4, #0]
 8002f2c:	2c00      	cmp	r4, #0
 8002f2e:	d1f7      	bne.n	8002f20 <_fwalk_sglue+0xc>
 8002f30:	4630      	mov	r0, r6
 8002f32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f36:	89ab      	ldrh	r3, [r5, #12]
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d907      	bls.n	8002f4c <_fwalk_sglue+0x38>
 8002f3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f40:	3301      	adds	r3, #1
 8002f42:	d003      	beq.n	8002f4c <_fwalk_sglue+0x38>
 8002f44:	4629      	mov	r1, r5
 8002f46:	4638      	mov	r0, r7
 8002f48:	47c0      	blx	r8
 8002f4a:	4306      	orrs	r6, r0
 8002f4c:	3568      	adds	r5, #104	@ 0x68
 8002f4e:	e7e9      	b.n	8002f24 <_fwalk_sglue+0x10>

08002f50 <iprintf>:
 8002f50:	b40f      	push	{r0, r1, r2, r3}
 8002f52:	b507      	push	{r0, r1, r2, lr}
 8002f54:	4906      	ldr	r1, [pc, #24]	@ (8002f70 <iprintf+0x20>)
 8002f56:	ab04      	add	r3, sp, #16
 8002f58:	6808      	ldr	r0, [r1, #0]
 8002f5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002f5e:	6881      	ldr	r1, [r0, #8]
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	f000 f9e9 	bl	8003338 <_vfiprintf_r>
 8002f66:	b003      	add	sp, #12
 8002f68:	f85d eb04 	ldr.w	lr, [sp], #4
 8002f6c:	b004      	add	sp, #16
 8002f6e:	4770      	bx	lr
 8002f70:	2000001c 	.word	0x2000001c

08002f74 <__sread>:
 8002f74:	b510      	push	{r4, lr}
 8002f76:	460c      	mov	r4, r1
 8002f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002f7c:	f000 f868 	bl	8003050 <_read_r>
 8002f80:	2800      	cmp	r0, #0
 8002f82:	bfab      	itete	ge
 8002f84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002f86:	89a3      	ldrhlt	r3, [r4, #12]
 8002f88:	181b      	addge	r3, r3, r0
 8002f8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002f8e:	bfac      	ite	ge
 8002f90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002f92:	81a3      	strhlt	r3, [r4, #12]
 8002f94:	bd10      	pop	{r4, pc}

08002f96 <__swrite>:
 8002f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f9a:	461f      	mov	r7, r3
 8002f9c:	898b      	ldrh	r3, [r1, #12]
 8002f9e:	05db      	lsls	r3, r3, #23
 8002fa0:	4605      	mov	r5, r0
 8002fa2:	460c      	mov	r4, r1
 8002fa4:	4616      	mov	r6, r2
 8002fa6:	d505      	bpl.n	8002fb4 <__swrite+0x1e>
 8002fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fac:	2302      	movs	r3, #2
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f000 f83c 	bl	800302c <_lseek_r>
 8002fb4:	89a3      	ldrh	r3, [r4, #12]
 8002fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002fba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002fbe:	81a3      	strh	r3, [r4, #12]
 8002fc0:	4632      	mov	r2, r6
 8002fc2:	463b      	mov	r3, r7
 8002fc4:	4628      	mov	r0, r5
 8002fc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002fca:	f000 b853 	b.w	8003074 <_write_r>

08002fce <__sseek>:
 8002fce:	b510      	push	{r4, lr}
 8002fd0:	460c      	mov	r4, r1
 8002fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fd6:	f000 f829 	bl	800302c <_lseek_r>
 8002fda:	1c43      	adds	r3, r0, #1
 8002fdc:	89a3      	ldrh	r3, [r4, #12]
 8002fde:	bf15      	itete	ne
 8002fe0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002fe2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002fe6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002fea:	81a3      	strheq	r3, [r4, #12]
 8002fec:	bf18      	it	ne
 8002fee:	81a3      	strhne	r3, [r4, #12]
 8002ff0:	bd10      	pop	{r4, pc}

08002ff2 <__sclose>:
 8002ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ff6:	f000 b809 	b.w	800300c <_close_r>

08002ffa <memset>:
 8002ffa:	4402      	add	r2, r0
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d100      	bne.n	8003004 <memset+0xa>
 8003002:	4770      	bx	lr
 8003004:	f803 1b01 	strb.w	r1, [r3], #1
 8003008:	e7f9      	b.n	8002ffe <memset+0x4>
	...

0800300c <_close_r>:
 800300c:	b538      	push	{r3, r4, r5, lr}
 800300e:	4d06      	ldr	r5, [pc, #24]	@ (8003028 <_close_r+0x1c>)
 8003010:	2300      	movs	r3, #0
 8003012:	4604      	mov	r4, r0
 8003014:	4608      	mov	r0, r1
 8003016:	602b      	str	r3, [r5, #0]
 8003018:	f7fd fb85 	bl	8000726 <_close>
 800301c:	1c43      	adds	r3, r0, #1
 800301e:	d102      	bne.n	8003026 <_close_r+0x1a>
 8003020:	682b      	ldr	r3, [r5, #0]
 8003022:	b103      	cbz	r3, 8003026 <_close_r+0x1a>
 8003024:	6023      	str	r3, [r4, #0]
 8003026:	bd38      	pop	{r3, r4, r5, pc}
 8003028:	2000029c 	.word	0x2000029c

0800302c <_lseek_r>:
 800302c:	b538      	push	{r3, r4, r5, lr}
 800302e:	4d07      	ldr	r5, [pc, #28]	@ (800304c <_lseek_r+0x20>)
 8003030:	4604      	mov	r4, r0
 8003032:	4608      	mov	r0, r1
 8003034:	4611      	mov	r1, r2
 8003036:	2200      	movs	r2, #0
 8003038:	602a      	str	r2, [r5, #0]
 800303a:	461a      	mov	r2, r3
 800303c:	f7fd fb9a 	bl	8000774 <_lseek>
 8003040:	1c43      	adds	r3, r0, #1
 8003042:	d102      	bne.n	800304a <_lseek_r+0x1e>
 8003044:	682b      	ldr	r3, [r5, #0]
 8003046:	b103      	cbz	r3, 800304a <_lseek_r+0x1e>
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	bd38      	pop	{r3, r4, r5, pc}
 800304c:	2000029c 	.word	0x2000029c

08003050 <_read_r>:
 8003050:	b538      	push	{r3, r4, r5, lr}
 8003052:	4d07      	ldr	r5, [pc, #28]	@ (8003070 <_read_r+0x20>)
 8003054:	4604      	mov	r4, r0
 8003056:	4608      	mov	r0, r1
 8003058:	4611      	mov	r1, r2
 800305a:	2200      	movs	r2, #0
 800305c:	602a      	str	r2, [r5, #0]
 800305e:	461a      	mov	r2, r3
 8003060:	f7fd fb44 	bl	80006ec <_read>
 8003064:	1c43      	adds	r3, r0, #1
 8003066:	d102      	bne.n	800306e <_read_r+0x1e>
 8003068:	682b      	ldr	r3, [r5, #0]
 800306a:	b103      	cbz	r3, 800306e <_read_r+0x1e>
 800306c:	6023      	str	r3, [r4, #0]
 800306e:	bd38      	pop	{r3, r4, r5, pc}
 8003070:	2000029c 	.word	0x2000029c

08003074 <_write_r>:
 8003074:	b538      	push	{r3, r4, r5, lr}
 8003076:	4d07      	ldr	r5, [pc, #28]	@ (8003094 <_write_r+0x20>)
 8003078:	4604      	mov	r4, r0
 800307a:	4608      	mov	r0, r1
 800307c:	4611      	mov	r1, r2
 800307e:	2200      	movs	r2, #0
 8003080:	602a      	str	r2, [r5, #0]
 8003082:	461a      	mov	r2, r3
 8003084:	f7fd fa22 	bl	80004cc <_write>
 8003088:	1c43      	adds	r3, r0, #1
 800308a:	d102      	bne.n	8003092 <_write_r+0x1e>
 800308c:	682b      	ldr	r3, [r5, #0]
 800308e:	b103      	cbz	r3, 8003092 <_write_r+0x1e>
 8003090:	6023      	str	r3, [r4, #0]
 8003092:	bd38      	pop	{r3, r4, r5, pc}
 8003094:	2000029c 	.word	0x2000029c

08003098 <__errno>:
 8003098:	4b01      	ldr	r3, [pc, #4]	@ (80030a0 <__errno+0x8>)
 800309a:	6818      	ldr	r0, [r3, #0]
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	2000001c 	.word	0x2000001c

080030a4 <__libc_init_array>:
 80030a4:	b570      	push	{r4, r5, r6, lr}
 80030a6:	4d0d      	ldr	r5, [pc, #52]	@ (80030dc <__libc_init_array+0x38>)
 80030a8:	4c0d      	ldr	r4, [pc, #52]	@ (80030e0 <__libc_init_array+0x3c>)
 80030aa:	1b64      	subs	r4, r4, r5
 80030ac:	10a4      	asrs	r4, r4, #2
 80030ae:	2600      	movs	r6, #0
 80030b0:	42a6      	cmp	r6, r4
 80030b2:	d109      	bne.n	80030c8 <__libc_init_array+0x24>
 80030b4:	4d0b      	ldr	r5, [pc, #44]	@ (80030e4 <__libc_init_array+0x40>)
 80030b6:	4c0c      	ldr	r4, [pc, #48]	@ (80030e8 <__libc_init_array+0x44>)
 80030b8:	f000 fdb8 	bl	8003c2c <_init>
 80030bc:	1b64      	subs	r4, r4, r5
 80030be:	10a4      	asrs	r4, r4, #2
 80030c0:	2600      	movs	r6, #0
 80030c2:	42a6      	cmp	r6, r4
 80030c4:	d105      	bne.n	80030d2 <__libc_init_array+0x2e>
 80030c6:	bd70      	pop	{r4, r5, r6, pc}
 80030c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80030cc:	4798      	blx	r3
 80030ce:	3601      	adds	r6, #1
 80030d0:	e7ee      	b.n	80030b0 <__libc_init_array+0xc>
 80030d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d6:	4798      	blx	r3
 80030d8:	3601      	adds	r6, #1
 80030da:	e7f2      	b.n	80030c2 <__libc_init_array+0x1e>
 80030dc:	08003cc8 	.word	0x08003cc8
 80030e0:	08003cc8 	.word	0x08003cc8
 80030e4:	08003cc8 	.word	0x08003cc8
 80030e8:	08003ccc 	.word	0x08003ccc

080030ec <__retarget_lock_init_recursive>:
 80030ec:	4770      	bx	lr

080030ee <__retarget_lock_acquire_recursive>:
 80030ee:	4770      	bx	lr

080030f0 <__retarget_lock_release_recursive>:
 80030f0:	4770      	bx	lr
	...

080030f4 <_free_r>:
 80030f4:	b538      	push	{r3, r4, r5, lr}
 80030f6:	4605      	mov	r5, r0
 80030f8:	2900      	cmp	r1, #0
 80030fa:	d041      	beq.n	8003180 <_free_r+0x8c>
 80030fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003100:	1f0c      	subs	r4, r1, #4
 8003102:	2b00      	cmp	r3, #0
 8003104:	bfb8      	it	lt
 8003106:	18e4      	addlt	r4, r4, r3
 8003108:	f000 f8e0 	bl	80032cc <__malloc_lock>
 800310c:	4a1d      	ldr	r2, [pc, #116]	@ (8003184 <_free_r+0x90>)
 800310e:	6813      	ldr	r3, [r2, #0]
 8003110:	b933      	cbnz	r3, 8003120 <_free_r+0x2c>
 8003112:	6063      	str	r3, [r4, #4]
 8003114:	6014      	str	r4, [r2, #0]
 8003116:	4628      	mov	r0, r5
 8003118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800311c:	f000 b8dc 	b.w	80032d8 <__malloc_unlock>
 8003120:	42a3      	cmp	r3, r4
 8003122:	d908      	bls.n	8003136 <_free_r+0x42>
 8003124:	6820      	ldr	r0, [r4, #0]
 8003126:	1821      	adds	r1, r4, r0
 8003128:	428b      	cmp	r3, r1
 800312a:	bf01      	itttt	eq
 800312c:	6819      	ldreq	r1, [r3, #0]
 800312e:	685b      	ldreq	r3, [r3, #4]
 8003130:	1809      	addeq	r1, r1, r0
 8003132:	6021      	streq	r1, [r4, #0]
 8003134:	e7ed      	b.n	8003112 <_free_r+0x1e>
 8003136:	461a      	mov	r2, r3
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	b10b      	cbz	r3, 8003140 <_free_r+0x4c>
 800313c:	42a3      	cmp	r3, r4
 800313e:	d9fa      	bls.n	8003136 <_free_r+0x42>
 8003140:	6811      	ldr	r1, [r2, #0]
 8003142:	1850      	adds	r0, r2, r1
 8003144:	42a0      	cmp	r0, r4
 8003146:	d10b      	bne.n	8003160 <_free_r+0x6c>
 8003148:	6820      	ldr	r0, [r4, #0]
 800314a:	4401      	add	r1, r0
 800314c:	1850      	adds	r0, r2, r1
 800314e:	4283      	cmp	r3, r0
 8003150:	6011      	str	r1, [r2, #0]
 8003152:	d1e0      	bne.n	8003116 <_free_r+0x22>
 8003154:	6818      	ldr	r0, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	6053      	str	r3, [r2, #4]
 800315a:	4408      	add	r0, r1
 800315c:	6010      	str	r0, [r2, #0]
 800315e:	e7da      	b.n	8003116 <_free_r+0x22>
 8003160:	d902      	bls.n	8003168 <_free_r+0x74>
 8003162:	230c      	movs	r3, #12
 8003164:	602b      	str	r3, [r5, #0]
 8003166:	e7d6      	b.n	8003116 <_free_r+0x22>
 8003168:	6820      	ldr	r0, [r4, #0]
 800316a:	1821      	adds	r1, r4, r0
 800316c:	428b      	cmp	r3, r1
 800316e:	bf04      	itt	eq
 8003170:	6819      	ldreq	r1, [r3, #0]
 8003172:	685b      	ldreq	r3, [r3, #4]
 8003174:	6063      	str	r3, [r4, #4]
 8003176:	bf04      	itt	eq
 8003178:	1809      	addeq	r1, r1, r0
 800317a:	6021      	streq	r1, [r4, #0]
 800317c:	6054      	str	r4, [r2, #4]
 800317e:	e7ca      	b.n	8003116 <_free_r+0x22>
 8003180:	bd38      	pop	{r3, r4, r5, pc}
 8003182:	bf00      	nop
 8003184:	200002a8 	.word	0x200002a8

08003188 <sbrk_aligned>:
 8003188:	b570      	push	{r4, r5, r6, lr}
 800318a:	4e0f      	ldr	r6, [pc, #60]	@ (80031c8 <sbrk_aligned+0x40>)
 800318c:	460c      	mov	r4, r1
 800318e:	6831      	ldr	r1, [r6, #0]
 8003190:	4605      	mov	r5, r0
 8003192:	b911      	cbnz	r1, 800319a <sbrk_aligned+0x12>
 8003194:	f000 fcb6 	bl	8003b04 <_sbrk_r>
 8003198:	6030      	str	r0, [r6, #0]
 800319a:	4621      	mov	r1, r4
 800319c:	4628      	mov	r0, r5
 800319e:	f000 fcb1 	bl	8003b04 <_sbrk_r>
 80031a2:	1c43      	adds	r3, r0, #1
 80031a4:	d103      	bne.n	80031ae <sbrk_aligned+0x26>
 80031a6:	f04f 34ff 	mov.w	r4, #4294967295
 80031aa:	4620      	mov	r0, r4
 80031ac:	bd70      	pop	{r4, r5, r6, pc}
 80031ae:	1cc4      	adds	r4, r0, #3
 80031b0:	f024 0403 	bic.w	r4, r4, #3
 80031b4:	42a0      	cmp	r0, r4
 80031b6:	d0f8      	beq.n	80031aa <sbrk_aligned+0x22>
 80031b8:	1a21      	subs	r1, r4, r0
 80031ba:	4628      	mov	r0, r5
 80031bc:	f000 fca2 	bl	8003b04 <_sbrk_r>
 80031c0:	3001      	adds	r0, #1
 80031c2:	d1f2      	bne.n	80031aa <sbrk_aligned+0x22>
 80031c4:	e7ef      	b.n	80031a6 <sbrk_aligned+0x1e>
 80031c6:	bf00      	nop
 80031c8:	200002a4 	.word	0x200002a4

080031cc <_malloc_r>:
 80031cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d0:	1ccd      	adds	r5, r1, #3
 80031d2:	f025 0503 	bic.w	r5, r5, #3
 80031d6:	3508      	adds	r5, #8
 80031d8:	2d0c      	cmp	r5, #12
 80031da:	bf38      	it	cc
 80031dc:	250c      	movcc	r5, #12
 80031de:	2d00      	cmp	r5, #0
 80031e0:	4606      	mov	r6, r0
 80031e2:	db01      	blt.n	80031e8 <_malloc_r+0x1c>
 80031e4:	42a9      	cmp	r1, r5
 80031e6:	d904      	bls.n	80031f2 <_malloc_r+0x26>
 80031e8:	230c      	movs	r3, #12
 80031ea:	6033      	str	r3, [r6, #0]
 80031ec:	2000      	movs	r0, #0
 80031ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031f2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80032c8 <_malloc_r+0xfc>
 80031f6:	f000 f869 	bl	80032cc <__malloc_lock>
 80031fa:	f8d8 3000 	ldr.w	r3, [r8]
 80031fe:	461c      	mov	r4, r3
 8003200:	bb44      	cbnz	r4, 8003254 <_malloc_r+0x88>
 8003202:	4629      	mov	r1, r5
 8003204:	4630      	mov	r0, r6
 8003206:	f7ff ffbf 	bl	8003188 <sbrk_aligned>
 800320a:	1c43      	adds	r3, r0, #1
 800320c:	4604      	mov	r4, r0
 800320e:	d158      	bne.n	80032c2 <_malloc_r+0xf6>
 8003210:	f8d8 4000 	ldr.w	r4, [r8]
 8003214:	4627      	mov	r7, r4
 8003216:	2f00      	cmp	r7, #0
 8003218:	d143      	bne.n	80032a2 <_malloc_r+0xd6>
 800321a:	2c00      	cmp	r4, #0
 800321c:	d04b      	beq.n	80032b6 <_malloc_r+0xea>
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	4639      	mov	r1, r7
 8003222:	4630      	mov	r0, r6
 8003224:	eb04 0903 	add.w	r9, r4, r3
 8003228:	f000 fc6c 	bl	8003b04 <_sbrk_r>
 800322c:	4581      	cmp	r9, r0
 800322e:	d142      	bne.n	80032b6 <_malloc_r+0xea>
 8003230:	6821      	ldr	r1, [r4, #0]
 8003232:	1a6d      	subs	r5, r5, r1
 8003234:	4629      	mov	r1, r5
 8003236:	4630      	mov	r0, r6
 8003238:	f7ff ffa6 	bl	8003188 <sbrk_aligned>
 800323c:	3001      	adds	r0, #1
 800323e:	d03a      	beq.n	80032b6 <_malloc_r+0xea>
 8003240:	6823      	ldr	r3, [r4, #0]
 8003242:	442b      	add	r3, r5
 8003244:	6023      	str	r3, [r4, #0]
 8003246:	f8d8 3000 	ldr.w	r3, [r8]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	bb62      	cbnz	r2, 80032a8 <_malloc_r+0xdc>
 800324e:	f8c8 7000 	str.w	r7, [r8]
 8003252:	e00f      	b.n	8003274 <_malloc_r+0xa8>
 8003254:	6822      	ldr	r2, [r4, #0]
 8003256:	1b52      	subs	r2, r2, r5
 8003258:	d420      	bmi.n	800329c <_malloc_r+0xd0>
 800325a:	2a0b      	cmp	r2, #11
 800325c:	d917      	bls.n	800328e <_malloc_r+0xc2>
 800325e:	1961      	adds	r1, r4, r5
 8003260:	42a3      	cmp	r3, r4
 8003262:	6025      	str	r5, [r4, #0]
 8003264:	bf18      	it	ne
 8003266:	6059      	strne	r1, [r3, #4]
 8003268:	6863      	ldr	r3, [r4, #4]
 800326a:	bf08      	it	eq
 800326c:	f8c8 1000 	streq.w	r1, [r8]
 8003270:	5162      	str	r2, [r4, r5]
 8003272:	604b      	str	r3, [r1, #4]
 8003274:	4630      	mov	r0, r6
 8003276:	f000 f82f 	bl	80032d8 <__malloc_unlock>
 800327a:	f104 000b 	add.w	r0, r4, #11
 800327e:	1d23      	adds	r3, r4, #4
 8003280:	f020 0007 	bic.w	r0, r0, #7
 8003284:	1ac2      	subs	r2, r0, r3
 8003286:	bf1c      	itt	ne
 8003288:	1a1b      	subne	r3, r3, r0
 800328a:	50a3      	strne	r3, [r4, r2]
 800328c:	e7af      	b.n	80031ee <_malloc_r+0x22>
 800328e:	6862      	ldr	r2, [r4, #4]
 8003290:	42a3      	cmp	r3, r4
 8003292:	bf0c      	ite	eq
 8003294:	f8c8 2000 	streq.w	r2, [r8]
 8003298:	605a      	strne	r2, [r3, #4]
 800329a:	e7eb      	b.n	8003274 <_malloc_r+0xa8>
 800329c:	4623      	mov	r3, r4
 800329e:	6864      	ldr	r4, [r4, #4]
 80032a0:	e7ae      	b.n	8003200 <_malloc_r+0x34>
 80032a2:	463c      	mov	r4, r7
 80032a4:	687f      	ldr	r7, [r7, #4]
 80032a6:	e7b6      	b.n	8003216 <_malloc_r+0x4a>
 80032a8:	461a      	mov	r2, r3
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	42a3      	cmp	r3, r4
 80032ae:	d1fb      	bne.n	80032a8 <_malloc_r+0xdc>
 80032b0:	2300      	movs	r3, #0
 80032b2:	6053      	str	r3, [r2, #4]
 80032b4:	e7de      	b.n	8003274 <_malloc_r+0xa8>
 80032b6:	230c      	movs	r3, #12
 80032b8:	6033      	str	r3, [r6, #0]
 80032ba:	4630      	mov	r0, r6
 80032bc:	f000 f80c 	bl	80032d8 <__malloc_unlock>
 80032c0:	e794      	b.n	80031ec <_malloc_r+0x20>
 80032c2:	6005      	str	r5, [r0, #0]
 80032c4:	e7d6      	b.n	8003274 <_malloc_r+0xa8>
 80032c6:	bf00      	nop
 80032c8:	200002a8 	.word	0x200002a8

080032cc <__malloc_lock>:
 80032cc:	4801      	ldr	r0, [pc, #4]	@ (80032d4 <__malloc_lock+0x8>)
 80032ce:	f7ff bf0e 	b.w	80030ee <__retarget_lock_acquire_recursive>
 80032d2:	bf00      	nop
 80032d4:	200002a0 	.word	0x200002a0

080032d8 <__malloc_unlock>:
 80032d8:	4801      	ldr	r0, [pc, #4]	@ (80032e0 <__malloc_unlock+0x8>)
 80032da:	f7ff bf09 	b.w	80030f0 <__retarget_lock_release_recursive>
 80032de:	bf00      	nop
 80032e0:	200002a0 	.word	0x200002a0

080032e4 <__sfputc_r>:
 80032e4:	6893      	ldr	r3, [r2, #8]
 80032e6:	3b01      	subs	r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	b410      	push	{r4}
 80032ec:	6093      	str	r3, [r2, #8]
 80032ee:	da08      	bge.n	8003302 <__sfputc_r+0x1e>
 80032f0:	6994      	ldr	r4, [r2, #24]
 80032f2:	42a3      	cmp	r3, r4
 80032f4:	db01      	blt.n	80032fa <__sfputc_r+0x16>
 80032f6:	290a      	cmp	r1, #10
 80032f8:	d103      	bne.n	8003302 <__sfputc_r+0x1e>
 80032fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032fe:	f000 bb6d 	b.w	80039dc <__swbuf_r>
 8003302:	6813      	ldr	r3, [r2, #0]
 8003304:	1c58      	adds	r0, r3, #1
 8003306:	6010      	str	r0, [r2, #0]
 8003308:	7019      	strb	r1, [r3, #0]
 800330a:	4608      	mov	r0, r1
 800330c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003310:	4770      	bx	lr

08003312 <__sfputs_r>:
 8003312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003314:	4606      	mov	r6, r0
 8003316:	460f      	mov	r7, r1
 8003318:	4614      	mov	r4, r2
 800331a:	18d5      	adds	r5, r2, r3
 800331c:	42ac      	cmp	r4, r5
 800331e:	d101      	bne.n	8003324 <__sfputs_r+0x12>
 8003320:	2000      	movs	r0, #0
 8003322:	e007      	b.n	8003334 <__sfputs_r+0x22>
 8003324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003328:	463a      	mov	r2, r7
 800332a:	4630      	mov	r0, r6
 800332c:	f7ff ffda 	bl	80032e4 <__sfputc_r>
 8003330:	1c43      	adds	r3, r0, #1
 8003332:	d1f3      	bne.n	800331c <__sfputs_r+0xa>
 8003334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003338 <_vfiprintf_r>:
 8003338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800333c:	460d      	mov	r5, r1
 800333e:	b09d      	sub	sp, #116	@ 0x74
 8003340:	4614      	mov	r4, r2
 8003342:	4698      	mov	r8, r3
 8003344:	4606      	mov	r6, r0
 8003346:	b118      	cbz	r0, 8003350 <_vfiprintf_r+0x18>
 8003348:	6a03      	ldr	r3, [r0, #32]
 800334a:	b90b      	cbnz	r3, 8003350 <_vfiprintf_r+0x18>
 800334c:	f7ff fdca 	bl	8002ee4 <__sinit>
 8003350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003352:	07d9      	lsls	r1, r3, #31
 8003354:	d405      	bmi.n	8003362 <_vfiprintf_r+0x2a>
 8003356:	89ab      	ldrh	r3, [r5, #12]
 8003358:	059a      	lsls	r2, r3, #22
 800335a:	d402      	bmi.n	8003362 <_vfiprintf_r+0x2a>
 800335c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800335e:	f7ff fec6 	bl	80030ee <__retarget_lock_acquire_recursive>
 8003362:	89ab      	ldrh	r3, [r5, #12]
 8003364:	071b      	lsls	r3, r3, #28
 8003366:	d501      	bpl.n	800336c <_vfiprintf_r+0x34>
 8003368:	692b      	ldr	r3, [r5, #16]
 800336a:	b99b      	cbnz	r3, 8003394 <_vfiprintf_r+0x5c>
 800336c:	4629      	mov	r1, r5
 800336e:	4630      	mov	r0, r6
 8003370:	f000 fb72 	bl	8003a58 <__swsetup_r>
 8003374:	b170      	cbz	r0, 8003394 <_vfiprintf_r+0x5c>
 8003376:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003378:	07dc      	lsls	r4, r3, #31
 800337a:	d504      	bpl.n	8003386 <_vfiprintf_r+0x4e>
 800337c:	f04f 30ff 	mov.w	r0, #4294967295
 8003380:	b01d      	add	sp, #116	@ 0x74
 8003382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003386:	89ab      	ldrh	r3, [r5, #12]
 8003388:	0598      	lsls	r0, r3, #22
 800338a:	d4f7      	bmi.n	800337c <_vfiprintf_r+0x44>
 800338c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800338e:	f7ff feaf 	bl	80030f0 <__retarget_lock_release_recursive>
 8003392:	e7f3      	b.n	800337c <_vfiprintf_r+0x44>
 8003394:	2300      	movs	r3, #0
 8003396:	9309      	str	r3, [sp, #36]	@ 0x24
 8003398:	2320      	movs	r3, #32
 800339a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800339e:	f8cd 800c 	str.w	r8, [sp, #12]
 80033a2:	2330      	movs	r3, #48	@ 0x30
 80033a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003554 <_vfiprintf_r+0x21c>
 80033a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80033ac:	f04f 0901 	mov.w	r9, #1
 80033b0:	4623      	mov	r3, r4
 80033b2:	469a      	mov	sl, r3
 80033b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033b8:	b10a      	cbz	r2, 80033be <_vfiprintf_r+0x86>
 80033ba:	2a25      	cmp	r2, #37	@ 0x25
 80033bc:	d1f9      	bne.n	80033b2 <_vfiprintf_r+0x7a>
 80033be:	ebba 0b04 	subs.w	fp, sl, r4
 80033c2:	d00b      	beq.n	80033dc <_vfiprintf_r+0xa4>
 80033c4:	465b      	mov	r3, fp
 80033c6:	4622      	mov	r2, r4
 80033c8:	4629      	mov	r1, r5
 80033ca:	4630      	mov	r0, r6
 80033cc:	f7ff ffa1 	bl	8003312 <__sfputs_r>
 80033d0:	3001      	adds	r0, #1
 80033d2:	f000 80a7 	beq.w	8003524 <_vfiprintf_r+0x1ec>
 80033d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80033d8:	445a      	add	r2, fp
 80033da:	9209      	str	r2, [sp, #36]	@ 0x24
 80033dc:	f89a 3000 	ldrb.w	r3, [sl]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f000 809f 	beq.w	8003524 <_vfiprintf_r+0x1ec>
 80033e6:	2300      	movs	r3, #0
 80033e8:	f04f 32ff 	mov.w	r2, #4294967295
 80033ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80033f0:	f10a 0a01 	add.w	sl, sl, #1
 80033f4:	9304      	str	r3, [sp, #16]
 80033f6:	9307      	str	r3, [sp, #28]
 80033f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80033fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80033fe:	4654      	mov	r4, sl
 8003400:	2205      	movs	r2, #5
 8003402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003406:	4853      	ldr	r0, [pc, #332]	@ (8003554 <_vfiprintf_r+0x21c>)
 8003408:	f7fc fee2 	bl	80001d0 <memchr>
 800340c:	9a04      	ldr	r2, [sp, #16]
 800340e:	b9d8      	cbnz	r0, 8003448 <_vfiprintf_r+0x110>
 8003410:	06d1      	lsls	r1, r2, #27
 8003412:	bf44      	itt	mi
 8003414:	2320      	movmi	r3, #32
 8003416:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800341a:	0713      	lsls	r3, r2, #28
 800341c:	bf44      	itt	mi
 800341e:	232b      	movmi	r3, #43	@ 0x2b
 8003420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003424:	f89a 3000 	ldrb.w	r3, [sl]
 8003428:	2b2a      	cmp	r3, #42	@ 0x2a
 800342a:	d015      	beq.n	8003458 <_vfiprintf_r+0x120>
 800342c:	9a07      	ldr	r2, [sp, #28]
 800342e:	4654      	mov	r4, sl
 8003430:	2000      	movs	r0, #0
 8003432:	f04f 0c0a 	mov.w	ip, #10
 8003436:	4621      	mov	r1, r4
 8003438:	f811 3b01 	ldrb.w	r3, [r1], #1
 800343c:	3b30      	subs	r3, #48	@ 0x30
 800343e:	2b09      	cmp	r3, #9
 8003440:	d94b      	bls.n	80034da <_vfiprintf_r+0x1a2>
 8003442:	b1b0      	cbz	r0, 8003472 <_vfiprintf_r+0x13a>
 8003444:	9207      	str	r2, [sp, #28]
 8003446:	e014      	b.n	8003472 <_vfiprintf_r+0x13a>
 8003448:	eba0 0308 	sub.w	r3, r0, r8
 800344c:	fa09 f303 	lsl.w	r3, r9, r3
 8003450:	4313      	orrs	r3, r2
 8003452:	9304      	str	r3, [sp, #16]
 8003454:	46a2      	mov	sl, r4
 8003456:	e7d2      	b.n	80033fe <_vfiprintf_r+0xc6>
 8003458:	9b03      	ldr	r3, [sp, #12]
 800345a:	1d19      	adds	r1, r3, #4
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	9103      	str	r1, [sp, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	bfbb      	ittet	lt
 8003464:	425b      	neglt	r3, r3
 8003466:	f042 0202 	orrlt.w	r2, r2, #2
 800346a:	9307      	strge	r3, [sp, #28]
 800346c:	9307      	strlt	r3, [sp, #28]
 800346e:	bfb8      	it	lt
 8003470:	9204      	strlt	r2, [sp, #16]
 8003472:	7823      	ldrb	r3, [r4, #0]
 8003474:	2b2e      	cmp	r3, #46	@ 0x2e
 8003476:	d10a      	bne.n	800348e <_vfiprintf_r+0x156>
 8003478:	7863      	ldrb	r3, [r4, #1]
 800347a:	2b2a      	cmp	r3, #42	@ 0x2a
 800347c:	d132      	bne.n	80034e4 <_vfiprintf_r+0x1ac>
 800347e:	9b03      	ldr	r3, [sp, #12]
 8003480:	1d1a      	adds	r2, r3, #4
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	9203      	str	r2, [sp, #12]
 8003486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800348a:	3402      	adds	r4, #2
 800348c:	9305      	str	r3, [sp, #20]
 800348e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003564 <_vfiprintf_r+0x22c>
 8003492:	7821      	ldrb	r1, [r4, #0]
 8003494:	2203      	movs	r2, #3
 8003496:	4650      	mov	r0, sl
 8003498:	f7fc fe9a 	bl	80001d0 <memchr>
 800349c:	b138      	cbz	r0, 80034ae <_vfiprintf_r+0x176>
 800349e:	9b04      	ldr	r3, [sp, #16]
 80034a0:	eba0 000a 	sub.w	r0, r0, sl
 80034a4:	2240      	movs	r2, #64	@ 0x40
 80034a6:	4082      	lsls	r2, r0
 80034a8:	4313      	orrs	r3, r2
 80034aa:	3401      	adds	r4, #1
 80034ac:	9304      	str	r3, [sp, #16]
 80034ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034b2:	4829      	ldr	r0, [pc, #164]	@ (8003558 <_vfiprintf_r+0x220>)
 80034b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80034b8:	2206      	movs	r2, #6
 80034ba:	f7fc fe89 	bl	80001d0 <memchr>
 80034be:	2800      	cmp	r0, #0
 80034c0:	d03f      	beq.n	8003542 <_vfiprintf_r+0x20a>
 80034c2:	4b26      	ldr	r3, [pc, #152]	@ (800355c <_vfiprintf_r+0x224>)
 80034c4:	bb1b      	cbnz	r3, 800350e <_vfiprintf_r+0x1d6>
 80034c6:	9b03      	ldr	r3, [sp, #12]
 80034c8:	3307      	adds	r3, #7
 80034ca:	f023 0307 	bic.w	r3, r3, #7
 80034ce:	3308      	adds	r3, #8
 80034d0:	9303      	str	r3, [sp, #12]
 80034d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034d4:	443b      	add	r3, r7
 80034d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80034d8:	e76a      	b.n	80033b0 <_vfiprintf_r+0x78>
 80034da:	fb0c 3202 	mla	r2, ip, r2, r3
 80034de:	460c      	mov	r4, r1
 80034e0:	2001      	movs	r0, #1
 80034e2:	e7a8      	b.n	8003436 <_vfiprintf_r+0xfe>
 80034e4:	2300      	movs	r3, #0
 80034e6:	3401      	adds	r4, #1
 80034e8:	9305      	str	r3, [sp, #20]
 80034ea:	4619      	mov	r1, r3
 80034ec:	f04f 0c0a 	mov.w	ip, #10
 80034f0:	4620      	mov	r0, r4
 80034f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80034f6:	3a30      	subs	r2, #48	@ 0x30
 80034f8:	2a09      	cmp	r2, #9
 80034fa:	d903      	bls.n	8003504 <_vfiprintf_r+0x1cc>
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0c6      	beq.n	800348e <_vfiprintf_r+0x156>
 8003500:	9105      	str	r1, [sp, #20]
 8003502:	e7c4      	b.n	800348e <_vfiprintf_r+0x156>
 8003504:	fb0c 2101 	mla	r1, ip, r1, r2
 8003508:	4604      	mov	r4, r0
 800350a:	2301      	movs	r3, #1
 800350c:	e7f0      	b.n	80034f0 <_vfiprintf_r+0x1b8>
 800350e:	ab03      	add	r3, sp, #12
 8003510:	9300      	str	r3, [sp, #0]
 8003512:	462a      	mov	r2, r5
 8003514:	4b12      	ldr	r3, [pc, #72]	@ (8003560 <_vfiprintf_r+0x228>)
 8003516:	a904      	add	r1, sp, #16
 8003518:	4630      	mov	r0, r6
 800351a:	f3af 8000 	nop.w
 800351e:	4607      	mov	r7, r0
 8003520:	1c78      	adds	r0, r7, #1
 8003522:	d1d6      	bne.n	80034d2 <_vfiprintf_r+0x19a>
 8003524:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003526:	07d9      	lsls	r1, r3, #31
 8003528:	d405      	bmi.n	8003536 <_vfiprintf_r+0x1fe>
 800352a:	89ab      	ldrh	r3, [r5, #12]
 800352c:	059a      	lsls	r2, r3, #22
 800352e:	d402      	bmi.n	8003536 <_vfiprintf_r+0x1fe>
 8003530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003532:	f7ff fddd 	bl	80030f0 <__retarget_lock_release_recursive>
 8003536:	89ab      	ldrh	r3, [r5, #12]
 8003538:	065b      	lsls	r3, r3, #25
 800353a:	f53f af1f 	bmi.w	800337c <_vfiprintf_r+0x44>
 800353e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003540:	e71e      	b.n	8003380 <_vfiprintf_r+0x48>
 8003542:	ab03      	add	r3, sp, #12
 8003544:	9300      	str	r3, [sp, #0]
 8003546:	462a      	mov	r2, r5
 8003548:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <_vfiprintf_r+0x228>)
 800354a:	a904      	add	r1, sp, #16
 800354c:	4630      	mov	r0, r6
 800354e:	f000 f879 	bl	8003644 <_printf_i>
 8003552:	e7e4      	b.n	800351e <_vfiprintf_r+0x1e6>
 8003554:	08003c8c 	.word	0x08003c8c
 8003558:	08003c96 	.word	0x08003c96
 800355c:	00000000 	.word	0x00000000
 8003560:	08003313 	.word	0x08003313
 8003564:	08003c92 	.word	0x08003c92

08003568 <_printf_common>:
 8003568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800356c:	4616      	mov	r6, r2
 800356e:	4698      	mov	r8, r3
 8003570:	688a      	ldr	r2, [r1, #8]
 8003572:	690b      	ldr	r3, [r1, #16]
 8003574:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003578:	4293      	cmp	r3, r2
 800357a:	bfb8      	it	lt
 800357c:	4613      	movlt	r3, r2
 800357e:	6033      	str	r3, [r6, #0]
 8003580:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003584:	4607      	mov	r7, r0
 8003586:	460c      	mov	r4, r1
 8003588:	b10a      	cbz	r2, 800358e <_printf_common+0x26>
 800358a:	3301      	adds	r3, #1
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	6823      	ldr	r3, [r4, #0]
 8003590:	0699      	lsls	r1, r3, #26
 8003592:	bf42      	ittt	mi
 8003594:	6833      	ldrmi	r3, [r6, #0]
 8003596:	3302      	addmi	r3, #2
 8003598:	6033      	strmi	r3, [r6, #0]
 800359a:	6825      	ldr	r5, [r4, #0]
 800359c:	f015 0506 	ands.w	r5, r5, #6
 80035a0:	d106      	bne.n	80035b0 <_printf_common+0x48>
 80035a2:	f104 0a19 	add.w	sl, r4, #25
 80035a6:	68e3      	ldr	r3, [r4, #12]
 80035a8:	6832      	ldr	r2, [r6, #0]
 80035aa:	1a9b      	subs	r3, r3, r2
 80035ac:	42ab      	cmp	r3, r5
 80035ae:	dc26      	bgt.n	80035fe <_printf_common+0x96>
 80035b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80035b4:	6822      	ldr	r2, [r4, #0]
 80035b6:	3b00      	subs	r3, #0
 80035b8:	bf18      	it	ne
 80035ba:	2301      	movne	r3, #1
 80035bc:	0692      	lsls	r2, r2, #26
 80035be:	d42b      	bmi.n	8003618 <_printf_common+0xb0>
 80035c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80035c4:	4641      	mov	r1, r8
 80035c6:	4638      	mov	r0, r7
 80035c8:	47c8      	blx	r9
 80035ca:	3001      	adds	r0, #1
 80035cc:	d01e      	beq.n	800360c <_printf_common+0xa4>
 80035ce:	6823      	ldr	r3, [r4, #0]
 80035d0:	6922      	ldr	r2, [r4, #16]
 80035d2:	f003 0306 	and.w	r3, r3, #6
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	bf02      	ittt	eq
 80035da:	68e5      	ldreq	r5, [r4, #12]
 80035dc:	6833      	ldreq	r3, [r6, #0]
 80035de:	1aed      	subeq	r5, r5, r3
 80035e0:	68a3      	ldr	r3, [r4, #8]
 80035e2:	bf0c      	ite	eq
 80035e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80035e8:	2500      	movne	r5, #0
 80035ea:	4293      	cmp	r3, r2
 80035ec:	bfc4      	itt	gt
 80035ee:	1a9b      	subgt	r3, r3, r2
 80035f0:	18ed      	addgt	r5, r5, r3
 80035f2:	2600      	movs	r6, #0
 80035f4:	341a      	adds	r4, #26
 80035f6:	42b5      	cmp	r5, r6
 80035f8:	d11a      	bne.n	8003630 <_printf_common+0xc8>
 80035fa:	2000      	movs	r0, #0
 80035fc:	e008      	b.n	8003610 <_printf_common+0xa8>
 80035fe:	2301      	movs	r3, #1
 8003600:	4652      	mov	r2, sl
 8003602:	4641      	mov	r1, r8
 8003604:	4638      	mov	r0, r7
 8003606:	47c8      	blx	r9
 8003608:	3001      	adds	r0, #1
 800360a:	d103      	bne.n	8003614 <_printf_common+0xac>
 800360c:	f04f 30ff 	mov.w	r0, #4294967295
 8003610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003614:	3501      	adds	r5, #1
 8003616:	e7c6      	b.n	80035a6 <_printf_common+0x3e>
 8003618:	18e1      	adds	r1, r4, r3
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	2030      	movs	r0, #48	@ 0x30
 800361e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003622:	4422      	add	r2, r4
 8003624:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003628:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800362c:	3302      	adds	r3, #2
 800362e:	e7c7      	b.n	80035c0 <_printf_common+0x58>
 8003630:	2301      	movs	r3, #1
 8003632:	4622      	mov	r2, r4
 8003634:	4641      	mov	r1, r8
 8003636:	4638      	mov	r0, r7
 8003638:	47c8      	blx	r9
 800363a:	3001      	adds	r0, #1
 800363c:	d0e6      	beq.n	800360c <_printf_common+0xa4>
 800363e:	3601      	adds	r6, #1
 8003640:	e7d9      	b.n	80035f6 <_printf_common+0x8e>
	...

08003644 <_printf_i>:
 8003644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003648:	7e0f      	ldrb	r7, [r1, #24]
 800364a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800364c:	2f78      	cmp	r7, #120	@ 0x78
 800364e:	4691      	mov	r9, r2
 8003650:	4680      	mov	r8, r0
 8003652:	460c      	mov	r4, r1
 8003654:	469a      	mov	sl, r3
 8003656:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800365a:	d807      	bhi.n	800366c <_printf_i+0x28>
 800365c:	2f62      	cmp	r7, #98	@ 0x62
 800365e:	d80a      	bhi.n	8003676 <_printf_i+0x32>
 8003660:	2f00      	cmp	r7, #0
 8003662:	f000 80d2 	beq.w	800380a <_printf_i+0x1c6>
 8003666:	2f58      	cmp	r7, #88	@ 0x58
 8003668:	f000 80b9 	beq.w	80037de <_printf_i+0x19a>
 800366c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003670:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003674:	e03a      	b.n	80036ec <_printf_i+0xa8>
 8003676:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800367a:	2b15      	cmp	r3, #21
 800367c:	d8f6      	bhi.n	800366c <_printf_i+0x28>
 800367e:	a101      	add	r1, pc, #4	@ (adr r1, 8003684 <_printf_i+0x40>)
 8003680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003684:	080036dd 	.word	0x080036dd
 8003688:	080036f1 	.word	0x080036f1
 800368c:	0800366d 	.word	0x0800366d
 8003690:	0800366d 	.word	0x0800366d
 8003694:	0800366d 	.word	0x0800366d
 8003698:	0800366d 	.word	0x0800366d
 800369c:	080036f1 	.word	0x080036f1
 80036a0:	0800366d 	.word	0x0800366d
 80036a4:	0800366d 	.word	0x0800366d
 80036a8:	0800366d 	.word	0x0800366d
 80036ac:	0800366d 	.word	0x0800366d
 80036b0:	080037f1 	.word	0x080037f1
 80036b4:	0800371b 	.word	0x0800371b
 80036b8:	080037ab 	.word	0x080037ab
 80036bc:	0800366d 	.word	0x0800366d
 80036c0:	0800366d 	.word	0x0800366d
 80036c4:	08003813 	.word	0x08003813
 80036c8:	0800366d 	.word	0x0800366d
 80036cc:	0800371b 	.word	0x0800371b
 80036d0:	0800366d 	.word	0x0800366d
 80036d4:	0800366d 	.word	0x0800366d
 80036d8:	080037b3 	.word	0x080037b3
 80036dc:	6833      	ldr	r3, [r6, #0]
 80036de:	1d1a      	adds	r2, r3, #4
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	6032      	str	r2, [r6, #0]
 80036e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80036e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80036ec:	2301      	movs	r3, #1
 80036ee:	e09d      	b.n	800382c <_printf_i+0x1e8>
 80036f0:	6833      	ldr	r3, [r6, #0]
 80036f2:	6820      	ldr	r0, [r4, #0]
 80036f4:	1d19      	adds	r1, r3, #4
 80036f6:	6031      	str	r1, [r6, #0]
 80036f8:	0606      	lsls	r6, r0, #24
 80036fa:	d501      	bpl.n	8003700 <_printf_i+0xbc>
 80036fc:	681d      	ldr	r5, [r3, #0]
 80036fe:	e003      	b.n	8003708 <_printf_i+0xc4>
 8003700:	0645      	lsls	r5, r0, #25
 8003702:	d5fb      	bpl.n	80036fc <_printf_i+0xb8>
 8003704:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003708:	2d00      	cmp	r5, #0
 800370a:	da03      	bge.n	8003714 <_printf_i+0xd0>
 800370c:	232d      	movs	r3, #45	@ 0x2d
 800370e:	426d      	negs	r5, r5
 8003710:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003714:	4859      	ldr	r0, [pc, #356]	@ (800387c <_printf_i+0x238>)
 8003716:	230a      	movs	r3, #10
 8003718:	e011      	b.n	800373e <_printf_i+0xfa>
 800371a:	6821      	ldr	r1, [r4, #0]
 800371c:	6833      	ldr	r3, [r6, #0]
 800371e:	0608      	lsls	r0, r1, #24
 8003720:	f853 5b04 	ldr.w	r5, [r3], #4
 8003724:	d402      	bmi.n	800372c <_printf_i+0xe8>
 8003726:	0649      	lsls	r1, r1, #25
 8003728:	bf48      	it	mi
 800372a:	b2ad      	uxthmi	r5, r5
 800372c:	2f6f      	cmp	r7, #111	@ 0x6f
 800372e:	4853      	ldr	r0, [pc, #332]	@ (800387c <_printf_i+0x238>)
 8003730:	6033      	str	r3, [r6, #0]
 8003732:	bf14      	ite	ne
 8003734:	230a      	movne	r3, #10
 8003736:	2308      	moveq	r3, #8
 8003738:	2100      	movs	r1, #0
 800373a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800373e:	6866      	ldr	r6, [r4, #4]
 8003740:	60a6      	str	r6, [r4, #8]
 8003742:	2e00      	cmp	r6, #0
 8003744:	bfa2      	ittt	ge
 8003746:	6821      	ldrge	r1, [r4, #0]
 8003748:	f021 0104 	bicge.w	r1, r1, #4
 800374c:	6021      	strge	r1, [r4, #0]
 800374e:	b90d      	cbnz	r5, 8003754 <_printf_i+0x110>
 8003750:	2e00      	cmp	r6, #0
 8003752:	d04b      	beq.n	80037ec <_printf_i+0x1a8>
 8003754:	4616      	mov	r6, r2
 8003756:	fbb5 f1f3 	udiv	r1, r5, r3
 800375a:	fb03 5711 	mls	r7, r3, r1, r5
 800375e:	5dc7      	ldrb	r7, [r0, r7]
 8003760:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003764:	462f      	mov	r7, r5
 8003766:	42bb      	cmp	r3, r7
 8003768:	460d      	mov	r5, r1
 800376a:	d9f4      	bls.n	8003756 <_printf_i+0x112>
 800376c:	2b08      	cmp	r3, #8
 800376e:	d10b      	bne.n	8003788 <_printf_i+0x144>
 8003770:	6823      	ldr	r3, [r4, #0]
 8003772:	07df      	lsls	r7, r3, #31
 8003774:	d508      	bpl.n	8003788 <_printf_i+0x144>
 8003776:	6923      	ldr	r3, [r4, #16]
 8003778:	6861      	ldr	r1, [r4, #4]
 800377a:	4299      	cmp	r1, r3
 800377c:	bfde      	ittt	le
 800377e:	2330      	movle	r3, #48	@ 0x30
 8003780:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003784:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003788:	1b92      	subs	r2, r2, r6
 800378a:	6122      	str	r2, [r4, #16]
 800378c:	f8cd a000 	str.w	sl, [sp]
 8003790:	464b      	mov	r3, r9
 8003792:	aa03      	add	r2, sp, #12
 8003794:	4621      	mov	r1, r4
 8003796:	4640      	mov	r0, r8
 8003798:	f7ff fee6 	bl	8003568 <_printf_common>
 800379c:	3001      	adds	r0, #1
 800379e:	d14a      	bne.n	8003836 <_printf_i+0x1f2>
 80037a0:	f04f 30ff 	mov.w	r0, #4294967295
 80037a4:	b004      	add	sp, #16
 80037a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	f043 0320 	orr.w	r3, r3, #32
 80037b0:	6023      	str	r3, [r4, #0]
 80037b2:	4833      	ldr	r0, [pc, #204]	@ (8003880 <_printf_i+0x23c>)
 80037b4:	2778      	movs	r7, #120	@ 0x78
 80037b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	6831      	ldr	r1, [r6, #0]
 80037be:	061f      	lsls	r7, r3, #24
 80037c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80037c4:	d402      	bmi.n	80037cc <_printf_i+0x188>
 80037c6:	065f      	lsls	r7, r3, #25
 80037c8:	bf48      	it	mi
 80037ca:	b2ad      	uxthmi	r5, r5
 80037cc:	6031      	str	r1, [r6, #0]
 80037ce:	07d9      	lsls	r1, r3, #31
 80037d0:	bf44      	itt	mi
 80037d2:	f043 0320 	orrmi.w	r3, r3, #32
 80037d6:	6023      	strmi	r3, [r4, #0]
 80037d8:	b11d      	cbz	r5, 80037e2 <_printf_i+0x19e>
 80037da:	2310      	movs	r3, #16
 80037dc:	e7ac      	b.n	8003738 <_printf_i+0xf4>
 80037de:	4827      	ldr	r0, [pc, #156]	@ (800387c <_printf_i+0x238>)
 80037e0:	e7e9      	b.n	80037b6 <_printf_i+0x172>
 80037e2:	6823      	ldr	r3, [r4, #0]
 80037e4:	f023 0320 	bic.w	r3, r3, #32
 80037e8:	6023      	str	r3, [r4, #0]
 80037ea:	e7f6      	b.n	80037da <_printf_i+0x196>
 80037ec:	4616      	mov	r6, r2
 80037ee:	e7bd      	b.n	800376c <_printf_i+0x128>
 80037f0:	6833      	ldr	r3, [r6, #0]
 80037f2:	6825      	ldr	r5, [r4, #0]
 80037f4:	6961      	ldr	r1, [r4, #20]
 80037f6:	1d18      	adds	r0, r3, #4
 80037f8:	6030      	str	r0, [r6, #0]
 80037fa:	062e      	lsls	r6, r5, #24
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	d501      	bpl.n	8003804 <_printf_i+0x1c0>
 8003800:	6019      	str	r1, [r3, #0]
 8003802:	e002      	b.n	800380a <_printf_i+0x1c6>
 8003804:	0668      	lsls	r0, r5, #25
 8003806:	d5fb      	bpl.n	8003800 <_printf_i+0x1bc>
 8003808:	8019      	strh	r1, [r3, #0]
 800380a:	2300      	movs	r3, #0
 800380c:	6123      	str	r3, [r4, #16]
 800380e:	4616      	mov	r6, r2
 8003810:	e7bc      	b.n	800378c <_printf_i+0x148>
 8003812:	6833      	ldr	r3, [r6, #0]
 8003814:	1d1a      	adds	r2, r3, #4
 8003816:	6032      	str	r2, [r6, #0]
 8003818:	681e      	ldr	r6, [r3, #0]
 800381a:	6862      	ldr	r2, [r4, #4]
 800381c:	2100      	movs	r1, #0
 800381e:	4630      	mov	r0, r6
 8003820:	f7fc fcd6 	bl	80001d0 <memchr>
 8003824:	b108      	cbz	r0, 800382a <_printf_i+0x1e6>
 8003826:	1b80      	subs	r0, r0, r6
 8003828:	6060      	str	r0, [r4, #4]
 800382a:	6863      	ldr	r3, [r4, #4]
 800382c:	6123      	str	r3, [r4, #16]
 800382e:	2300      	movs	r3, #0
 8003830:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003834:	e7aa      	b.n	800378c <_printf_i+0x148>
 8003836:	6923      	ldr	r3, [r4, #16]
 8003838:	4632      	mov	r2, r6
 800383a:	4649      	mov	r1, r9
 800383c:	4640      	mov	r0, r8
 800383e:	47d0      	blx	sl
 8003840:	3001      	adds	r0, #1
 8003842:	d0ad      	beq.n	80037a0 <_printf_i+0x15c>
 8003844:	6823      	ldr	r3, [r4, #0]
 8003846:	079b      	lsls	r3, r3, #30
 8003848:	d413      	bmi.n	8003872 <_printf_i+0x22e>
 800384a:	68e0      	ldr	r0, [r4, #12]
 800384c:	9b03      	ldr	r3, [sp, #12]
 800384e:	4298      	cmp	r0, r3
 8003850:	bfb8      	it	lt
 8003852:	4618      	movlt	r0, r3
 8003854:	e7a6      	b.n	80037a4 <_printf_i+0x160>
 8003856:	2301      	movs	r3, #1
 8003858:	4632      	mov	r2, r6
 800385a:	4649      	mov	r1, r9
 800385c:	4640      	mov	r0, r8
 800385e:	47d0      	blx	sl
 8003860:	3001      	adds	r0, #1
 8003862:	d09d      	beq.n	80037a0 <_printf_i+0x15c>
 8003864:	3501      	adds	r5, #1
 8003866:	68e3      	ldr	r3, [r4, #12]
 8003868:	9903      	ldr	r1, [sp, #12]
 800386a:	1a5b      	subs	r3, r3, r1
 800386c:	42ab      	cmp	r3, r5
 800386e:	dcf2      	bgt.n	8003856 <_printf_i+0x212>
 8003870:	e7eb      	b.n	800384a <_printf_i+0x206>
 8003872:	2500      	movs	r5, #0
 8003874:	f104 0619 	add.w	r6, r4, #25
 8003878:	e7f5      	b.n	8003866 <_printf_i+0x222>
 800387a:	bf00      	nop
 800387c:	08003c9d 	.word	0x08003c9d
 8003880:	08003cae 	.word	0x08003cae

08003884 <__sflush_r>:
 8003884:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800388c:	0716      	lsls	r6, r2, #28
 800388e:	4605      	mov	r5, r0
 8003890:	460c      	mov	r4, r1
 8003892:	d454      	bmi.n	800393e <__sflush_r+0xba>
 8003894:	684b      	ldr	r3, [r1, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	dc02      	bgt.n	80038a0 <__sflush_r+0x1c>
 800389a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800389c:	2b00      	cmp	r3, #0
 800389e:	dd48      	ble.n	8003932 <__sflush_r+0xae>
 80038a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80038a2:	2e00      	cmp	r6, #0
 80038a4:	d045      	beq.n	8003932 <__sflush_r+0xae>
 80038a6:	2300      	movs	r3, #0
 80038a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80038ac:	682f      	ldr	r7, [r5, #0]
 80038ae:	6a21      	ldr	r1, [r4, #32]
 80038b0:	602b      	str	r3, [r5, #0]
 80038b2:	d030      	beq.n	8003916 <__sflush_r+0x92>
 80038b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80038b6:	89a3      	ldrh	r3, [r4, #12]
 80038b8:	0759      	lsls	r1, r3, #29
 80038ba:	d505      	bpl.n	80038c8 <__sflush_r+0x44>
 80038bc:	6863      	ldr	r3, [r4, #4]
 80038be:	1ad2      	subs	r2, r2, r3
 80038c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80038c2:	b10b      	cbz	r3, 80038c8 <__sflush_r+0x44>
 80038c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80038c6:	1ad2      	subs	r2, r2, r3
 80038c8:	2300      	movs	r3, #0
 80038ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80038cc:	6a21      	ldr	r1, [r4, #32]
 80038ce:	4628      	mov	r0, r5
 80038d0:	47b0      	blx	r6
 80038d2:	1c43      	adds	r3, r0, #1
 80038d4:	89a3      	ldrh	r3, [r4, #12]
 80038d6:	d106      	bne.n	80038e6 <__sflush_r+0x62>
 80038d8:	6829      	ldr	r1, [r5, #0]
 80038da:	291d      	cmp	r1, #29
 80038dc:	d82b      	bhi.n	8003936 <__sflush_r+0xb2>
 80038de:	4a2a      	ldr	r2, [pc, #168]	@ (8003988 <__sflush_r+0x104>)
 80038e0:	410a      	asrs	r2, r1
 80038e2:	07d6      	lsls	r6, r2, #31
 80038e4:	d427      	bmi.n	8003936 <__sflush_r+0xb2>
 80038e6:	2200      	movs	r2, #0
 80038e8:	6062      	str	r2, [r4, #4]
 80038ea:	04d9      	lsls	r1, r3, #19
 80038ec:	6922      	ldr	r2, [r4, #16]
 80038ee:	6022      	str	r2, [r4, #0]
 80038f0:	d504      	bpl.n	80038fc <__sflush_r+0x78>
 80038f2:	1c42      	adds	r2, r0, #1
 80038f4:	d101      	bne.n	80038fa <__sflush_r+0x76>
 80038f6:	682b      	ldr	r3, [r5, #0]
 80038f8:	b903      	cbnz	r3, 80038fc <__sflush_r+0x78>
 80038fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80038fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038fe:	602f      	str	r7, [r5, #0]
 8003900:	b1b9      	cbz	r1, 8003932 <__sflush_r+0xae>
 8003902:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003906:	4299      	cmp	r1, r3
 8003908:	d002      	beq.n	8003910 <__sflush_r+0x8c>
 800390a:	4628      	mov	r0, r5
 800390c:	f7ff fbf2 	bl	80030f4 <_free_r>
 8003910:	2300      	movs	r3, #0
 8003912:	6363      	str	r3, [r4, #52]	@ 0x34
 8003914:	e00d      	b.n	8003932 <__sflush_r+0xae>
 8003916:	2301      	movs	r3, #1
 8003918:	4628      	mov	r0, r5
 800391a:	47b0      	blx	r6
 800391c:	4602      	mov	r2, r0
 800391e:	1c50      	adds	r0, r2, #1
 8003920:	d1c9      	bne.n	80038b6 <__sflush_r+0x32>
 8003922:	682b      	ldr	r3, [r5, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d0c6      	beq.n	80038b6 <__sflush_r+0x32>
 8003928:	2b1d      	cmp	r3, #29
 800392a:	d001      	beq.n	8003930 <__sflush_r+0xac>
 800392c:	2b16      	cmp	r3, #22
 800392e:	d11e      	bne.n	800396e <__sflush_r+0xea>
 8003930:	602f      	str	r7, [r5, #0]
 8003932:	2000      	movs	r0, #0
 8003934:	e022      	b.n	800397c <__sflush_r+0xf8>
 8003936:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800393a:	b21b      	sxth	r3, r3
 800393c:	e01b      	b.n	8003976 <__sflush_r+0xf2>
 800393e:	690f      	ldr	r7, [r1, #16]
 8003940:	2f00      	cmp	r7, #0
 8003942:	d0f6      	beq.n	8003932 <__sflush_r+0xae>
 8003944:	0793      	lsls	r3, r2, #30
 8003946:	680e      	ldr	r6, [r1, #0]
 8003948:	bf08      	it	eq
 800394a:	694b      	ldreq	r3, [r1, #20]
 800394c:	600f      	str	r7, [r1, #0]
 800394e:	bf18      	it	ne
 8003950:	2300      	movne	r3, #0
 8003952:	eba6 0807 	sub.w	r8, r6, r7
 8003956:	608b      	str	r3, [r1, #8]
 8003958:	f1b8 0f00 	cmp.w	r8, #0
 800395c:	dde9      	ble.n	8003932 <__sflush_r+0xae>
 800395e:	6a21      	ldr	r1, [r4, #32]
 8003960:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003962:	4643      	mov	r3, r8
 8003964:	463a      	mov	r2, r7
 8003966:	4628      	mov	r0, r5
 8003968:	47b0      	blx	r6
 800396a:	2800      	cmp	r0, #0
 800396c:	dc08      	bgt.n	8003980 <__sflush_r+0xfc>
 800396e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003972:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003976:	81a3      	strh	r3, [r4, #12]
 8003978:	f04f 30ff 	mov.w	r0, #4294967295
 800397c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003980:	4407      	add	r7, r0
 8003982:	eba8 0800 	sub.w	r8, r8, r0
 8003986:	e7e7      	b.n	8003958 <__sflush_r+0xd4>
 8003988:	dfbffffe 	.word	0xdfbffffe

0800398c <_fflush_r>:
 800398c:	b538      	push	{r3, r4, r5, lr}
 800398e:	690b      	ldr	r3, [r1, #16]
 8003990:	4605      	mov	r5, r0
 8003992:	460c      	mov	r4, r1
 8003994:	b913      	cbnz	r3, 800399c <_fflush_r+0x10>
 8003996:	2500      	movs	r5, #0
 8003998:	4628      	mov	r0, r5
 800399a:	bd38      	pop	{r3, r4, r5, pc}
 800399c:	b118      	cbz	r0, 80039a6 <_fflush_r+0x1a>
 800399e:	6a03      	ldr	r3, [r0, #32]
 80039a0:	b90b      	cbnz	r3, 80039a6 <_fflush_r+0x1a>
 80039a2:	f7ff fa9f 	bl	8002ee4 <__sinit>
 80039a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f3      	beq.n	8003996 <_fflush_r+0xa>
 80039ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80039b0:	07d0      	lsls	r0, r2, #31
 80039b2:	d404      	bmi.n	80039be <_fflush_r+0x32>
 80039b4:	0599      	lsls	r1, r3, #22
 80039b6:	d402      	bmi.n	80039be <_fflush_r+0x32>
 80039b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039ba:	f7ff fb98 	bl	80030ee <__retarget_lock_acquire_recursive>
 80039be:	4628      	mov	r0, r5
 80039c0:	4621      	mov	r1, r4
 80039c2:	f7ff ff5f 	bl	8003884 <__sflush_r>
 80039c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80039c8:	07da      	lsls	r2, r3, #31
 80039ca:	4605      	mov	r5, r0
 80039cc:	d4e4      	bmi.n	8003998 <_fflush_r+0xc>
 80039ce:	89a3      	ldrh	r3, [r4, #12]
 80039d0:	059b      	lsls	r3, r3, #22
 80039d2:	d4e1      	bmi.n	8003998 <_fflush_r+0xc>
 80039d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80039d6:	f7ff fb8b 	bl	80030f0 <__retarget_lock_release_recursive>
 80039da:	e7dd      	b.n	8003998 <_fflush_r+0xc>

080039dc <__swbuf_r>:
 80039dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039de:	460e      	mov	r6, r1
 80039e0:	4614      	mov	r4, r2
 80039e2:	4605      	mov	r5, r0
 80039e4:	b118      	cbz	r0, 80039ee <__swbuf_r+0x12>
 80039e6:	6a03      	ldr	r3, [r0, #32]
 80039e8:	b90b      	cbnz	r3, 80039ee <__swbuf_r+0x12>
 80039ea:	f7ff fa7b 	bl	8002ee4 <__sinit>
 80039ee:	69a3      	ldr	r3, [r4, #24]
 80039f0:	60a3      	str	r3, [r4, #8]
 80039f2:	89a3      	ldrh	r3, [r4, #12]
 80039f4:	071a      	lsls	r2, r3, #28
 80039f6:	d501      	bpl.n	80039fc <__swbuf_r+0x20>
 80039f8:	6923      	ldr	r3, [r4, #16]
 80039fa:	b943      	cbnz	r3, 8003a0e <__swbuf_r+0x32>
 80039fc:	4621      	mov	r1, r4
 80039fe:	4628      	mov	r0, r5
 8003a00:	f000 f82a 	bl	8003a58 <__swsetup_r>
 8003a04:	b118      	cbz	r0, 8003a0e <__swbuf_r+0x32>
 8003a06:	f04f 37ff 	mov.w	r7, #4294967295
 8003a0a:	4638      	mov	r0, r7
 8003a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003a0e:	6823      	ldr	r3, [r4, #0]
 8003a10:	6922      	ldr	r2, [r4, #16]
 8003a12:	1a98      	subs	r0, r3, r2
 8003a14:	6963      	ldr	r3, [r4, #20]
 8003a16:	b2f6      	uxtb	r6, r6
 8003a18:	4283      	cmp	r3, r0
 8003a1a:	4637      	mov	r7, r6
 8003a1c:	dc05      	bgt.n	8003a2a <__swbuf_r+0x4e>
 8003a1e:	4621      	mov	r1, r4
 8003a20:	4628      	mov	r0, r5
 8003a22:	f7ff ffb3 	bl	800398c <_fflush_r>
 8003a26:	2800      	cmp	r0, #0
 8003a28:	d1ed      	bne.n	8003a06 <__swbuf_r+0x2a>
 8003a2a:	68a3      	ldr	r3, [r4, #8]
 8003a2c:	3b01      	subs	r3, #1
 8003a2e:	60a3      	str	r3, [r4, #8]
 8003a30:	6823      	ldr	r3, [r4, #0]
 8003a32:	1c5a      	adds	r2, r3, #1
 8003a34:	6022      	str	r2, [r4, #0]
 8003a36:	701e      	strb	r6, [r3, #0]
 8003a38:	6962      	ldr	r2, [r4, #20]
 8003a3a:	1c43      	adds	r3, r0, #1
 8003a3c:	429a      	cmp	r2, r3
 8003a3e:	d004      	beq.n	8003a4a <__swbuf_r+0x6e>
 8003a40:	89a3      	ldrh	r3, [r4, #12]
 8003a42:	07db      	lsls	r3, r3, #31
 8003a44:	d5e1      	bpl.n	8003a0a <__swbuf_r+0x2e>
 8003a46:	2e0a      	cmp	r6, #10
 8003a48:	d1df      	bne.n	8003a0a <__swbuf_r+0x2e>
 8003a4a:	4621      	mov	r1, r4
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	f7ff ff9d 	bl	800398c <_fflush_r>
 8003a52:	2800      	cmp	r0, #0
 8003a54:	d0d9      	beq.n	8003a0a <__swbuf_r+0x2e>
 8003a56:	e7d6      	b.n	8003a06 <__swbuf_r+0x2a>

08003a58 <__swsetup_r>:
 8003a58:	b538      	push	{r3, r4, r5, lr}
 8003a5a:	4b29      	ldr	r3, [pc, #164]	@ (8003b00 <__swsetup_r+0xa8>)
 8003a5c:	4605      	mov	r5, r0
 8003a5e:	6818      	ldr	r0, [r3, #0]
 8003a60:	460c      	mov	r4, r1
 8003a62:	b118      	cbz	r0, 8003a6c <__swsetup_r+0x14>
 8003a64:	6a03      	ldr	r3, [r0, #32]
 8003a66:	b90b      	cbnz	r3, 8003a6c <__swsetup_r+0x14>
 8003a68:	f7ff fa3c 	bl	8002ee4 <__sinit>
 8003a6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a70:	0719      	lsls	r1, r3, #28
 8003a72:	d422      	bmi.n	8003aba <__swsetup_r+0x62>
 8003a74:	06da      	lsls	r2, r3, #27
 8003a76:	d407      	bmi.n	8003a88 <__swsetup_r+0x30>
 8003a78:	2209      	movs	r2, #9
 8003a7a:	602a      	str	r2, [r5, #0]
 8003a7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a80:	81a3      	strh	r3, [r4, #12]
 8003a82:	f04f 30ff 	mov.w	r0, #4294967295
 8003a86:	e033      	b.n	8003af0 <__swsetup_r+0x98>
 8003a88:	0758      	lsls	r0, r3, #29
 8003a8a:	d512      	bpl.n	8003ab2 <__swsetup_r+0x5a>
 8003a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003a8e:	b141      	cbz	r1, 8003aa2 <__swsetup_r+0x4a>
 8003a90:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003a94:	4299      	cmp	r1, r3
 8003a96:	d002      	beq.n	8003a9e <__swsetup_r+0x46>
 8003a98:	4628      	mov	r0, r5
 8003a9a:	f7ff fb2b 	bl	80030f4 <_free_r>
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003aa2:	89a3      	ldrh	r3, [r4, #12]
 8003aa4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003aa8:	81a3      	strh	r3, [r4, #12]
 8003aaa:	2300      	movs	r3, #0
 8003aac:	6063      	str	r3, [r4, #4]
 8003aae:	6923      	ldr	r3, [r4, #16]
 8003ab0:	6023      	str	r3, [r4, #0]
 8003ab2:	89a3      	ldrh	r3, [r4, #12]
 8003ab4:	f043 0308 	orr.w	r3, r3, #8
 8003ab8:	81a3      	strh	r3, [r4, #12]
 8003aba:	6923      	ldr	r3, [r4, #16]
 8003abc:	b94b      	cbnz	r3, 8003ad2 <__swsetup_r+0x7a>
 8003abe:	89a3      	ldrh	r3, [r4, #12]
 8003ac0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003ac4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ac8:	d003      	beq.n	8003ad2 <__swsetup_r+0x7a>
 8003aca:	4621      	mov	r1, r4
 8003acc:	4628      	mov	r0, r5
 8003ace:	f000 f84f 	bl	8003b70 <__smakebuf_r>
 8003ad2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ad6:	f013 0201 	ands.w	r2, r3, #1
 8003ada:	d00a      	beq.n	8003af2 <__swsetup_r+0x9a>
 8003adc:	2200      	movs	r2, #0
 8003ade:	60a2      	str	r2, [r4, #8]
 8003ae0:	6962      	ldr	r2, [r4, #20]
 8003ae2:	4252      	negs	r2, r2
 8003ae4:	61a2      	str	r2, [r4, #24]
 8003ae6:	6922      	ldr	r2, [r4, #16]
 8003ae8:	b942      	cbnz	r2, 8003afc <__swsetup_r+0xa4>
 8003aea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003aee:	d1c5      	bne.n	8003a7c <__swsetup_r+0x24>
 8003af0:	bd38      	pop	{r3, r4, r5, pc}
 8003af2:	0799      	lsls	r1, r3, #30
 8003af4:	bf58      	it	pl
 8003af6:	6962      	ldrpl	r2, [r4, #20]
 8003af8:	60a2      	str	r2, [r4, #8]
 8003afa:	e7f4      	b.n	8003ae6 <__swsetup_r+0x8e>
 8003afc:	2000      	movs	r0, #0
 8003afe:	e7f7      	b.n	8003af0 <__swsetup_r+0x98>
 8003b00:	2000001c 	.word	0x2000001c

08003b04 <_sbrk_r>:
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4d06      	ldr	r5, [pc, #24]	@ (8003b20 <_sbrk_r+0x1c>)
 8003b08:	2300      	movs	r3, #0
 8003b0a:	4604      	mov	r4, r0
 8003b0c:	4608      	mov	r0, r1
 8003b0e:	602b      	str	r3, [r5, #0]
 8003b10:	f7fc fe3e 	bl	8000790 <_sbrk>
 8003b14:	1c43      	adds	r3, r0, #1
 8003b16:	d102      	bne.n	8003b1e <_sbrk_r+0x1a>
 8003b18:	682b      	ldr	r3, [r5, #0]
 8003b1a:	b103      	cbz	r3, 8003b1e <_sbrk_r+0x1a>
 8003b1c:	6023      	str	r3, [r4, #0]
 8003b1e:	bd38      	pop	{r3, r4, r5, pc}
 8003b20:	2000029c 	.word	0x2000029c

08003b24 <__swhatbuf_r>:
 8003b24:	b570      	push	{r4, r5, r6, lr}
 8003b26:	460c      	mov	r4, r1
 8003b28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b2c:	2900      	cmp	r1, #0
 8003b2e:	b096      	sub	sp, #88	@ 0x58
 8003b30:	4615      	mov	r5, r2
 8003b32:	461e      	mov	r6, r3
 8003b34:	da0d      	bge.n	8003b52 <__swhatbuf_r+0x2e>
 8003b36:	89a3      	ldrh	r3, [r4, #12]
 8003b38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b3c:	f04f 0100 	mov.w	r1, #0
 8003b40:	bf14      	ite	ne
 8003b42:	2340      	movne	r3, #64	@ 0x40
 8003b44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003b48:	2000      	movs	r0, #0
 8003b4a:	6031      	str	r1, [r6, #0]
 8003b4c:	602b      	str	r3, [r5, #0]
 8003b4e:	b016      	add	sp, #88	@ 0x58
 8003b50:	bd70      	pop	{r4, r5, r6, pc}
 8003b52:	466a      	mov	r2, sp
 8003b54:	f000 f848 	bl	8003be8 <_fstat_r>
 8003b58:	2800      	cmp	r0, #0
 8003b5a:	dbec      	blt.n	8003b36 <__swhatbuf_r+0x12>
 8003b5c:	9901      	ldr	r1, [sp, #4]
 8003b5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003b62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003b66:	4259      	negs	r1, r3
 8003b68:	4159      	adcs	r1, r3
 8003b6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003b6e:	e7eb      	b.n	8003b48 <__swhatbuf_r+0x24>

08003b70 <__smakebuf_r>:
 8003b70:	898b      	ldrh	r3, [r1, #12]
 8003b72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b74:	079d      	lsls	r5, r3, #30
 8003b76:	4606      	mov	r6, r0
 8003b78:	460c      	mov	r4, r1
 8003b7a:	d507      	bpl.n	8003b8c <__smakebuf_r+0x1c>
 8003b7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003b80:	6023      	str	r3, [r4, #0]
 8003b82:	6123      	str	r3, [r4, #16]
 8003b84:	2301      	movs	r3, #1
 8003b86:	6163      	str	r3, [r4, #20]
 8003b88:	b003      	add	sp, #12
 8003b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b8c:	ab01      	add	r3, sp, #4
 8003b8e:	466a      	mov	r2, sp
 8003b90:	f7ff ffc8 	bl	8003b24 <__swhatbuf_r>
 8003b94:	9f00      	ldr	r7, [sp, #0]
 8003b96:	4605      	mov	r5, r0
 8003b98:	4639      	mov	r1, r7
 8003b9a:	4630      	mov	r0, r6
 8003b9c:	f7ff fb16 	bl	80031cc <_malloc_r>
 8003ba0:	b948      	cbnz	r0, 8003bb6 <__smakebuf_r+0x46>
 8003ba2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ba6:	059a      	lsls	r2, r3, #22
 8003ba8:	d4ee      	bmi.n	8003b88 <__smakebuf_r+0x18>
 8003baa:	f023 0303 	bic.w	r3, r3, #3
 8003bae:	f043 0302 	orr.w	r3, r3, #2
 8003bb2:	81a3      	strh	r3, [r4, #12]
 8003bb4:	e7e2      	b.n	8003b7c <__smakebuf_r+0xc>
 8003bb6:	89a3      	ldrh	r3, [r4, #12]
 8003bb8:	6020      	str	r0, [r4, #0]
 8003bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bbe:	81a3      	strh	r3, [r4, #12]
 8003bc0:	9b01      	ldr	r3, [sp, #4]
 8003bc2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003bc6:	b15b      	cbz	r3, 8003be0 <__smakebuf_r+0x70>
 8003bc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003bcc:	4630      	mov	r0, r6
 8003bce:	f000 f81d 	bl	8003c0c <_isatty_r>
 8003bd2:	b128      	cbz	r0, 8003be0 <__smakebuf_r+0x70>
 8003bd4:	89a3      	ldrh	r3, [r4, #12]
 8003bd6:	f023 0303 	bic.w	r3, r3, #3
 8003bda:	f043 0301 	orr.w	r3, r3, #1
 8003bde:	81a3      	strh	r3, [r4, #12]
 8003be0:	89a3      	ldrh	r3, [r4, #12]
 8003be2:	431d      	orrs	r5, r3
 8003be4:	81a5      	strh	r5, [r4, #12]
 8003be6:	e7cf      	b.n	8003b88 <__smakebuf_r+0x18>

08003be8 <_fstat_r>:
 8003be8:	b538      	push	{r3, r4, r5, lr}
 8003bea:	4d07      	ldr	r5, [pc, #28]	@ (8003c08 <_fstat_r+0x20>)
 8003bec:	2300      	movs	r3, #0
 8003bee:	4604      	mov	r4, r0
 8003bf0:	4608      	mov	r0, r1
 8003bf2:	4611      	mov	r1, r2
 8003bf4:	602b      	str	r3, [r5, #0]
 8003bf6:	f7fc fda2 	bl	800073e <_fstat>
 8003bfa:	1c43      	adds	r3, r0, #1
 8003bfc:	d102      	bne.n	8003c04 <_fstat_r+0x1c>
 8003bfe:	682b      	ldr	r3, [r5, #0]
 8003c00:	b103      	cbz	r3, 8003c04 <_fstat_r+0x1c>
 8003c02:	6023      	str	r3, [r4, #0]
 8003c04:	bd38      	pop	{r3, r4, r5, pc}
 8003c06:	bf00      	nop
 8003c08:	2000029c 	.word	0x2000029c

08003c0c <_isatty_r>:
 8003c0c:	b538      	push	{r3, r4, r5, lr}
 8003c0e:	4d06      	ldr	r5, [pc, #24]	@ (8003c28 <_isatty_r+0x1c>)
 8003c10:	2300      	movs	r3, #0
 8003c12:	4604      	mov	r4, r0
 8003c14:	4608      	mov	r0, r1
 8003c16:	602b      	str	r3, [r5, #0]
 8003c18:	f7fc fda1 	bl	800075e <_isatty>
 8003c1c:	1c43      	adds	r3, r0, #1
 8003c1e:	d102      	bne.n	8003c26 <_isatty_r+0x1a>
 8003c20:	682b      	ldr	r3, [r5, #0]
 8003c22:	b103      	cbz	r3, 8003c26 <_isatty_r+0x1a>
 8003c24:	6023      	str	r3, [r4, #0]
 8003c26:	bd38      	pop	{r3, r4, r5, pc}
 8003c28:	2000029c 	.word	0x2000029c

08003c2c <_init>:
 8003c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2e:	bf00      	nop
 8003c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c32:	bc08      	pop	{r3}
 8003c34:	469e      	mov	lr, r3
 8003c36:	4770      	bx	lr

08003c38 <_fini>:
 8003c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c3a:	bf00      	nop
 8003c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c3e:	bc08      	pop	{r3}
 8003c40:	469e      	mov	lr, r3
 8003c42:	4770      	bx	lr
