#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.12
# platform  : Linux 3.10.0-1062.9.1.el7.x86_64
# version   : 2015.12p002 64 bits
# build date: 2016.02.22 21:34:14 PST
#----------------------------------------
# started Tue Dec 24 14:27:01 EST 2019
# hostname  : compton.princeton.edu
# pid       : 57214
# arguments : '-label' 'session_0' '-console' 'compton.princeton.edu:36934' '-style' 'windows' '-proj' '/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jgproject/sessionLogs/session_0' '-init' '-hidden' '/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/u/yl29/.config/jasper/jaspergold.conf".
% include /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file /usr/licensed/cadence-20170817/jasper_2015.12p002/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1214)] bug_hunt.v(1391): assignment to input MODE_10G
%% elaborate -top bug_hunt
INFO (ISW003): Top module name is "bug_hunt".
[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
[ERROR] Module bug_hunt could not be elaborated
Summary of errors detected:
	[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
	[ERROR] Module bug_hunt could not be elaborated
ERROR at line 2 in file /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2698): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2698): previous definition of module TX_FUNC is here
%% elaborate -top bug_hunt
INFO (ISW003): Top module name is "bug_hunt".
[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
[ERROR] Module bug_hunt could not be elaborated
Summary of errors detected:
	[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
	[ERROR] Module bug_hunt could not be elaborated
ERROR at line 2 in file /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% elaborate -clear
% include /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2698): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2698): previous definition of module TX_FUNC is here
%% elaborate -top bug_hunt
INFO (ISW003): Top module name is "bug_hunt".
[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
[ERROR] Module bug_hunt could not be elaborated
Summary of errors detected:
	[ERROR (VERI-9029)] Module bug_hunt has not been analyzed yet
	[ERROR] Module bug_hunt could not be elaborated
ERROR at line 2 in file /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2698): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2698): previous definition of module TX_FUNC is here
% include /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2698): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2698): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "b2b_not_neg".
assume:2
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "mode".
assume:3
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.01 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.B: Proofgrid shell started at 1239@compton.princeton.edu(local) jg_57214_compton.princeton.edu_1
0.B: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 1236@compton.princeton.edu(local) jg_57214_compton.princeton.edu_1
0.Ht: Proofgrid shell started at 1237@compton.princeton.edu(local) jg_57214_compton.princeton.edu_1
0.N: Proofgrid shell started at 1238@compton.princeton.edu(local) jg_57214_compton.princeton.edu_1
0.N: Cluster is entering permanent allocation mode.
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "property:0"	[0.00 s].
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "property:0"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.B: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.N: Stopped processing property "property:0"	[0.00 s].
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.00 s]
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.00 s]
0.N: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
0.B: Stopped processing property "property:0"	[0.00 s].
0.Hp: Exited with Success (@ 0.00 s)
0.B: All properties determined. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[ERROR (VERI-1128)] bug_hunt.v(1391): TX_FIFO_RD_EMPTY is not declared
[ERROR (VERI-1072)] bug_hunt.v(2699): module TX_FUNC ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] bug_hunt.v(1391): TX_FIFO_RD_EMPTY is not declared
	[ERROR (VERI-1072)] bug_hunt.v(2699): module TX_FUNC ignored due to previous errors
ERROR at line 1 in file /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2699): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2698): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "b2b_not_neg".
assume:2
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "no_empty".
assume:3
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "mode".
assume:4
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.N: Proofgrid shell started at 1916@compton.princeton.edu(local) jg_57214_compton.princeton.edu_2
0.N: Cluster is entering permanent allocation mode.
0.Ht: Proofgrid shell started at 1915@compton.princeton.edu(local) jg_57214_compton.princeton.edu_2
0.B: Proofgrid shell started at 1917@compton.princeton.edu(local) jg_57214_compton.princeton.edu_2
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 1914@compton.princeton.edu(local) jg_57214_compton.princeton.edu_2
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "property:0"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Starting proof for property "property:0"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.N: Stopped processing property "property:0"	[0.00 s].
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.00 s]
0.B: Stopped processing property "property:0"	[0.00 s].
0.Hp: Exited with Success (@ 0.00 s)
0.B: All properties determined. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2699): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2699): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "b2b_not_neg".
assume:2
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "no_empty".
assume:3
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "mode".
assume:4
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2703): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2699): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "no_empty".
assume:6
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_not_neg".
assume:7
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "mode".
assume:8
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
0.Hp: Proof Simplification Iteration 5	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Hp: Proofgrid shell started at 7710@compton.princeton.edu(local) jg_57214_compton.princeton.edu_3
0.N: Proofgrid shell started at 7712@compton.princeton.edu(local) jg_57214_compton.princeton.edu_3
0.N: Cluster is entering permanent allocation mode.
0.B: Proofgrid shell started at 7713@compton.princeton.edu(local) jg_57214_compton.princeton.edu_3
0.B: Cluster is entering permanent allocation mode.
0.Ht: Proofgrid shell started at 7711@compton.princeton.edu(local) jg_57214_compton.princeton.edu_3
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "property:0"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "property:0"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.N: Stopped processing property "property:0"	[0.00 s].
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Exited with Success (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.00 s]
0.Ht: Exited with Success (@ 0.00 s)
0.B: Stopped processing property "property:0"	[0.00 s].
0.Hp: Exited with Success (@ 0.00 s)
0.B: All properties determined. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2704): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2703): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "no_empty".
assume:6
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_not_neg".
assume:7
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "b2b_ok_c1".
assume:8
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:9" is assigned to assumption "mode".
assume:9
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.N: Proofgrid shell started at 11048@compton.princeton.edu(local) jg_57214_compton.princeton.edu_4
0.N: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 11046@compton.princeton.edu(local) jg_57214_compton.princeton.edu_4
0.Ht: Proofgrid shell started at 11047@compton.princeton.edu(local) jg_57214_compton.princeton.edu_4
0.B: Proofgrid shell started at 11049@compton.princeton.edu(local) jg_57214_compton.princeton.edu_4
0.B: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "property:0"	[0.00 s].
0.B: Starting proof for property "property:0"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  1	[0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  1	[0.00 s]
0.N: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "property:0" was proven in 0.00 s.
0.Hp: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.00 s]
0.N: Stopped processing property "property:0"	[0.00 s].
0.Hp: Exited with Success (@ 0.00 s)
0.N: All properties determined. [0.00 s]
0.B: Stopped processing property "property:0"	[0.00 s].
0.Ht: Exited with Success (@ 0.00 s)
0.N: Exited with Success (@ 0.00 s)
0.B: All properties determined. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2704): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2704): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "b2b_not_neg".
assume:6
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_ok_c1".
assume:7
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "mode".
assume:8
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Ht: Proofgrid shell started at 11255@compton.princeton.edu(local) jg_57214_compton.princeton.edu_5
0.N: Proofgrid shell started at 11256@compton.princeton.edu(local) jg_57214_compton.princeton.edu_5
0.N: Cluster is entering permanent allocation mode.
0.B: Proofgrid shell started at 11257@compton.princeton.edu(local) jg_57214_compton.princeton.edu_5
0.B: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 11254@compton.princeton.edu(local) jg_57214_compton.princeton.edu_5
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.N: Starting proof for property "property:0"	[0.00 s].
0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.B: Starting proof for property "property:0"	[0.00 s].
0.N: Trace Attempt  1	[0.00 s]
0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.N: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.N: Stopped processing property "property:0"	[0.00 s].
0.N: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Ht: Interrupted (multi)
0.Hp: All properties determined. [0.00 s]
0.Ht: All properties determined. [0.00 s]
0.B: Trace Attempt  1	[0.00 s]
0.N: Exited with Success (@ 0.00 s)
0.Hp: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
0.B: Stopped processing property "property:0"	[0.00 s].
0.B: All properties determined. [0.00 s]
0.B: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2704): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2704): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "b2b_not_neg".
assume:6
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_ok_c1".
assume:7
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "mode".
assume:8
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % set_engine_mode {Hp Ht Hps}
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht Hps 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Hps: Proofgrid shell started at 11358@compton.princeton.edu(local) jg_57214_compton.princeton.edu_6
0.Hps: Cluster is entering permanent allocation mode.
0.Ht: Proofgrid shell started at 11357@compton.princeton.edu(local) jg_57214_compton.princeton.edu_6
0.Hp: Proofgrid shell started at 11356@compton.princeton.edu(local) jg_57214_compton.princeton.edu_6
0.Hps: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hps: Starting proof for property "property:0"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.Ht: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Hps: Stopped processing property "property:0"	[0.00 s].
0.Hps: All properties determined. [0.00 s]
0.Hp: Interrupted (multi)
0.Ht: Exited with Success (@ 0.00 s)
0.Hp: All properties determined. [0.00 s]
0.Hps: Exited with Success (@ 0.00 s)
0.Hp: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2705): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2704): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "no_empty".
assume:6
%% assume {not_empty_start}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "not_empty_start".
assume:7
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "b2b_not_neg".
assume:8
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:9" is assigned to assumption "b2b_ok_c1".
assume:9
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:10" is assigned to assumption "mode".
assume:10
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht Hps 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Hp: Proofgrid shell started at 11971@compton.princeton.edu(local) jg_57214_compton.princeton.edu_7
0.Ht: Proofgrid shell started at 11972@compton.princeton.edu(local) jg_57214_compton.princeton.edu_7
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: Proofgrid shell started at 11973@compton.princeton.edu(local) jg_57214_compton.princeton.edu_7
0.Hps: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hps: Starting proof for property "property:0"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "property:0" was proven in 0.00 s.
0.Hp: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Ht: Interrupted (multi)
0.Hps: Stopped processing property "property:0"	[0.00 s].
0.Ht: All properties determined. [0.00 s]
0.Hps: All properties determined. [0.00 s]
0.Hp: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
0.Hps: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2705): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2705): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {not_empty_start}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "not_empty_start".
assume:6
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_not_neg".
assume:7
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "b2b_ok_c1".
assume:8
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:9" is assigned to assumption "mode".
assume:9
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht Hps 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Ht: Proofgrid shell started at 12062@compton.princeton.edu(local) jg_57214_compton.princeton.edu_8
0.Hps: Proofgrid shell started at 12063@compton.princeton.edu(local) jg_57214_compton.princeton.edu_8
0.Hps: Cluster is entering permanent allocation mode.
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proofgrid shell started at 12061@compton.princeton.edu(local) jg_57214_compton.princeton.edu_8
0.Hps: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hps: Starting proof for property "property:0"	[0.00 s].
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 1 cycles was found for the property "property:0" in 0.00 s.
0.Ht: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Hps: Stopped processing property "property:0"	[0.00 s].
0.Hp: All properties determined. [0.00 s]
0.Hps: All properties determined. [0.00 s]
0.Ht: Exited with Success (@ 0.00 s)
0.Hp: Exited with Success (@ 0.00 s)
0.Hps: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2709): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2705): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (IVS027): Removed Visualize window "visualize:0".
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset -expression {:global_formal_reset} rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {no_empty}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "no_empty".
assume:6
%% assume {not_empty_start}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "not_empty_start".
assume:7
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "b2b_not_neg".
assume:8
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:9" is assigned to assumption "b2b_ok_c1".
assume:9
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:10" is assigned to assumption "mode".
assume:10
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht Hps 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
background
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 20 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.001s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Ht: Proofgrid shell started at 14130@compton.princeton.edu(local) jg_57214_compton.princeton.edu_9
0.Hp: Proofgrid shell started at 14129@compton.princeton.edu(local) jg_57214_compton.princeton.edu_9
0.Hps: Proofgrid shell started at 14131@compton.princeton.edu(local) jg_57214_compton.princeton.edu_9
0.Hps: Cluster is entering permanent allocation mode.
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hps: Starting proof for property "property:0"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.Hp: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.Hp: The property "property:0" was proven in 0.00 s.
0.Hp: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Ht: Interrupted (multi)
0.Ht: All properties determined. [0.00 s]
0.Hps: Stopped processing property "property:0"	[0.00 s].
0.Hps: All properties determined. [0.00 s]
0.Hp: Exited with Success (@ 0.00 s)
0.Ht: Exited with Success (@ 0.00 s)
0.Hps: Exited with Success (@ 0.00 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 1 (100%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % include {/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/jg.tcl}
%% analyze -sva bug_hunt.v
[-- (VERI-1482)] Analyzing Verilog file bug_hunt.v
[WARN (VERI-1206)] bug_hunt.v(2709): overwriting previous definition of module TX_FUNC
[INFO (VERI-2142)] bug_hunt.v(2709): previous definition of module TX_FUNC is here
%% elaborate -top TX_FUNC
INFO (ISW003): Top module name is "TX_FUNC".
[INFO (VERI-1018)] bug_hunt.v(1): compiling module TX_FUNC
[INFO (VERI-1108)] bug_hunt.v(1): replacing existing cell TX_FUNC
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name TX_FUNC
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
TX_FUNC
%% clock clk
%% reset -expression {:global_formal_reset} rst
INFO (IPM031): Invalidating proof results of all properties in the Property Manager.
INFO (IRS006): Current reset condition is "rst".
%% assume {state_c1}
INFO (IPM005): The name "<embedded>::assume:0" is assigned to assumption "state_c1".
assume:0
%% assume {state_c2}
INFO (IPM005): The name "<embedded>::assume:1" is assigned to assumption "state_c2".
assume:1
%% assume {state_c3}
INFO (IPM005): The name "<embedded>::assume:2" is assigned to assumption "state_c3".
assume:2
%% assume {state_c4}
INFO (IPM005): The name "<embedded>::assume:3" is assigned to assumption "state_c4".
assume:3
%% assume {state_c5}
INFO (IPM005): The name "<embedded>::assume:4" is assigned to assumption "state_c5".
assume:4
%% assume {wcnt_c1}
INFO (IPM005): The name "<embedded>::assume:5" is assigned to assumption "wcnt_c1".
assume:5
%% assume {not_empty_start}
INFO (IPM005): The name "<embedded>::assume:6" is assigned to assumption "not_empty_start".
assume:6
%% assume {b2b_not_neg}
INFO (IPM005): The name "<embedded>::assume:7" is assigned to assumption "b2b_not_neg".
assume:7
%% assume {b2b_ok_c1}
INFO (IPM005): The name "<embedded>::assume:8" is assigned to assumption "b2b_ok_c1".
assume:8
%% assume {mode}
INFO (IPM005): The name "<embedded>::assume:9" is assigned to assumption "mode".
assume:9
%% 
%% assert {instr_valid}
INFO (IPM004): The name "property:0" is assigned to assertion "instr_valid".
property:0
property:0
[<embedded>] % prove -bg -all
INFO (IPF031): Settings used for this proof:
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht Hps 
    proofgrid_per_engine_max_jobs = 1
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
background
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 20 of 483 design flops, 0 of 0 design latches, 0 of 0 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0s
Performing Proof Simplification...
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.Hp: Proof Simplification Iteration 3	[0.00 s]
0.Hp: Proof Simplification Iteration 4	[0.00 s]
Proof Simplification completed in 0.00 s
About to start distributed ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
ProofGrid usable level: 1
ProofGrid is starting event handling
0.Hps: Proofgrid shell started at 14190@compton.princeton.edu(local) jg_57214_compton.princeton.edu_10
0.Hps: Cluster is entering permanent allocation mode.
0.Hp: Proofgrid shell started at 14188@compton.princeton.edu(local) jg_57214_compton.princeton.edu_10
0.Ht: Proofgrid shell started at 14189@compton.princeton.edu(local) jg_57214_compton.princeton.edu_10
0.Hps: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.Hps: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.Hps: Starting proof for property "property:0"	[0.00 s].
0.Ht: Trace Attempt  1	[0.00 s]
0.Ht: Trace Attempt  2	[0.00 s]
0.Ht: Trace Attempt  3	[0.00 s]
0.Ht: Trace Attempt  4	[0.00 s]
0.Ht: Trace Attempt  5	[0.00 s]
0.Ht: Trace Attempt  9	[0.00 s]
0.Ht: A trace with 9 cycles was found. [0.00 s]
INFO (IPF055): 0.Ht: A counterexample (cex) with 9 cycles was found for the property "property:0" in 0.00 s.
0.Ht: All properties determined. [0.00 s]
Initiating shutdown of proof (@ 0.00 s)
0.Hps: Stopped processing property "property:0"	[0.00 s].
0.Ht: Exited with Success (@ 0.00 s)
0.Hps: All properties determined. [0.00 s]
0.Hps: Exited with Success (@ 0.00 s)
0.Hp: Interrupted (multi)
0.Hp: All properties determined. [0.01 s]
0.Hp: Exited with Success (@ 0.01 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF059): Completed proof on task: <embedded>

==============================================================
SUMMARY
==============================================================
	Properties Considered : 1
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 0
	       - unreachable  : 0
	       - covered      : 0
	       - ar_covered   : 0
	       - undetermined : 0
	       - unprocessed  : 0
	       - error        : 0
[<embedded>] % visualize -violation -property <embedded>::property:0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::property:0".
cex
[<embedded>] % visualize -save -force -vcd /n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/bug_trace.vcd -window visualize:0
INFO (ITR004): Writing VCD data to file "/n/homeserver2/user2a/yl29/research/lmac_unspecified_case/bug_hunt/bug_trace.vcd"...
INFO (ITR005): Writing trace data to VCD file took 0.006 s.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
