<stg><name>minver_hwa</name>


<trans_list>

<trans id="1050" from="1" to="2">
<condition id="2108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1500" from="2" to="3">
<condition id="2608">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1501" from="2" to="2">
<condition id="2609">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="3" to="4">
<condition id="2114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="4" to="5">
<condition id="2116">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="4" to="86">
<condition id="2503">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1507" from="5" to="10">
<condition id="2610">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1508" from="5" to="6">
<condition id="2615">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1503" from="6" to="7">
<condition id="2611">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1504" from="7" to="8">
<condition id="2612">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1505" from="8" to="9">
<condition id="2613">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1506" from="9" to="5">
<condition id="2614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="10" to="11">
<condition id="2126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="11" to="12">
<condition id="2127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="12" to="13">
<condition id="2128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="13" to="14">
<condition id="2129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="14" to="15">
<condition id="2131">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="14" to="21">
<condition id="2130">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="15" to="16">
<condition id="2133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="16" to="17">
<condition id="2135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1513" from="17" to="21">
<condition id="2616">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1514" from="17" to="18">
<condition id="2620">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1510" from="18" to="19">
<condition id="2617">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1511" from="19" to="20">
<condition id="2618">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1512" from="20" to="17">
<condition id="2619">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="21" to="22">
<condition id="2147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1536" from="22" to="41">
<condition id="2621">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1537" from="22" to="23">
<condition id="2641">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1517" from="23" to="24">
<condition id="2622">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1518" from="24" to="25">
<condition id="2623">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1519" from="25" to="26">
<condition id="2624">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1520" from="26" to="27">
<condition id="2625">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1521" from="27" to="28">
<condition id="2626">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1522" from="28" to="29">
<condition id="2627">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1523" from="29" to="30">
<condition id="2628">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1524" from="30" to="31">
<condition id="2629">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1525" from="31" to="32">
<condition id="2630">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1526" from="32" to="33">
<condition id="2631">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1527" from="33" to="34">
<condition id="2632">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1528" from="34" to="35">
<condition id="2633">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1529" from="35" to="36">
<condition id="2634">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1530" from="36" to="37">
<condition id="2635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1531" from="37" to="38">
<condition id="2636">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1532" from="38" to="39">
<condition id="2637">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1533" from="39" to="138">
<condition id="2638">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1535" from="40" to="22">
<condition id="2640">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="41" to="42">
<condition id="2172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="42" to="69">
<condition id="2642">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="42" to="43">
<condition id="2670">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1540" from="43" to="44">
<condition id="2643">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1541" from="44" to="45">
<condition id="2644">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1542" from="45" to="46">
<condition id="2645">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1543" from="46" to="47">
<condition id="2646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1544" from="47" to="48">
<condition id="2647">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1545" from="48" to="49">
<condition id="2648">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1546" from="49" to="50">
<condition id="2649">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1547" from="50" to="51">
<condition id="2650">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1548" from="51" to="52">
<condition id="2651">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1549" from="52" to="53">
<condition id="2652">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1550" from="53" to="54">
<condition id="2653">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1551" from="54" to="55">
<condition id="2654">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1552" from="55" to="56">
<condition id="2655">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1553" from="56" to="57">
<condition id="2656">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1554" from="57" to="58">
<condition id="2657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1555" from="58" to="59">
<condition id="2658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1556" from="59" to="60">
<condition id="2659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1557" from="60" to="61">
<condition id="2660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1558" from="61" to="62">
<condition id="2661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1559" from="62" to="63">
<condition id="2662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1560" from="63" to="64">
<condition id="2663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1561" from="64" to="65">
<condition id="2664">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1562" from="65" to="66">
<condition id="2665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1563" from="66" to="67">
<condition id="2666">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1564" from="67" to="139">
<condition id="2667">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="68" to="42">
<condition id="2669">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="69" to="70">
<condition id="2484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="70" to="71">
<condition id="2485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="71" to="72">
<condition id="2486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="72" to="73">
<condition id="2487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="73" to="74">
<condition id="2488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="74" to="75">
<condition id="2489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="75" to="76">
<condition id="2490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="76" to="77">
<condition id="2491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="77" to="78">
<condition id="2492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="78" to="79">
<condition id="2493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="79" to="80">
<condition id="2494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="80" to="81">
<condition id="2495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="81" to="82">
<condition id="2496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="82" to="83">
<condition id="2497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="83" to="84">
<condition id="2498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="84" to="85">
<condition id="2499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="85" to="4">
<condition id="2501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="86" to="87">
<condition id="2505">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1498" from="86" to="14">
<condition id="2607">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1570" from="87" to="88">
<condition id="2671">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1619" from="88" to="137">
<condition id="2672">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1620" from="88" to="89">
<condition id="2721">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1571" from="89" to="90">
<condition id="2673">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1572" from="90" to="91">
<condition id="2674">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="91" to="92">
<condition id="2675">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="92" to="93">
<condition id="2676">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="93" to="94">
<condition id="2677">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="94" to="95">
<condition id="2678">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1577" from="95" to="96">
<condition id="2679">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1578" from="96" to="97">
<condition id="2680">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1579" from="97" to="98">
<condition id="2681">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1580" from="98" to="99">
<condition id="2682">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="99" to="100">
<condition id="2683">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="100" to="101">
<condition id="2684">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="101" to="102">
<condition id="2685">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="102" to="103">
<condition id="2686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1585" from="103" to="104">
<condition id="2687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1586" from="104" to="105">
<condition id="2688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1587" from="105" to="106">
<condition id="2689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1588" from="106" to="107">
<condition id="2690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="107" to="108">
<condition id="2691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="108" to="109">
<condition id="2692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="109" to="110">
<condition id="2693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="110" to="111">
<condition id="2694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="111" to="112">
<condition id="2695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1594" from="112" to="113">
<condition id="2696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="113" to="114">
<condition id="2697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1596" from="114" to="115">
<condition id="2698">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1597" from="115" to="116">
<condition id="2699">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1598" from="116" to="117">
<condition id="2700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1599" from="117" to="118">
<condition id="2701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="118" to="119">
<condition id="2702">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1601" from="119" to="120">
<condition id="2703">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="120" to="121">
<condition id="2704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="121" to="122">
<condition id="2705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="122" to="123">
<condition id="2706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="123" to="124">
<condition id="2707">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="124" to="125">
<condition id="2708">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="125" to="126">
<condition id="2709">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1608" from="126" to="127">
<condition id="2710">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="127" to="128">
<condition id="2711">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="128" to="129">
<condition id="2712">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="129" to="130">
<condition id="2713">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="130" to="131">
<condition id="2714">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="131" to="132">
<condition id="2715">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="132" to="133">
<condition id="2716">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="133" to="134">
<condition id="2717">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="134" to="135">
<condition id="2718">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1617" from="135" to="136">
<condition id="2719">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1618" from="136" to="87">
<condition id="2720">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1497" from="137" to="86">
<condition id="2606">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1534" from="138" to="40">
<condition id="2639">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="139" to="68">
<condition id="2668">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %a_1), !map !19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([128 x float]* %a_0), !map !26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @minver_hwa_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="64">
<![CDATA[
:4  %work = alloca [500 x i5], align 1

]]></Node>
<StgValue><ssdm name="work"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecMemCore([128 x float]* %a_0, [128 x float]* %a_1, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface([128 x float]* %a_0, [128 x float]* %a_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1906">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond7 = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_1 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1907">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond7, label %.preheader13.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
:3  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %work_addr = getelementptr [500 x i5]* %work, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="work_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %i, i5* %work_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1908">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
.preheader13.preheader:0  %r = alloca i32

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:1  store i32 0, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1909">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:2  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader13:0  %i_5 = phi i5 [ %k, %27 ], [ 0, %.preheader13.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader13:1  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %i_5, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader13:2  %k = add i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1910">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:3  br i1 %tmp_2, label %.preheader8.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="5">
<![CDATA[
.preheader12.preheader:0  %i_5_cast = zext i5 %i_5 to i32

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12.preheader:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="5">
<![CDATA[
.preheader12.preheader:2  %tmp_3 = zext i5 %i_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader12.preheader:3  %tmp_7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="8">
<![CDATA[
.preheader12.preheader:4  %tmp_11 = zext i8 %tmp_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:5  %tmp_16 = or i8 %tmp_7, 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:6  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_16)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:7  %a_0_addr_23 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="a_0_addr_23"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:8  %tmp_35 = or i8 %tmp_7, 6

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:9  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_35)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:10  %a_0_addr_21 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="a_0_addr_21"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:11  %tmp_42 = or i8 %tmp_7, 5

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:12  %tmp_49 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_42)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:13  %a_0_addr_19 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="a_0_addr_19"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:14  %tmp_53 = or i8 %tmp_7, 4

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:15  %tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_53)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:16  %a_0_addr_17 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="a_0_addr_17"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:17  %tmp_55 = or i8 %tmp_7, 3

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:18  %tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_55)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:19  %a_0_addr_15 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="a_0_addr_15"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:20  %tmp_57 = or i8 %tmp_7, 2

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:21  %tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_57)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:22  %a_0_addr_13 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="a_0_addr_13"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader12.preheader:23  %tmp_59 = or i8 %tmp_7, 1

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
.preheader12.preheader:24  %tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_59)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:25  %a_0_addr_11 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="a_0_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:26  %a_0_addr_9 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="a_0_addr_9"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:27  %a_1_addr_23 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="a_1_addr_23"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:28  %a_1_addr_21 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="a_1_addr_21"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:29  %a_1_addr_19 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_49

]]></Node>
<StgValue><ssdm name="a_1_addr_19"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:30  %a_1_addr_17 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="a_1_addr_17"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:31  %a_1_addr_15 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_56

]]></Node>
<StgValue><ssdm name="a_1_addr_15"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:32  %a_1_addr_13 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_58

]]></Node>
<StgValue><ssdm name="a_1_addr_13"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:33  %a_1_addr_11 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_60

]]></Node>
<StgValue><ssdm name="a_1_addr_11"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:34  %a_1_addr_9 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="a_1_addr_9"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="5">
<![CDATA[
.preheader12.preheader:35  %tmp_61 = trunc i5 %i_5 to i3

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader12.preheader:36  %tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="8">
<![CDATA[
.preheader12.preheader:37  %tmp_63 = zext i8 %tmp_62 to i64

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:38  %a_0_addr_7 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="a_0_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12.preheader:39  %a_1_addr_7 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_63

]]></Node>
<StgValue><ssdm name="a_1_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader12.preheader:40  %tmp_64 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_5, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12.preheader:41  %icmp = icmp eq i2 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1912">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:42  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1914">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:0  %wmax = phi float [ %wmax_1, %_ifconv ], [ 0.000000e+00, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="wmax"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:1  %r_1 = phi i32 [ %i_6, %_ifconv ], [ %i_5_cast, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12:2  %exitcond6 = icmp eq i32 %r_1, 16

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:3  br i1 %exitcond6, label %_ifconv4, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
_ifconv:4  %tmp_71 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_1, i3 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="35">
<![CDATA[
_ifconv:5  %tmp_72 = sext i35 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2724">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %a_0_addr_1 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="a_0_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2727">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %a_1_addr_1 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="a_1_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2722">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2725">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:40  %i_6 = add nsw i32 1, %r_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2723">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:8  %a_0_load_1 = load float* %a_0_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_1"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2726">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:9  %a_1_load_1 = load float* %a_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_1"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %n_assign_1 = select i1 %icmp, float %a_0_load_1, float %a_1_load_1

]]></Node>
<StgValue><ssdm name="n_assign_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:11  %n_assign_1_to_int = bitcast float %n_assign_1 to i32

]]></Node>
<StgValue><ssdm name="n_assign_1_to_int"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %n_assign_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:13  %tmp_73 = trunc i32 %n_assign_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %notlhs = icmp ne i8 %tmp_34, -1

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:15  %notrhs = icmp eq i23 %tmp_73, 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %tmp_36 = or i1 %notrhs, %notlhs

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_37 = fcmp oge float %n_assign_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %tmp_38 = and i1 %tmp_36, %tmp_37

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %f_neg_i = xor i32 %n_assign_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:20  %f_1 = bitcast i32 %f_neg_i to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:21  %w_3 = select i1 %tmp_38, float %n_assign_1, float %f_1

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:22  %w_3_to_int = bitcast float %w_3 to i32

]]></Node>
<StgValue><ssdm name="w_3_to_int"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_3_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:24  %tmp_75 = trunc i32 %w_3_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:25  %wmax_to_int = bitcast float %wmax to i32

]]></Node>
<StgValue><ssdm name="wmax_to_int"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %wmax_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_101 = trunc i32 %wmax_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %notlhs3 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:29  %notrhs3 = icmp eq i23 %tmp_75, 0

]]></Node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %tmp_43 = or i1 %notrhs3, %notlhs3

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="244" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:31  %notlhs4 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="245" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:32  %notrhs4 = icmp eq i23 %tmp_101, 0

]]></Node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="246" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %tmp_44 = or i1 %notrhs4, %notlhs4

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="247" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %tmp_45 = and i1 %tmp_43, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:35  %tmp_46 = fcmp ogt float %w_3, %wmax

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %tmp_47 = and i1 %tmp_45, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="250" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2728">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
<literal name="tmp_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %r_load_2 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_2"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:37  %wmax_1 = select i1 %tmp_47, float %w_3, float %wmax

]]></Node>
<StgValue><ssdm name="wmax_1"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:38  %r_2 = select i1 %tmp_47, i32 %r_1, i32 %r_load_2

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:39  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41  store i32 %r_2, i32* %r

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1674">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:42  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="259" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
_ifconv4:0  %r_load_1 = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load_1"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
_ifconv4:2  %tmp_67 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_load_1, i3 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1915">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="35">
<![CDATA[
_ifconv4:3  %tmp_68 = sext i35 %tmp_67 to i64

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2731">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:4  %a_0_addr = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="a_0_addr"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2734">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:5  %a_1_addr = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_68

]]></Node>
<StgValue><ssdm name="a_1_addr"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2729">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2732">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="266" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2730">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:6  %a_0_load = load float* %a_0_addr, align 4

]]></Node>
<StgValue><ssdm name="a_0_load"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2733">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="7">
<![CDATA[
_ifconv4:7  %a_1_load = load float* %a_1_addr, align 4

]]></Node>
<StgValue><ssdm name="a_1_load"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1916">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:8  %pivot = select i1 %icmp, float %a_0_load, float %a_1_load

]]></Node>
<StgValue><ssdm name="pivot"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv4:9  %pivot_to_int = bitcast float %pivot to i32

]]></Node>
<StgValue><ssdm name="pivot_to_int"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:10  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %pivot_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="23" op_0_bw="32">
<![CDATA[
_ifconv4:11  %tmp_69 = trunc i32 %pivot_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv4:12  %notlhs1 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv4:13  %notrhs1 = icmp eq i23 %tmp_69, 0

]]></Node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:14  %tmp_17 = or i1 %notrhs1, %notlhs1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:15  %tmp_27 = fcmp oge float %pivot, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:16  %tmp_28 = and i1 %tmp_17, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:17  %f_neg_i1 = xor i32 %pivot_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="f_neg_i1"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
_ifconv4:18  %f = bitcast i32 %f_neg_i1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1917">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:19  %api = select i1 %tmp_28, float %pivot, float %f

]]></Node>
<StgValue><ssdm name="api"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="280" st_id="13" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1918">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
_ifconv4:20  %tmp_5 = fpext float %api to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
_ifconv4:1  %tmp_4 = sext i32 %r_load_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
_ifconv4:21  %tmp_5_to_int = bitcast double %tmp_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_to_int"/></StgValue>
</operation>

<operation id="283" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:22  %tmp_29 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_5_to_int, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="284" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="52" op_0_bw="64">
<![CDATA[
_ifconv4:23  %tmp_70 = trunc i64 %tmp_5_to_int to i52

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="285" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ifconv4:24  %notlhs2 = icmp ne i11 %tmp_29, -1

]]></Node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="286" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
_ifconv4:25  %notrhs2 = icmp eq i52 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="287" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:26  %tmp_31 = or i1 %notrhs2, %notlhs2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="288" st_id="14" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv4:27  %tmp_32 = fcmp ole double %tmp_5, 1.000000e-06

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="289" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv4:28  %tmp_33 = and i1 %tmp_31, %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="290" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1919">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:29  br i1 %tmp_33, label %.loopexit.loopexit33, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1920">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_1 = icmp eq i32 %r_load_1, %i_5_cast

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1920">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %.loopexit11, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %work_addr_3 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="work_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %work_addr_4 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="work_addr_4"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1921">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1923">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit33:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1926">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="32">
<![CDATA[
.loopexit:0  ret i32 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="299" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="9">
<![CDATA[
:1  %work_load_2 = load i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name="work_load_2"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="9">
<![CDATA[
:3  %work_load_3 = load i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name="work_load_3"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:4  store i5 %work_load_3, i5* %work_addr_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="302" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
:5  store i5 %work_load_2, i5* %work_addr_4, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="304" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j = phi i5 [ 0, %4 ], [ %j_1, %6 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond5 = icmp eq i5 %j, -16

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond5, label %.loopexit11.loopexit, label %_ifconv1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="5">
<![CDATA[
_ifconv1:4  %tmp_106 = trunc i5 %j to i3

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv1:5  %tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
_ifconv1:6  %tmp_78 = zext i8 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:7  %a_0_addr_4 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="a_0_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:11  %a_1_addr_4 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_78

]]></Node>
<StgValue><ssdm name="a_1_addr_4"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:13  %tmp_107 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %j, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv1:14  %icmp3 = icmp eq i2 %tmp_107, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1930">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %r_load = load i32* %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
_ifconv1:8  %tmp_79 = call i35 @_ssdm_op_BitConcatenate.i35.i32.i3(i32 %r_load, i3 %tmp_106)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="35">
<![CDATA[
_ifconv1:9  %tmp_80 = sext i35 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:10  %a_0_addr_6 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="a_0_addr_6"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:12  %a_1_addr_6 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="a_1_addr_6"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:15  %a_0_load_4 = load float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_4"/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1931">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:16  %a_1_load_4 = load float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_4"/></StgValue>
</operation>

<operation id="324" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2735">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2737">
<or_exp><and_exp><literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv1:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv1:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:17  %w = select i1 %icmp3, float %a_0_load_4, float %a_1_load_4

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2736">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:18  %a_0_load_6 = load float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_6"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2738">
<or_exp><and_exp><literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="7">
<![CDATA[
_ifconv1:19  %a_1_load_6 = load float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_6"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:20  %a_load_2_phi = select i1 %icmp3, float %a_0_load_6, float %a_1_load_6

]]></Node>
<StgValue><ssdm name="a_load_2_phi"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1932">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:21  br i1 %icmp3, label %branch114, label %branch115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1933">
<or_exp><and_exp><literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch115:0  store float %a_load_2_phi, float* %a_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1934">
<or_exp><and_exp><literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch114:0  store float %a_load_2_phi, float* %a_0_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="336" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch115:1  store float %w, float* %a_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1935">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch115:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1936">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch114:1  store float %w, float* %a_0_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1936">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch114:2  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1937">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="342" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1938">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11.loopexit:0  br label %.loopexit11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1941">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0">
<![CDATA[
.loopexit11:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i_2 = phi i5 [ 0, %.loopexit11 ], [ %i_8, %8 ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond4 = icmp eq i5 %i_2, -16

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %i_8 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %.preheader10.preheader, label %_ifconv2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv2:1  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="5">
<![CDATA[
_ifconv2:3  %tmp_108 = trunc i5 %i_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv2:4  %tmp_81 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_5, i3 %tmp_108)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="8">
<![CDATA[
_ifconv2:5  %tmp_82 = zext i8 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %a_0_addr_5 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="a_0_addr_5"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:7  %a_1_addr_5 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_82

]]></Node>
<StgValue><ssdm name="a_1_addr_5"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:8  %tmp_109 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_2, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv2:9  %icmp4 = icmp eq i2 %tmp_109, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1942">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="360" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:10  %a_0_load_5 = load float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_5"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="7">
<![CDATA[
_ifconv2:11  %a_1_load_5 = load float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_5"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:12  %a_load_5_phi = select i1 %icmp4, float %a_0_load_5, float %a_1_load_5

]]></Node>
<StgValue><ssdm name="a_load_5_phi"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:14  br i1 %icmp4, label %branch106, label %branch107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="364" st_id="24" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1688">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="365" st_id="25" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="366" st_id="26" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="367" st_id="27" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="368" st_id="28" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="369" st_id="29" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="370" st_id="30" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="371" st_id="31" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="372" st_id="32" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="373" st_id="33" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="374" st_id="34" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="375" st_id="35" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="376" st_id="36" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="377" st_id="37" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="378" st_id="38" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="379" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="380" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="39" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1943">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_13 = fdiv float %a_load_5_phi, %pivot

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="382" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1945">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch107:0  store float %tmp_13, float* %a_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1945">
<or_exp><and_exp><literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="40" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch106:0  store float %tmp_13, float* %a_0_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1947">
<or_exp><and_exp><literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="386" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:0  %tmp_24 = icmp eq i5 %i_5, 0

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:1  %tmp_20_1 = icmp eq i5 %i_5, 1

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:2  %tmp_20_2 = icmp eq i5 %i_5, 2

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:3  %tmp_20_3 = icmp eq i5 %i_5, 3

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:4  %tmp_20_4 = icmp eq i5 %i_5, 4

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:5  %tmp_20_5 = icmp eq i5 %i_5, 5

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="392" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:6  %tmp_20_6 = icmp eq i5 %i_5, 6

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="393" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:7  %tmp_20_7 = icmp eq i5 %i_5, 7

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="394" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:8  %tmp_20_8 = icmp eq i5 %i_5, 8

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="395" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:9  %tmp_20_9 = icmp eq i5 %i_5, 9

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="396" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:10  %tmp_20_s = icmp eq i5 %i_5, 10

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="397" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:11  %tmp_20_10 = icmp eq i5 %i_5, 11

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="398" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:12  %tmp_20_11 = icmp eq i5 %i_5, 12

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="399" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:13  %tmp_20_12 = icmp eq i5 %i_5, 13

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="400" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:14  %tmp_20_13 = icmp eq i5 %i_5, 14

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="401" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10.preheader:15  %tmp_20_14 = icmp eq i5 %i_5, 15

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="402" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1949">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:16  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="403" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_3 = phi i5 [ %i_9, %._crit_edge ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="404" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:1  %exitcond3 = icmp eq i5 %i_3, -16

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="405" st_id="42" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:2  %i_9 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="406" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3  br i1 %exitcond3, label %26, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="408" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="409" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %tmp_15 = icmp eq i5 %i_3, %i_5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="411" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1699">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_15, label %._crit_edge, label %_ifconv3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv3:0  %tmp_83 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="413" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv3:2  %tmp_85 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_3, i3 %tmp_61)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="414" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="8">
<![CDATA[
_ifconv3:3  %tmp_86 = zext i8 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="415" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:4  %a_0_addr_8 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="a_0_addr_8"/></StgValue>
</operation>

<operation id="416" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:27  %a_1_addr_8 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="a_1_addr_8"/></StgValue>
</operation>

<operation id="417" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2739">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:36  %a_0_load_8 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="418" st_id="42" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2741">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:37  %a_1_load_8 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="419" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1951">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge18:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="421" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1952">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="422" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2740">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:36  %a_0_load_8 = load float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_8"/></StgValue>
</operation>

<operation id="423" st_id="43" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2742">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="7">
<![CDATA[
_ifconv3:37  %a_1_load_8 = load float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_8"/></StgValue>
</operation>

<operation id="424" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv3:38  %w_1 = select i1 %icmp, float %a_0_load_8, float %a_1_load_8

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="425" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
_ifconv3:39  %w_1_to_int = bitcast float %w_1 to i32

]]></Node>
<StgValue><ssdm name="w_1_to_int"/></StgValue>
</operation>

<operation id="426" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv3:40  %tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %w_1_to_int, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="427" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="23" op_0_bw="32">
<![CDATA[
_ifconv3:41  %tmp_110 = trunc i32 %w_1_to_int to i23

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="428" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:42  %notlhs5 = icmp ne i8 %tmp_48, -1

]]></Node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="429" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv3:43  %notrhs5 = icmp eq i23 %tmp_110, 0

]]></Node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="430" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:44  %tmp_50 = or i1 %notrhs5, %notlhs5

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="431" st_id="44" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv3:45  %tmp_51 = fcmp oeq float %w_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="432" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv3:46  %tmp_52 = and i1 %tmp_50, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="433" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:47  br i1 %tmp_52, label %._crit_edge18, label %.preheader9.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1953">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.0:0  br i1 %tmp_24, label %.preheader9.1, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="436" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1955">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.1:0  br i1 %tmp_20_1, label %.preheader9.2, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1956">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.2:0  br i1 %tmp_20_2, label %.preheader9.3, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1957">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.3:0  br i1 %tmp_20_3, label %.preheader9.4, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1958">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.4:0  br i1 %tmp_20_4, label %.preheader9.5, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1959">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.5:0  br i1 %tmp_20_5, label %.preheader9.6, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1960">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.6:0  br i1 %tmp_20_6, label %.preheader9.7, label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1961">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.7:0  br i1 %tmp_20_7, label %.preheader9.8, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1962">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.8:0  br i1 %tmp_20_8, label %.preheader9.9, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="44" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_12 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="445" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1964">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.9:0  br i1 %tmp_20_9, label %.preheader9.10, label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1965">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.10:0  br i1 %tmp_20_s, label %.preheader9.11, label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1966">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.11:0  br i1 %tmp_20_10, label %.preheader9.12, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1967">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.12:0  br i1 %tmp_20_11, label %.preheader9.13, label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1968">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.13:0  br i1 %tmp_20_12, label %.preheader9.14, label %23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1969">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.14:0  br i1 %tmp_20_13, label %.preheader9.15, label %24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1970">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.15:0  br i1 %tmp_20_14, label %.preheader9.16, label %25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="44" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:0  %tmp_18_neg = xor i32 %w_1_to_int, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_18_neg"/></StgValue>
</operation>

<operation id="453" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
.preheader9.16:1  %tmp_18 = bitcast i32 %tmp_18_neg to float

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="454" st_id="44" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="455" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1972">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.16152:0  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="456" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_9 = load float* %a_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_9"/></StgValue>
</operation>

<operation id="457" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="458" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="459" st_id="45" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_12 = load float* %a_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_12"/></StgValue>
</operation>

<operation id="460" st_id="45" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="461" st_id="45" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_14 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="462" st_id="45" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="463" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="464" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_11 = load float* %a_0_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_11"/></StgValue>
</operation>

<operation id="465" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="466" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="467" st_id="46" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="468" st_id="46" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_14 = load float* %a_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_14"/></StgValue>
</operation>

<operation id="469" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="470" st_id="46" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_16 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="471" st_id="46" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="472" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="473" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="474" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_14 = load float* %a_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_14"/></StgValue>
</operation>

<operation id="475" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="476" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="477" st_id="47" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="478" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="479" st_id="47" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_16 = load float* %a_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_16"/></StgValue>
</operation>

<operation id="480" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="481" st_id="47" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_19 = load float* %a_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_19"/></StgValue>
</operation>

<operation id="482" st_id="47" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="483" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_25 = fmul float %w_1, %a_0_load_9

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="484" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="485" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="486" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_16 = load float* %a_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_16"/></StgValue>
</operation>

<operation id="487" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="488" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="489" st_id="48" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_8 = fmul float %w_1, %a_1_load_12

]]></Node>
<StgValue><ssdm name="tmp_22_8"/></StgValue>
</operation>

<operation id="490" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="491" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="492" st_id="48" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_19 = load float* %a_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_19"/></StgValue>
</operation>

<operation id="493" st_id="48" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="494" st_id="48" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_21 = load float* %a_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_21"/></StgValue>
</operation>

<operation id="495" st_id="48" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="496" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_1 = fmul float %w_1, %a_0_load_11

]]></Node>
<StgValue><ssdm name="tmp_22_1"/></StgValue>
</operation>

<operation id="497" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="498" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="499" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_18 = load float* %a_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_18"/></StgValue>
</operation>

<operation id="500" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="501" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="502" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_9 = fmul float %w_1, %a_1_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_9"/></StgValue>
</operation>

<operation id="503" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="504" st_id="49" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="505" st_id="49" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_21 = load float* %a_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_21"/></StgValue>
</operation>

<operation id="506" st_id="49" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="507" st_id="49" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_23 = load float* %a_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_23"/></StgValue>
</operation>

<operation id="508" st_id="49" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="509" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_2 = fmul float %w_1, %a_0_load_14

]]></Node>
<StgValue><ssdm name="tmp_22_2"/></StgValue>
</operation>

<operation id="510" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="511" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="512" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_21 = load float* %a_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_21"/></StgValue>
</operation>

<operation id="513" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="514" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="515" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_s = fmul float %w_1, %a_1_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_s"/></StgValue>
</operation>

<operation id="516" st_id="50" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="517" st_id="50" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="518" st_id="50" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_23 = load float* %a_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_23"/></StgValue>
</operation>

<operation id="519" st_id="50" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="520" st_id="50" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_26 = load float* %a_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_26"/></StgValue>
</operation>

<operation id="521" st_id="50" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="522" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_3 = fmul float %w_1, %a_0_load_16

]]></Node>
<StgValue><ssdm name="tmp_22_3"/></StgValue>
</operation>

<operation id="523" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="524" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="525" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_23 = load float* %a_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_23"/></StgValue>
</operation>

<operation id="526" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="527" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_25"/></StgValue>
</operation>

<operation id="528" st_id="51" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_10 = fmul float %w_1, %a_1_load_19

]]></Node>
<StgValue><ssdm name="tmp_22_10"/></StgValue>
</operation>

<operation id="529" st_id="51" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="530" st_id="51" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="531" st_id="51" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_26 = load float* %a_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_26"/></StgValue>
</operation>

<operation id="532" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="533" st_id="51" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_28 = load float* %a_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_28"/></StgValue>
</operation>

<operation id="534" st_id="51" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="535" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
_ifconv3:1  %tmp_84 = zext i8 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="536" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:5  %a_0_addr_10 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="a_0_addr_10"/></StgValue>
</operation>

<operation id="537" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:28  %a_1_addr_10 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="a_1_addr_10"/></StgValue>
</operation>

<operation id="538" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="539" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_4 = fmul float %w_1, %a_0_load_18

]]></Node>
<StgValue><ssdm name="tmp_22_4"/></StgValue>
</operation>

<operation id="540" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="541" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="542" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_0_load_25 = load float* %a_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_25"/></StgValue>
</operation>

<operation id="543" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="544" st_id="52" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_13 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="545" st_id="52" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_11 = fmul float %w_1, %a_1_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_11"/></StgValue>
</operation>

<operation id="546" st_id="52" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="547" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="548" st_id="52" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="7">
<![CDATA[
:0  %a_1_load_28 = load float* %a_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_28"/></StgValue>
</operation>

<operation id="549" st_id="52" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="550" st_id="52" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="551" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:6  %tmp_87 = or i8 %tmp_83, 1

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="552" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:7  %tmp_88 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_87)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="553" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:8  %a_0_addr_12 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="a_0_addr_12"/></StgValue>
</operation>

<operation id="554" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:29  %a_1_addr_12 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_88

]]></Node>
<StgValue><ssdm name="a_1_addr_12"/></StgValue>
</operation>

<operation id="555" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_10 = load float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_10"/></StgValue>
</operation>

<operation id="556" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="557" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_5 = fmul float %w_1, %a_0_load_21

]]></Node>
<StgValue><ssdm name="tmp_22_5"/></StgValue>
</operation>

<operation id="558" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="559" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="560" st_id="53" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_13 = load float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_13"/></StgValue>
</operation>

<operation id="561" st_id="53" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_15 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="562" st_id="53" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_12 = fmul float %w_1, %a_1_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_12"/></StgValue>
</operation>

<operation id="563" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="564" st_id="53" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="565" st_id="53" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="566" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:9  %tmp_89 = or i8 %tmp_83, 2

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="567" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:10  %tmp_90 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_89)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="568" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:11  %a_0_addr_14 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="a_0_addr_14"/></StgValue>
</operation>

<operation id="569" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:30  %a_1_addr_14 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_90

]]></Node>
<StgValue><ssdm name="a_1_addr_14"/></StgValue>
</operation>

<operation id="570" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="571" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_12 = load float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_12"/></StgValue>
</operation>

<operation id="572" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="573" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_6 = fmul float %w_1, %a_0_load_23

]]></Node>
<StgValue><ssdm name="tmp_22_6"/></StgValue>
</operation>

<operation id="574" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="575" st_id="54" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="576" st_id="54" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_15 = load float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_15"/></StgValue>
</operation>

<operation id="577" st_id="54" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_17 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="578" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_13 = fmul float %w_1, %a_1_load_26

]]></Node>
<StgValue><ssdm name="tmp_22_13"/></StgValue>
</operation>

<operation id="579" st_id="54" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="580" st_id="54" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="581" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:12  %tmp_91 = or i8 %tmp_83, 3

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="582" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:13  %tmp_92 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_91)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="583" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:14  %a_0_addr_16 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="a_0_addr_16"/></StgValue>
</operation>

<operation id="584" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:31  %a_1_addr_16 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="a_1_addr_16"/></StgValue>
</operation>

<operation id="585" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="586" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="587" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_15 = load float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_15"/></StgValue>
</operation>

<operation id="588" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="589" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_7 = fmul float %w_1, %a_0_load_25

]]></Node>
<StgValue><ssdm name="tmp_22_7"/></StgValue>
</operation>

<operation id="590" st_id="55" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="591" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="592" st_id="55" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_17 = load float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_17"/></StgValue>
</operation>

<operation id="593" st_id="55" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_20 = load float* %a_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_20"/></StgValue>
</operation>

<operation id="594" st_id="55" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_22_14 = fmul float %w_1, %a_1_load_28

]]></Node>
<StgValue><ssdm name="tmp_22_14"/></StgValue>
</operation>

<operation id="595" st_id="55" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="596" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:15  %tmp_93 = or i8 %tmp_83, 4

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="597" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:16  %tmp_94 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_93)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="598" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:17  %a_0_addr_18 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="a_0_addr_18"/></StgValue>
</operation>

<operation id="599" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:32  %a_1_addr_18 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_94

]]></Node>
<StgValue><ssdm name="a_1_addr_18"/></StgValue>
</operation>

<operation id="600" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="601" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="602" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="603" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_17 = load float* %a_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_17"/></StgValue>
</operation>

<operation id="604" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="605" st_id="56" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="606" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="607" st_id="56" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="608" st_id="56" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_20 = load float* %a_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_20"/></StgValue>
</operation>

<operation id="609" st_id="56" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_22 = load float* %a_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_22"/></StgValue>
</operation>

<operation id="610" st_id="56" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="611" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:18  %tmp_95 = or i8 %tmp_83, 5

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="612" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:19  %tmp_96 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_95)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="613" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:20  %a_0_addr_20 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="a_0_addr_20"/></StgValue>
</operation>

<operation id="614" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:33  %a_1_addr_20 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_96

]]></Node>
<StgValue><ssdm name="a_1_addr_20"/></StgValue>
</operation>

<operation id="615" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="616" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="617" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="618" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="619" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_19 = load float* %a_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_19"/></StgValue>
</operation>

<operation id="620" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="621" st_id="57" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="622" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="623" st_id="57" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="624" st_id="57" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="625" st_id="57" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_22 = load float* %a_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_22"/></StgValue>
</operation>

<operation id="626" st_id="57" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_24 = load float* %a_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_24"/></StgValue>
</operation>

<operation id="627" st_id="57" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="628" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:21  %tmp_97 = or i8 %tmp_83, 6

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="629" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:22  %tmp_98 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_97)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="630" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:23  %a_0_addr_22 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="a_0_addr_22"/></StgValue>
</operation>

<operation id="631" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:34  %a_1_addr_22 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_98

]]></Node>
<StgValue><ssdm name="a_1_addr_22"/></StgValue>
</operation>

<operation id="632" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_26 = fsub float %a_0_load_10, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="633" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="634" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="635" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="636" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="637" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_22 = load float* %a_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_22"/></StgValue>
</operation>

<operation id="638" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_24"/></StgValue>
</operation>

<operation id="639" st_id="58" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_8 = fsub float %a_1_load_13, %tmp_22_8

]]></Node>
<StgValue><ssdm name="tmp_23_8"/></StgValue>
</operation>

<operation id="640" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="641" st_id="58" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="642" st_id="58" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="643" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="644" st_id="58" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_24 = load float* %a_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_24"/></StgValue>
</operation>

<operation id="645" st_id="58" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_27 = load float* %a_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_27"/></StgValue>
</operation>

<operation id="646" st_id="58" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="647" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.16:3  br i1 %icmp, label %branch102, label %branch103

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="648" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv3:24  %tmp_99 = or i8 %tmp_83, 7

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="649" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
_ifconv3:25  %tmp_100 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_99)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="650" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:26  %a_0_addr_24 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="a_0_addr_24"/></StgValue>
</operation>

<operation id="651" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1950">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv3:35  %a_1_addr_24 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_100

]]></Node>
<StgValue><ssdm name="a_1_addr_24"/></StgValue>
</operation>

<operation id="652" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_1 = fsub float %a_0_load_12, %tmp_22_1

]]></Node>
<StgValue><ssdm name="tmp_23_1"/></StgValue>
</operation>

<operation id="653" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="654" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="655" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="656" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="657" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_24 = load float* %a_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_24"/></StgValue>
</operation>

<operation id="658" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_26"/></StgValue>
</operation>

<operation id="659" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_9 = fsub float %a_1_load_15, %tmp_22_9

]]></Node>
<StgValue><ssdm name="tmp_23_9"/></StgValue>
</operation>

<operation id="660" st_id="59" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="661" st_id="59" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="662" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="663" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="664" st_id="59" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_27 = load float* %a_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_27"/></StgValue>
</operation>

<operation id="665" st_id="59" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_29 = load float* %a_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_29"/></StgValue>
</operation>

<operation id="666" st_id="59" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1971">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.16:2  %tmp_19 = fdiv float %tmp_18, %pivot

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="667" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_26, float* %a_0_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="668" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1954">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="669" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_2 = fsub float %a_0_load_15, %tmp_22_2

]]></Node>
<StgValue><ssdm name="tmp_23_2"/></StgValue>
</operation>

<operation id="670" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="671" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="672" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="673" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="674" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_0_load_26 = load float* %a_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_26"/></StgValue>
</operation>

<operation id="675" st_id="60" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_8, float* %a_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="676" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1963">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="60" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_s = fsub float %a_1_load_17, %tmp_22_s

]]></Node>
<StgValue><ssdm name="tmp_23_s"/></StgValue>
</operation>

<operation id="678" st_id="60" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="679" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="680" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="681" st_id="60" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="682" st_id="60" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="7">
<![CDATA[
:2  %a_1_load_29 = load float* %a_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_29"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="683" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_1, float* %a_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="684" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1973">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_3 = fsub float %a_0_load_17, %tmp_22_3

]]></Node>
<StgValue><ssdm name="tmp_23_3"/></StgValue>
</operation>

<operation id="686" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="687" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="688" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="689" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="690" st_id="61" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_9, float* %a_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="691" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1974">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="692" st_id="61" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_10 = fsub float %a_1_load_20, %tmp_22_10

]]></Node>
<StgValue><ssdm name="tmp_23_10"/></StgValue>
</operation>

<operation id="693" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="694" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="695" st_id="61" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="696" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="697" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_2, float* %a_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="698" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1975">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_4 = fsub float %a_0_load_19, %tmp_22_4

]]></Node>
<StgValue><ssdm name="tmp_23_4"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="702" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="703" st_id="62" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_s, float* %a_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1976">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="705" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_11 = fsub float %a_1_load_22, %tmp_22_11

]]></Node>
<StgValue><ssdm name="tmp_23_11"/></StgValue>
</operation>

<operation id="706" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="707" st_id="62" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="708" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="709" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_3, float* %a_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1977">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_5 = fsub float %a_0_load_22, %tmp_22_5

]]></Node>
<StgValue><ssdm name="tmp_23_5"/></StgValue>
</operation>

<operation id="712" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="713" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="714" st_id="63" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_10, float* %a_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1978">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_12 = fsub float %a_1_load_24, %tmp_22_12

]]></Node>
<StgValue><ssdm name="tmp_23_12"/></StgValue>
</operation>

<operation id="717" st_id="63" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="718" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="719" st_id="64" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_4, float* %a_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1979">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_6 = fsub float %a_0_load_24, %tmp_22_6

]]></Node>
<StgValue><ssdm name="tmp_23_6"/></StgValue>
</operation>

<operation id="722" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="723" st_id="64" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_11, float* %a_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1980">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="64" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_13 = fsub float %a_1_load_27, %tmp_22_13

]]></Node>
<StgValue><ssdm name="tmp_23_13"/></StgValue>
</operation>

<operation id="726" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="727" st_id="65" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_5, float* %a_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1981">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_7 = fsub float %a_0_load_26, %tmp_22_7

]]></Node>
<StgValue><ssdm name="tmp_23_7"/></StgValue>
</operation>

<operation id="730" st_id="65" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_12, float* %a_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1982">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23_14 = fsub float %a_1_load_29, %tmp_22_14

]]></Node>
<StgValue><ssdm name="tmp_23_14"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="733" st_id="66" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_6, float* %a_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1983">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="66" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_13, float* %a_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1984">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="737" st_id="67" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_7, float* %a_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1985">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="67" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %tmp_23_14, float* %a_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1986">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="tmp_20_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader9.16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="741" st_id="68" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch103:0  store float %tmp_19, float* %a_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1987">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %.preheader9.16152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="68" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch102:0  store float %tmp_19, float* %a_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2008">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_52" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %.preheader9.16152

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="745" st_id="69" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2010">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="746" st_id="70" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2011">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="747" st_id="71" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2012">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="748" st_id="72" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2013">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="749" st_id="73" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2014">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="750" st_id="74" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2015">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="751" st_id="75" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2016">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="752" st_id="76" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2017">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="753" st_id="77" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2018">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="754" st_id="78" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2019">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="755" st_id="79" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2020">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="756" st_id="80" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2021">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="757" st_id="81" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2022">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="758" st_id="82" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2023">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="759" st_id="83" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2024">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="760" st_id="84" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_14 = fdiv float 1.000000e+00, %pivot

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="761" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2025">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp, label %branch98, label %branch99

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="762" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch99:0  store float %tmp_14, float* %a_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2027">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="85" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch98:0  store float %tmp_14, float* %a_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2029">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2032">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="767" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader8:0  %i_4 = phi i5 [ %i_7, %.preheader8.loopexit ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="768" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i5 %i_4, -16

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="769" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:2  %i_7 = add i5 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="770" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2033">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:0  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="772" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:1  %tmp_s = zext i5 %i_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="773" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:2  %work_addr_1 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="work_addr_1"/></StgValue>
</operation>

<operation id="774" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="3" op_0_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_65 = trunc i5 %i_4 to i3

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="775" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_66 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %i_4, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="776" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:5  %icmp1 = icmp eq i2 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="777" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2035">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2037">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="779" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="780" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="5" op_0_bw="9">
<![CDATA[
.preheader:0  %work_load = load i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name="work_load"/></StgValue>
</operation>

<operation id="781" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %tmp_8 = icmp eq i5 %work_load, %i_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="782" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:2  br i1 %tmp_8, label %.preheader8.loopexit, label %_ifconv5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv5:0  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="784" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="5">
<![CDATA[
_ifconv5:2  %tmp_10 = zext i5 %work_load to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="785" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv5:3  %tmp_102 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %work_load, i3 %tmp_65)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="786" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="8">
<![CDATA[
_ifconv5:4  %tmp_74 = zext i8 %tmp_102 to i64

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="787" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:5  %a_0_addr_2 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="a_0_addr_2"/></StgValue>
</operation>

<operation id="788" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:6  %a_1_addr_2 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="a_1_addr_2"/></StgValue>
</operation>

<operation id="789" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:7  %work_addr_2 = getelementptr [500 x i5]* %work, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="work_addr_2"/></StgValue>
</operation>

<operation id="790" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="9">
<![CDATA[
_ifconv5:8  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="791" st_id="88" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2743">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="792" st_id="88" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2745">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="793" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv5:19  %tmp_105 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %work_load, i32 3, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="794" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv5:20  %icmp2 = icmp eq i2 %tmp_105, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="795" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2038">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch30, label %branch31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2039">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch28, label %branch29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2040">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch26, label %branch27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2041">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch24, label %branch25

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2042">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch22, label %branch23

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2043">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch20, label %branch21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2044">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch18, label %branch19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2045">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch16, label %branch17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2046">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch14, label %branch15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2047">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch12, label %branch13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2048">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch10, label %branch11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2049">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch8, label %branch9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2050">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch6, label %branch7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2051">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch4, label %branch5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2052">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch2, label %branch3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2053">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp2, label %branch0, label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="812" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2054">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="813" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="5" op_0_bw="9">
<![CDATA[
_ifconv5:8  %work_load_1 = load i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name="work_load_1"/></StgValue>
</operation>

<operation id="814" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
_ifconv5:9  store i5 %work_load, i5* %work_addr_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="3" op_0_bw="5">
<![CDATA[
_ifconv5:11  %tmp_103 = trunc i5 %work_load to i3

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="816" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ifconv5:12  %tmp_104 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %work_load, i3 %tmp_103)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="817" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="8">
<![CDATA[
_ifconv5:13  %tmp_76 = zext i8 %tmp_104 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="818" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:14  %a_0_addr_3 = getelementptr [128 x float]* %a_0, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_0_addr_3"/></StgValue>
</operation>

<operation id="819" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv5:15  %a_1_addr_3 = getelementptr [128 x float]* %a_1, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="a_1_addr_3"/></StgValue>
</operation>

<operation id="820" st_id="89" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2744">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:16  %a_0_load_2 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_2"/></StgValue>
</operation>

<operation id="821" st_id="89" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2746">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:17  %a_1_load_2 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_2"/></StgValue>
</operation>

<operation id="822" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:18  %w_4_0_phi = select i1 %icmp1, float %a_0_load_2, float %a_1_load_2

]]></Node>
<StgValue><ssdm name="w_4_0_phi"/></StgValue>
</operation>

<operation id="823" st_id="89" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2747">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="824" st_id="89" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2749">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="825" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv5:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
_ifconv5:10  store i5 %work_load_1, i5* %work_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="90" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2748">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:21  %a_0_load_3 = load float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_3"/></StgValue>
</operation>

<operation id="828" st_id="90" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2750">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="7">
<![CDATA[
_ifconv5:22  %a_1_load_3 = load float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_3"/></StgValue>
</operation>

<operation id="829" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv5:23  %a_load_4_0_phi = select i1 %icmp2, float %a_0_load_3, float %a_1_load_3

]]></Node>
<StgValue><ssdm name="a_load_4_0_phi"/></StgValue>
</operation>

<operation id="830" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:24  br i1 %icmp1, label %branch94, label %branch95

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch95:0  store float %a_load_4_0_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="90" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch94:0  store float %a_load_4_0_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="835" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch31:0  store float %w_4_0_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="91" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch30:0  store float %w_4_0_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %_ifconv6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="839" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2751">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="840" st_id="92" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2753">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="841" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2752">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:0  %a_0_load_7 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_7"/></StgValue>
</operation>

<operation id="842" st_id="93" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2754">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="7">
<![CDATA[
_ifconv6:1  %a_1_load_7 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_7"/></StgValue>
</operation>

<operation id="843" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv6:2  %w_4_1_phi = select i1 %icmp1, float %a_0_load_7, float %a_1_load_7

]]></Node>
<StgValue><ssdm name="w_4_1_phi"/></StgValue>
</operation>

<operation id="844" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2055">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv6:3  br i1 %icmp1, label %branch90, label %branch91

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch91:0  store float %w_4_0_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="93" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch90:0  store float %w_4_0_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="849" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch29:0  store float %w_4_1_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %_ifconv7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="94" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch28:0  store float %w_4_1_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %_ifconv7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="853" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2755">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="854" st_id="95" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2757">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="855" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2756">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:0  %a_0_load_13 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_13"/></StgValue>
</operation>

<operation id="856" st_id="96" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2758">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="7">
<![CDATA[
_ifconv7:1  %a_1_load_9 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_9"/></StgValue>
</operation>

<operation id="857" st_id="96" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv7:2  %w_4_2_phi = select i1 %icmp1, float %a_0_load_13, float %a_1_load_9

]]></Node>
<StgValue><ssdm name="w_4_2_phi"/></StgValue>
</operation>

<operation id="858" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2056">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv7:3  br i1 %icmp1, label %branch86, label %branch87

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch87:0  store float %w_4_1_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="96" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch86:0  store float %w_4_1_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="863" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch27:0  store float %w_4_2_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %_ifconv8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="97" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch26:0  store float %w_4_2_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %_ifconv8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="867" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2759">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="868" st_id="98" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2761">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="869" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2760">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:0  %a_0_load_20 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_20"/></StgValue>
</operation>

<operation id="870" st_id="99" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2762">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="7">
<![CDATA[
_ifconv8:1  %a_1_load_10 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_10"/></StgValue>
</operation>

<operation id="871" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2057">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv8:2  %w_4_3_phi = select i1 %icmp1, float %a_0_load_20, float %a_1_load_10

]]></Node>
<StgValue><ssdm name="w_4_3_phi"/></StgValue>
</operation>

<operation id="872" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2057">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:3  br i1 %icmp1, label %branch82, label %branch83

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch83:0  store float %w_4_2_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="99" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch82:0  store float %w_4_2_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="877" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch25:0  store float %w_4_3_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="100" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch24:0  store float %w_4_3_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %_ifconv9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="881" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2763">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_27"/></StgValue>
</operation>

<operation id="882" st_id="101" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2765">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="883" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2764">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:0  %a_0_load_27 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_27"/></StgValue>
</operation>

<operation id="884" st_id="102" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2766">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="7">
<![CDATA[
_ifconv9:1  %a_1_load_11 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_11"/></StgValue>
</operation>

<operation id="885" st_id="102" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv9:2  %w_4_4_phi = select i1 %icmp1, float %a_0_load_27, float %a_1_load_11

]]></Node>
<StgValue><ssdm name="w_4_4_phi"/></StgValue>
</operation>

<operation id="886" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2058">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:3  br i1 %icmp1, label %branch78, label %branch79

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="887" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch79:0  store float %w_4_3_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="888" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="889" st_id="102" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch78:0  store float %w_4_3_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="891" st_id="103" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch23:0  store float %w_4_4_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %_ifconv10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="103" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch22:0  store float %w_4_4_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %_ifconv10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="895" st_id="104" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2767">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:0  %a_0_load_28 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_28"/></StgValue>
</operation>

<operation id="896" st_id="104" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2769">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:1  %a_1_load_18 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_18"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="897" st_id="105" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2768">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:0  %a_0_load_28 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_28"/></StgValue>
</operation>

<operation id="898" st_id="105" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2770">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="7">
<![CDATA[
_ifconv10:1  %a_1_load_18 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_18"/></StgValue>
</operation>

<operation id="899" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv10:2  %w_4_5_phi = select i1 %icmp1, float %a_0_load_28, float %a_1_load_18

]]></Node>
<StgValue><ssdm name="w_4_5_phi"/></StgValue>
</operation>

<operation id="900" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2059">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv10:3  br i1 %icmp1, label %branch74, label %branch75

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch75:0  store float %w_4_4_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="105" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch74:0  store float %w_4_4_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %33

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="905" st_id="106" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch21:0  store float %w_4_5_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %_ifconv11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="106" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch20:0  store float %w_4_5_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %_ifconv11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="909" st_id="107" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2771">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:0  %a_0_load_29 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_29"/></StgValue>
</operation>

<operation id="910" st_id="107" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2773">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:1  %a_1_load_25 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_25"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="911" st_id="108" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2772">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:0  %a_0_load_29 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_29"/></StgValue>
</operation>

<operation id="912" st_id="108" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2774">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="7">
<![CDATA[
_ifconv11:1  %a_1_load_25 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_25"/></StgValue>
</operation>

<operation id="913" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv11:2  %w_4_6_phi = select i1 %icmp1, float %a_0_load_29, float %a_1_load_25

]]></Node>
<StgValue><ssdm name="w_4_6_phi"/></StgValue>
</operation>

<operation id="914" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2060">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv11:3  br i1 %icmp1, label %branch70, label %branch71

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch71:0  store float %w_4_5_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="108" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch70:0  store float %w_4_5_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %34

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="919" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch19:0  store float %w_4_6_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %_ifconv12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="109" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch18:0  store float %w_4_6_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %_ifconv12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="923" st_id="110" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2775">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:0  %a_0_load_30 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_30"/></StgValue>
</operation>

<operation id="924" st_id="110" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2777">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:1  %a_1_load_30 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_30"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="925" st_id="111" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2776">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:0  %a_0_load_30 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_30"/></StgValue>
</operation>

<operation id="926" st_id="111" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2778">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="7">
<![CDATA[
_ifconv12:1  %a_1_load_30 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_30"/></StgValue>
</operation>

<operation id="927" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv12:2  %w_4_7_phi = select i1 %icmp1, float %a_0_load_30, float %a_1_load_30

]]></Node>
<StgValue><ssdm name="w_4_7_phi"/></StgValue>
</operation>

<operation id="928" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2061">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv12:3  br i1 %icmp1, label %branch66, label %branch67

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="111" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch67:0  store float %w_4_6_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="332">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="111" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch66:0  store float %w_4_6_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="933" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch17:0  store float %w_4_7_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="934" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="935" st_id="112" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch16:0  store float %w_4_7_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %_ifconv13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="937" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2779">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:0  %a_0_load_31 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_31"/></StgValue>
</operation>

<operation id="938" st_id="113" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2781">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:1  %a_1_load_31 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_31"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="939" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2780">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:0  %a_0_load_31 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_31"/></StgValue>
</operation>

<operation id="940" st_id="114" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2782">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="7">
<![CDATA[
_ifconv13:1  %a_1_load_31 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_31"/></StgValue>
</operation>

<operation id="941" st_id="114" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv13:2  %w_4_8_phi = select i1 %icmp1, float %a_0_load_31, float %a_1_load_31

]]></Node>
<StgValue><ssdm name="w_4_8_phi"/></StgValue>
</operation>

<operation id="942" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2062">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv13:3  br i1 %icmp1, label %branch62, label %branch63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="114" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch63:0  store float %w_4_7_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="114" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch62:0  store float %w_4_7_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="947" st_id="115" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch15:0  store float %w_4_8_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %_ifconv14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="115" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch14:0  store float %w_4_8_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %_ifconv14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="951" st_id="116" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2783">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:0  %a_0_load_32 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_32"/></StgValue>
</operation>

<operation id="952" st_id="116" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2785">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:1  %a_1_load_32 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_32"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="953" st_id="117" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2784">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:0  %a_0_load_32 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_32"/></StgValue>
</operation>

<operation id="954" st_id="117" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2786">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="7">
<![CDATA[
_ifconv14:1  %a_1_load_32 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_32"/></StgValue>
</operation>

<operation id="955" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv14:2  %w_4_9_phi = select i1 %icmp1, float %a_0_load_32, float %a_1_load_32

]]></Node>
<StgValue><ssdm name="w_4_9_phi"/></StgValue>
</operation>

<operation id="956" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2063">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv14:3  br i1 %icmp1, label %branch58, label %branch59

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="957" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch59:0  store float %w_4_8_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="958" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="117" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch58:0  store float %w_4_8_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="961" st_id="118" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch13:0  store float %w_4_9_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %_ifconv15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="118" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch12:0  store float %w_4_9_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %_ifconv15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="965" st_id="119" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2787">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:0  %a_0_load_33 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_33"/></StgValue>
</operation>

<operation id="966" st_id="119" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2789">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:1  %a_1_load_33 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_33"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="967" st_id="120" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2788">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:0  %a_0_load_33 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_33"/></StgValue>
</operation>

<operation id="968" st_id="120" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2790">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="7">
<![CDATA[
_ifconv15:1  %a_1_load_33 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_33"/></StgValue>
</operation>

<operation id="969" st_id="120" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv15:2  %w_4_10_phi = select i1 %icmp1, float %a_0_load_33, float %a_1_load_33

]]></Node>
<StgValue><ssdm name="w_4_10_phi"/></StgValue>
</operation>

<operation id="970" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2064">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv15:3  br i1 %icmp1, label %branch54, label %branch55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch55:0  store float %w_4_9_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="120" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch54:0  store float %w_4_9_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="975" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch11:0  store float %w_4_10_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %_ifconv16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="121" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch10:0  store float %w_4_10_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %_ifconv16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="979" st_id="122" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2791">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="7">
<![CDATA[
_ifconv16:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_34"/></StgValue>
</operation>

<operation id="980" st_id="122" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2793">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="7">
<![CDATA[
_ifconv16:1  %a_1_load_34 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_34"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="981" st_id="123" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2792">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="7">
<![CDATA[
_ifconv16:0  %a_0_load_34 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_34"/></StgValue>
</operation>

<operation id="982" st_id="123" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2794">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="7">
<![CDATA[
_ifconv16:1  %a_1_load_34 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_34"/></StgValue>
</operation>

<operation id="983" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv16:2  %w_4_11_phi = select i1 %icmp1, float %a_0_load_34, float %a_1_load_34

]]></Node>
<StgValue><ssdm name="w_4_11_phi"/></StgValue>
</operation>

<operation id="984" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2065">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv16:3  br i1 %icmp1, label %branch50, label %branch51

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="123" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch51:0  store float %w_4_10_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="388">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="123" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch50:0  store float %w_4_10_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="384">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="989" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch9:0  store float %w_4_11_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="395">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %_ifconv17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="124" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch8:0  store float %w_4_11_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="391">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %_ifconv17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="993" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2795">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="7">
<![CDATA[
_ifconv17:0  %a_0_load_35 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_35"/></StgValue>
</operation>

<operation id="994" st_id="125" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2797">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="7">
<![CDATA[
_ifconv17:1  %a_1_load_35 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_35"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="995" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2796">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="7">
<![CDATA[
_ifconv17:0  %a_0_load_35 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_35"/></StgValue>
</operation>

<operation id="996" st_id="126" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2798">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="7">
<![CDATA[
_ifconv17:1  %a_1_load_35 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_35"/></StgValue>
</operation>

<operation id="997" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv17:2  %w_4_12_phi = select i1 %icmp1, float %a_0_load_35, float %a_1_load_35

]]></Node>
<StgValue><ssdm name="w_4_12_phi"/></StgValue>
</operation>

<operation id="998" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2066">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv17:3  br i1 %icmp1, label %branch46, label %branch47

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="126" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch47:0  store float %w_4_11_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="402">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="126" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch46:0  store float %w_4_11_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1002" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="398">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1003" st_id="127" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch7:0  store float %w_4_12_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1004" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="409">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %_ifconv18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="127" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch6:0  store float %w_4_12_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="405">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %_ifconv18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1007" st_id="128" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2799">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="7">
<![CDATA[
_ifconv18:0  %a_0_load_36 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_36"/></StgValue>
</operation>

<operation id="1008" st_id="128" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2801">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="7">
<![CDATA[
_ifconv18:1  %a_1_load_36 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_36"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1009" st_id="129" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2800">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="7">
<![CDATA[
_ifconv18:0  %a_0_load_36 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_36"/></StgValue>
</operation>

<operation id="1010" st_id="129" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2802">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="7">
<![CDATA[
_ifconv18:1  %a_1_load_36 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_36"/></StgValue>
</operation>

<operation id="1011" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv18:2  %w_4_13_phi = select i1 %icmp1, float %a_0_load_36, float %a_1_load_36

]]></Node>
<StgValue><ssdm name="w_4_13_phi"/></StgValue>
</operation>

<operation id="1012" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2067">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv18:3  br i1 %icmp1, label %branch42, label %branch43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch43:0  store float %w_4_12_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="416">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="129" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch42:0  store float %w_4_12_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="412">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1017" st_id="130" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch5:0  store float %w_4_13_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %_ifconv19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="130" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch4:0  store float %w_4_13_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="419">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %_ifconv19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1021" st_id="131" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2803">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="7">
<![CDATA[
_ifconv19:0  %a_0_load_37 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_37"/></StgValue>
</operation>

<operation id="1022" st_id="131" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2805">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
_ifconv19:1  %a_1_load_37 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_37"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1023" st_id="132" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2804">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="7">
<![CDATA[
_ifconv19:0  %a_0_load_37 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_37"/></StgValue>
</operation>

<operation id="1024" st_id="132" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2806">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="7">
<![CDATA[
_ifconv19:1  %a_1_load_37 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_37"/></StgValue>
</operation>

<operation id="1025" st_id="132" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv19:2  %w_4_14_phi = select i1 %icmp1, float %a_0_load_37, float %a_1_load_37

]]></Node>
<StgValue><ssdm name="w_4_14_phi"/></StgValue>
</operation>

<operation id="1026" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2068">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv19:3  br i1 %icmp1, label %branch38, label %branch39

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1027" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch39:0  store float %w_4_13_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="132" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch38:0  store float %w_4_13_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1031" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3:0  store float %w_4_14_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %_ifconv20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="133" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch2:0  store float %w_4_14_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %_ifconv20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1035" st_id="134" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2807">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="7">
<![CDATA[
_ifconv20:0  %a_0_load_38 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_38"/></StgValue>
</operation>

<operation id="1036" st_id="134" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2809">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="7">
<![CDATA[
_ifconv20:1  %a_1_load_38 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_38"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1037" st_id="135" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2808">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="32" op_0_bw="7">
<![CDATA[
_ifconv20:0  %a_0_load_38 = load float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_0_load_38"/></StgValue>
</operation>

<operation id="1038" st_id="135" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2810">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="7">
<![CDATA[
_ifconv20:1  %a_1_load_38 = load float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="a_1_load_38"/></StgValue>
</operation>

<operation id="1039" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv20:2  %w_4_15_phi = select i1 %icmp1, float %a_0_load_38, float %a_1_load_38

]]></Node>
<StgValue><ssdm name="w_4_15_phi"/></StgValue>
</operation>

<operation id="1040" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2069">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv20:3  br i1 %icmp1, label %branch34, label %branch35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="135" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch35:0  store float %w_4_14_phi, float* %a_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="135" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch34:0  store float %w_4_14_phi, float* %a_0_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
<literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %43

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1045" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch1:0  store float %w_4_15_phi, float* %a_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2070">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="136" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch0:0  store float %w_4_15_phi, float* %a_0_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1048" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2104">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1049" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.loopexit:0  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="138" st_id="1516">
</state>

<state id="139" st_id="1539">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
