# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab_3.srcs/sources_1/imports/Vivado-2021/okCoreHarness.v" \
"../../../../Lab_3.srcs/sources_1/imports/Vivado-2021/okLibrary.v" \
"../../../../Lab_3.srcs/sources_1/imports/Vivado-2021/okWireIn.v" \
"../../../../Lab_3.srcs/sources_1/imports/Vivado-2021/okWireOut.v" \
"../../../../lab3_example.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
