Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.35 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Reading design: tx_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tx_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tx_top"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : tx_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/seven_segment_display.vhd" in Library work.
Architecture behavioral of Entity seven_segment_display is up to date.
Compiling vhdl file "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/tx.vhd" in Library work.
Architecture behavioral of Entity tx is up to date.
Compiling vhdl file "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/tx_top.vhd" in Library work.
Entity <tx_top> compiled.
Entity <tx_top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <tx_top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <seven_segment_display> in library <work> (architecture <Behavioral>) with generics.
	COUNTER_BITS = 16

Analyzing hierarchy for entity <tx> in library <work> (architecture <Behavioral>) with generics.
	BAUD_RATE = 19200
	CLK_RATE = 50000000


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <tx_top> in library <work> (Architecture <Behavioral>).
Entity <tx_top> analyzed. Unit <tx_top> generated.

Analyzing generic Entity <seven_segment_display> in library <work> (Architecture <Behavioral>).
	COUNTER_BITS = 16
Entity <seven_segment_display> analyzed. Unit <seven_segment_display> generated.

Analyzing generic Entity <tx> in library <work> (Architecture <Behavioral>).
	BAUD_RATE = 19200
	CLK_RATE = 50000000
Entity <tx> analyzed. Unit <tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seven_segment_display>.
    Related source file is "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/seven_segment_display.vhd".
    Found 16x7-bit ROM for signal <seg>.
    Found 4-bit 4-to-1 multiplexer for signal <mux2>.
    Found 16-bit up counter for signal <r_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
Unit <seven_segment_display> synthesized.


Synthesizing Unit <tx>.
    Related source file is "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/tx.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tx_out>.
    Found 8-bit register for signal <current_shift>.
    Found 1-bit register for signal <shift_out>.
    Found 1-bit register for signal <tx_bit>.
    Found 12-bit register for signal <tx_timer>.
    Found 12-bit adder for signal <tx_timer$addsub0000> created at line 151.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <tx> synthesized.


Synthesizing Unit <tx_top>.
    Related source file is "//fs-caedm/clkrbj/Documents/320/Lab8/Lab8/tx_top.vhd".
    Found 1-bit register for signal <reset_btn>.
    Found 16-bit up counter for signal <sample_count>.
    Found 1-bit register for signal <send_btn>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <tx_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 7
 1-bit register                                        : 5
 12-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/state_reg/FSM> on signal <state_reg[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 0000
 strt  | 0001
 b0    | 0011
 b1    | 1110
 b2    | 1111
 b3    | 1101
 b4    | 1100
 b5    | 0100
 b6    | 0101
 b7    | 0111
 stp   | 0110
 ret   | 0010
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 12-bit adder                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 25
 Flip-Flops                                            : 25
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <tx_top> ...

Optimizing unit <tx> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tx_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : tx_top.ngr
Top Level Output File Name         : tx_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 194
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 41
#      LUT2                        : 15
#      LUT3                        : 11
#      LUT3_L                      : 1
#      LUT4                        : 28
#      LUT4_D                      : 5
#      MUXCY                       : 41
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 44
# FlipFlops/Latches                : 61
#      FD                          : 16
#      FDC                         : 14
#      FDCE                        : 10
#      FDE                         : 2
#      FDR                         : 18
#      FDRS                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 10
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       55  out of   4656     1%  
 Number of Slice Flip Flops:             61  out of   9312     0%  
 Number of 4 input LUTs:                105  out of   9312     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    232    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 61    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
reset_btn(reset_btn:Q)             | NONE(U2/current_shift_0)| 24    |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.583ns (Maximum Frequency: 179.115MHz)
   Minimum input arrival time before clock: 2.852ns
   Maximum output required time after clock: 7.457ns
   Maximum combinational path delay: 7.727ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.583ns (frequency: 179.115MHz)
  Total number of paths / destination ports: 994 / 91
-------------------------------------------------------------------------
Delay:               5.583ns (Levels of Logic = 3)
  Source:            U2/state_reg_FSM_FFd4 (FF)
  Destination:       U2/tx_timer_11 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U2/state_reg_FSM_FFd4 to U2/tx_timer_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.591   1.136  U2/state_reg_FSM_FFd4 (U2/state_reg_FSM_FFd4)
     LUT3:I0->O            1   0.704   0.424  U2/tx_timer_cmp_eq000042_SW0 (N21)
     LUT4_D:I3->O         11   0.704   1.012  U2/tx_timer_mux0002<0>21 (U2/N3)
     LUT2:I1->O            1   0.704   0.000  U2/tx_timer_mux0002<8>1 (U2/tx_timer_mux0002<8>)
     FDC:D                     0.308          U2/tx_timer_3
    ----------------------------------------
    Total                      5.583ns (3.011ns logic, 2.572ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            sw<7> (PAD)
  Destination:       U2/current_shift_7 (FF)
  Destination Clock: clk rising

  Data Path: sw<7> to U2/current_shift_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  sw_7_IBUF (sw_7_IBUF)
     LUT2:I0->O            1   0.704   0.000  U2/current_shift_mux0000<7>1 (U2/current_shift_mux0000<7>)
     FDCE:D                    0.308          U2/current_shift_7
    ----------------------------------------
    Total                      2.852ns (2.230ns logic, 0.622ns route)
                                       (78.2% logic, 21.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 65 / 11
-------------------------------------------------------------------------
Offset:              7.457ns (Levels of Logic = 3)
  Source:            U1/r_reg_14 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk rising

  Data Path: U1/r_reg_14 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  U1/r_reg_14 (U1/r_reg_14)
     LUT4:I0->O            7   0.704   0.883  U1/Mmux_mux281 (U1/mux2<3>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      7.457ns (5.271ns logic, 2.186ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Delay:               7.727ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       seg<6> (PAD)

  Data Path: sw<1> to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.526  sw_1_IBUF (sw_1_IBUF)
     LUT4:I1->O            7   0.704   0.883  U1/Mmux_mux241 (U1/mux2<1>)
     LUT4:I0->O            1   0.704   0.420  U1/Mrom_seg21 (seg_2_OBUF)
     OBUF:I->O                 3.272          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                      7.727ns (5.898ns logic, 1.829ns route)
                                       (76.3% logic, 23.7% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.65 secs
 
--> 

Total memory usage is 256544 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

