#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Jan 19 16:45:48 2025
# Process ID         : 25616
# Current directory  : D:/Projects/prj/AMD/bad_apple_7020_lcd
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16020 D:\Projects\prj\AMD\bad_apple_7020_lcd\lcd_7020.xpr
# Log file           : D:/Projects/prj/AMD/bad_apple_7020_lcd/vivado.log
# Journal file       : D:/Projects/prj/AMD/bad_apple_7020_lcd\vivado.jou
# Running On         : C88
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 8845HS w/ Radeon 780M Graphics
# CPU Frequency      : 3793 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33618 MB
# Swap memory        : 5100 MB
# Total Virtual      : 38718 MB
# Available Virtual  : 19991 MB
#-----------------------------------------------------------
start_gui
open_project D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/AMD/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/AMD/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1642.453 ; gain = 413.324
update_compile_order -fileset sources_1
open_bd_design {D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd}
Reading block design file <D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zynq_7> from block design file <D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1945.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/ip/zynq_7_processing_system7_0_0/zynq_7_processing_system7_0_0.xdc] for cell 'zynq_inst/zynq_7_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.gen/sources_1/bd/zynq_7/ip/zynq_7_processing_system7_0_0/zynq_7_processing_system7_0_0.xdc] for cell 'zynq_inst/zynq_7_i/processing_system7_0/inst'
Parsing XDC File [D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/constrs_1/new/zynq_7_wrapper.xdc]
Finished Parsing XDC File [D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/constrs_1/new/zynq_7_wrapper.xdc]
Parsing XDC File [D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/constrs_1/new/zynq_7_pl.xdc]
Finished Parsing XDC File [D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/constrs_1/new/zynq_7_pl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2069.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2423.133 ; gain = 661.547
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {D:/Projects/prj/AMD/bad_apple_7020_lcd/lcd_7020.srcs/sources_1/bd/zynq_7/zynq_7.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 00:07:30 2025...
