#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May  3 19:34:37 2024
# Process ID: 12980
# Current directory: C:/OTHERS/vivado_study/FullAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3784 C:\OTHERS\vivado_study\FullAdder\FullAdder.xpr
# Log file: C:/OTHERS/vivado_study/FullAdder/vivado.log
# Journal file: C:/OTHERS/vivado_study/FullAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/OTHERS/vivado_study/FullAdder/FullAdder.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2018.3/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 772.238 ; gain = 171.879
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 782.758 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '63' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'co' [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim/xsim.dir/FullAdder_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May  3 19:44:16 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 782.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 812.777 ; gain = 30.020
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:03:13 . Memory (MB): peak = 812.777 ; gain = 35.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'co' [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:57]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'co' [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v
file delete -force C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v w ]
add_files -fileset sim_1 C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'co' [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
ERROR: [VRFC 10-1412] syntax error near . [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:69]
ERROR: [VRFC 10-2865] module 'FullAdder_tb' ignored due to previous errors [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
ERROR: [VRFC 10-1412] syntax error near . [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:69]
ERROR: [VRFC 10-2865] module 'FullAdder_tb' ignored due to previous errors [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'co' [C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property source_mgmt_mode All [current_project]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sources_1/new/Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/OTHERS/vivado_study/FullAdder/FullAdder.srcs/sim_1/new/FullAdder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 55b1f02b54614eb797e20354b68bd416 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_tb_behav xil_defaultlib.FullAdder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.FullAdder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullAdder_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/OTHERS/vivado_study/FullAdder/FullAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_tb_behav -key {Behavioral:sim_1:Functional:FullAdder_tb} -tclbatch {FullAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source FullAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1380.605 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May  3 22:15:04 2024...
