Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.58 secs
 
--> Reading design: TX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TX.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TX"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : TX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" into library work
Parsing entity <XOR8_HXILINX_TX>.
Parsing architecture <XOR8_HXILINX_TX_V> of entity <xor8_hxilinx_tx>.
Parsing entity <CB4RE_HXILINX_TX>.
Parsing architecture <CB4RE_HXILINX_TX_V> of entity <cb4re_hxilinx_tx>.
Parsing entity <TX>.
Parsing architecture <BEHAVIORAL> of entity <tx>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TX> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4RE_HXILINX_TX> (architecture <CB4RE_HXILINX_TX_V>) from library <work>.

Elaborating entity <XOR8_HXILINX_TX> (architecture <XOR8_HXILINX_TX_V>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 153: Net <XLXN_138> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 154: Net <XLXN_140> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 155: Net <XLXN_141> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 156: Net <XLXN_142> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 157: Net <XLXN_143> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 158: Net <XLXN_145> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 173: Net <XLXN_244> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 174: Net <XLXI_113_CLR_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" Line 175: Net <XLXI_118_CLR_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TX>.
    Related source file is "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf".
    Set property "HU_SET = XLXI_93_0" for instance <XLXI_93>.
    Set property "HU_SET = XLXI_100_1" for instance <XLXI_100>.
INFO:Xst:3210 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" line 396: Output port <CEO> of the instance <XLXI_93> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" line 396: Output port <Q2> of the instance <XLXI_93> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf" line 396: Output port <TC> of the instance <XLXI_93> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_142> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_143> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_145> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_244> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_113_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_118_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <TX> synthesized.

Synthesizing Unit <CB4RE_HXILINX_TX>.
    Related source file is "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_8_o_add_0_OUT> created at line 80.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <CB4RE_HXILINX_TX> synthesized.

Synthesizing Unit <XOR8_HXILINX_TX>.
    Related source file is "C:\Users\Chaitanya Paikara\Downloads\USART_Tx-2016-05-08\USART_Tx\TX.vhf".
    Summary:
Unit <XOR8_HXILINX_TX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 1
 4-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <COUNT_0> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNT_1> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNT_2> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNT_3> has a constant value of 0 in block <XLXI_93>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <CB4RE_HXILINX_TX>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4RE_HXILINX_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Xors                                                 : 1
 1-bit xor8                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <COUNT_0> has a constant value of 0 in block <CB4RE_HXILINX_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT_1> has a constant value of 0 in block <CB4RE_HXILINX_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT_2> has a constant value of 0 in block <CB4RE_HXILINX_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <COUNT_3> has a constant value of 0 in block <CB4RE_HXILINX_TX>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <TX> ...

Optimizing unit <CB4RE_HXILINX_TX> ...

Optimizing unit <XOR8_HXILINX_TX> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TX, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TX.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 39
#      AND2                        : 20
#      AND3                        : 1
#      GND                         : 2
#      INV                         : 4
#      LUT3                        : 1
#      LUT6                        : 1
#      OR2                         : 10
# FlipFlops/Latches                : 10
#      FD                          : 9
#      FDC                         : 1
# IO Buffers                       : 12
#      IBUF                        : 11
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              10  out of   4800     0%  
 Number of Slice LUTs:                    6  out of   2400     0%  
    Number used as Logic:                 6  out of   2400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     16
   Number with an unused Flip Flop:       6  out of     16    37%  
   Number with an unused LUT:            10  out of     16    62%  
   Number of fully used LUT-FF pairs:     0  out of     16     0%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_118_CLR_openSignal            | NONE(XLXI_4)           | 10    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.062ns (Maximum Frequency: 246.184MHz)
   Minimum input arrival time before clock: 6.990ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_118_CLR_openSignal'
  Clock period: 4.062ns (frequency: 246.184MHz)
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Delay:               4.062ns (Levels of Logic = 2)
  Source:            XLXI_2 (FF)
  Destination:       XLXI_4 (FF)
  Source Clock:      XLXI_118_CLR_openSignal rising
  Destination Clock: XLXI_118_CLR_openSignal rising

  Data Path: XLXI_2 to XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   1.137  XLXI_2 (XLXN_8)
     AND2:I0->O            1   0.254   1.137  XLXI_18 (XLXN_10)
     OR2:I0->O             1   0.254   0.681  XLXI_20 (XLXN_11)
     FDC:D                     0.074          XLXI_4
    ----------------------------------------
    Total                      4.062ns (1.107ns logic, 2.955ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_118_CLR_openSignal'
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Offset:              6.990ns (Levels of Logic = 6)
  Source:            D2 (PAD)
  Destination:       XLXI_113 (FF)
  Destination Clock: XLXI_118_CLR_openSignal rising

  Data Path: D2 to XLXI_113
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.954  D2_IBUF (D2_IBUF)
     begin scope: 'XLXI_100:I2'
     LUT3:I0->O            1   0.235   0.682  Mxor_O_xo<0>_SW0 (N01)
     LUT6:I5->O            1   0.254   1.137  Mxor_O_xo<0> (O)
     end scope: 'XLXI_100:O'
     AND2:I0->O            1   0.254   1.137  XLXI_109 (XLXN_225)
     OR2:I0->O             1   0.254   0.681  XLXI_117 (XLXN_226)
     FD:D                      0.074          XLXI_113
    ----------------------------------------
    Total                      6.990ns (2.399ns logic, 4.591ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_118_CLR_openSignal'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            XLXI_118 (FF)
  Destination:       Serial_OUT (PAD)
  Source Clock:      XLXI_118_CLR_openSignal rising

  Data Path: XLXI_118 to Serial_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  XLXI_118 (Serial_OUT_OBUF)
     OBUF:I->O                 2.912          Serial_OUT_OBUF (Serial_OUT)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_118_CLR_openSignal
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
XLXI_118_CLR_openSignal|    4.062|         |         |         |
-----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.39 secs
 
--> 

Total memory usage is 308068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    4 (   0 filtered)

