#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 23 22:38:13 2023
# Process ID: 12724
# Current directory: C:/Users/USER/Xilinx/FPGA_lab/freq_divider/freq_divider.runs/synth_1
# Command line: vivado.exe -log freq_divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source freq_divider.tcl
# Log file: C:/Users/USER/Xilinx/FPGA_lab/freq_divider/freq_divider.runs/synth_1/freq_divider.vds
# Journal file: C:/Users/USER/Xilinx/FPGA_lab/freq_divider/freq_divider.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source freq_divider.tcl -notrace
