Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Mar 18 17:32:02 2019
| Host         : hoogly running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_control_sets -verbose -file test_bench_control_sets_placed.rpt
| Design       : test_bench
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |   365 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            9 |
| No           | No                    | Yes                    |               6 |            6 |
| No           | Yes                   | No                     |              96 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             512 |          324 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------+--------------------------------------+------------------+----------------+
|           Clock Signal           |      Enable Signal      |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------+--------------------------------------+------------------+----------------+
|  debounce3/clock_div/temp        |                         |                                      |                1 |              1 |
|  clock_IBUF_BUFG                 | cpu/reg[0]1             | debounce3/reg_reg[15][8]_P           |                1 |              1 |
|  clock_IBUF_BUFG                 | cpu/reg[0]1             | debounce3/reg_reg[15][9]_P           |                1 |              1 |
|  clock_IBUF_BUFG                 | cpu/reg[0]1             | debounce3/reg_reg[15][7]_P           |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/reg_reg[15][7]_C           |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/reg_reg[15][8]_C           |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/reg_reg[15][9]_C           |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/AR[0]                      |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/AR[1]                      |                1 |              1 |
|  clock_IBUF_BUFG                 |                         | debounce3/AR[3]                      |                1 |              1 |
|  debounce3/reg_reg[15][7]_P      |                         | debounce3/reg_reg[15][7]_C           |                1 |              1 |
|  debounce3/reg_reg[15][9]_P      |                         | debounce3/reg_reg[15][9]_C           |                1 |              1 |
|  debounce3/reg_reg[15][8]_P      |                         | debounce3/reg_reg[15][8]_C           |                1 |              1 |
|  debounce1/clock_div/temp        |                         |                                      |                1 |              1 |
|  debounce2/clock_div/temp        |                         |                                      |                1 |              1 |
|  debounce2/clock_div/clock_100hz |                         |                                      |                1 |              1 |
|  debounce1/clock_div/clock_100hz |                         |                                      |                1 |              1 |
|  clock_IBUF_BUFG                 | cpu/reg[10]_11          | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[12]_6           | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[0]1             | debounce3/AR[3]                      |                1 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[11]_10          | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[0][31]_i_1_n_0  | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[9]_7            | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[8]_8            | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[7]_5            | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[6]_12           | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[5]_4            | debounce3/AR[3]                      |                2 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[14][31]_i_1_n_0 | debounce3/AR[3]                      |                1 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[13]_9           | debounce3/AR[3]                      |                1 |              2 |
|  clock_IBUF_BUFG                 | cpu/reg[5]_4            | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[6]_12           | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 |                         |                                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[7]_5            | debounce3/AR[1]                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[8]_8            | debounce3/AR[1]                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[4]_13           | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[9]_7            | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[3]_3            | debounce3/AR[1]                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[14][31]_i_1_n_0 | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[2]_1            | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[0][31]_i_1_n_0  | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[10]_11          | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[10]_11          | debounce3/AR[2]                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[12]_6           | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[11]_10          | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[1]_2            | debounce3/AR[1]                      |                3 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[13]_9           | debounce3/AR[1]                      |                2 |              3 |
|  clock_IBUF_BUFG                 | cpu/reg[4]_13           | debounce3/AR[0]                      |                4 |              5 |
|  debounce3/clock_div/clock_100hz |                         |                                      |                1 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[6]_12           | debounce3/AR[0]                      |                4 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[13]_9           | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[5]_4            | debounce3/AR[0]                      |                4 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[7]_5            | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[12]_6           | debounce3/AR[0]                      |                5 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[4]_13           | debounce3/AR[2]                      |                5 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[8]_8            | debounce3/AR[0]                      |                2 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[1]_2            | debounce3/AR[0]                      |                4 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[9]_7            | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[11]_10          | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[3]_3            | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[0][31]_i_1_n_0  | debounce3/AR[0]                      |                4 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[10]_11          | debounce3/AR[0]                      |                3 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[2]_1            | debounce3/AR[0]                      |                4 |              5 |
|  clock_IBUF_BUFG                 | cpu/reg[14][31]_i_1_n_0 | debounce3/reg_reg[10][28][0]         |                5 |             11 |
|  clock_IBUF_BUFG                 | cpu/reg[14][31]_i_1_n_0 | debounce3/AR[0]                      |                8 |             16 |
|  clock_IBUF_BUFG                 | cpu/reg[4]_13           | debounce3/AR[3]                      |               11 |             19 |
|  clock_IBUF_BUFG                 | cpu/reg[10]_11          | debounce3/reg_reg[10][28][0]         |               11 |             19 |
|  clock_IBUF_BUFG                 | cpu/reg[12]_6           | debounce3/reg_reg[10][28][0]         |               13 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[5]_4            | debounce3/AR[2]                      |               13 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[6]_12           | debounce3/AR[2]                      |               12 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[7]_5            | debounce3/AR[2]                      |               13 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[8]_8            | debounce3/AR[2]                      |               12 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[9]_7            | debounce3/AR[2]                      |               12 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[13]_9           | debounce3/reg_reg[10][28][0]         |               13 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[0][31]_i_1_n_0  | debounce3/reg_reg[10][28][0]         |               13 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[11]_10          | debounce3/reg_reg[10][28][0]         |               15 |             22 |
|  clock_IBUF_BUFG                 | cpu/reg[3]_3            | debounce3/AR[3]                      |               13 |             24 |
|  clock_IBUF_BUFG                 | cpu/reg[2]_1            | debounce3/AR[3]                      |               12 |             24 |
|  clock_IBUF_BUFG                 | cpu/reg[1]_2            | debounce3/AR[3]                      |               12 |             24 |
|  clock_IBUF_BUFG                 | cpu/reg[0]1             | debounce3/AR[0]                      |               21 |             27 |
|  clock_IBUF_BUFG                 |                         | debounce2/clock_div/p[31]_i_1__0_n_0 |                8 |             31 |
|  clock_IBUF_BUFG                 |                         | debounce3/clock_div/p[31]_i_1__1_n_0 |                8 |             31 |
|  clock_IBUF_BUFG                 |                         | debounce1/clock_div/p[31]_i_1_n_0    |                8 |             31 |
|  clock_IBUF_BUFG                 | write_enable            |                                      |               32 |            128 |
+----------------------------------+-------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    17 |
| 2      |                    12 |
| 3      |                    17 |
| 5      |                    16 |
| 11     |                     1 |
| 16+    |                    20 |
+--------+-----------------------+


