{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690733167430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690733167431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 30 18:06:07 2023 " "Processing started: Sun Jul 30 18:06:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690733167431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1690733167431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_sta HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1690733167431 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1690733167563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1690733167765 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1690733167766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733167850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733167850 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TOP_HybridControl_theta_phi_OL.sdc " "Synopsys Design Constraints File file not found: 'TOP_HybridControl_theta_phi_OL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1690733168762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733168763 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name OSC OSC" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690733168769 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690733168769 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690733168769 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 500 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690733168769 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5000 -duty_cycle 49.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690733168769 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690733168769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733168769 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADB_DCO ADB_DCO " "create_clock -period 1.000 -name ADB_DCO ADB_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADA_DCO ADA_DCO " "create_clock -period 1.000 -name ADA_DCO ADA_DCO" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " "create_clock -period 1.000 -name hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " "create_clock -period 1.000 -name debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1690733168773 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690733168773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690733168786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690733168786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1690733168795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690733168797 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1690733168798 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1690733168811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690733169003 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690733169003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.658 " "Worst-case setup slack is -18.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.658            -864.073 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -18.658            -864.073 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.074             -11.243 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -2.074             -11.243 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795              -3.589 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -1.795              -3.589 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465             -10.999 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -1.465             -10.999 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.216              -2.431 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -1.216              -2.431 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957             -53.947 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.957             -53.947 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733169006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.265 " "Worst-case hold slack is 0.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.266               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.275               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.323               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.366               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.457               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733169044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.503 " "Worst-case recovery slack is -1.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503             -17.357 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -1.503             -17.357 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.328             -11.724 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -1.328             -11.724 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.495               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  997.495               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733169064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.713 " "Worst-case removal slack is 0.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.713               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.933               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.974               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.974               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733169081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -42.925 ADA_DCO  " "   -0.666             -42.925 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -30.168 ADB_DCO  " "   -0.666             -30.168 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.749 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -0.250              -3.749 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.105 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -0.250              -3.105 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.700 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.250              -0.700 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.692 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.250              -0.692 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.452               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.959               0.000 OSC  " "    9.959               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.450               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.450               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733169084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733169084 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690733169133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1690733169181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1690733170005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690733170349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690733170349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690733170350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690733170496 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690733170496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.871 " "Worst-case setup slack is -17.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.871            -827.162 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -17.871            -827.162 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.868             -10.063 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -1.868             -10.063 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -3.331 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -1.670              -3.331 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372             -10.220 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -1.372             -10.220 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125              -2.239 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -1.125              -2.239 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926             -52.608 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.926             -52.608 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733170500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.215               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.265               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.265               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.270               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.358               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.372               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733170545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.123 " "Worst-case recovery slack is -1.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.123             -12.777 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -1.123             -12.777 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924              -8.046 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -0.924              -8.046 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170567 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  997.683               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  997.683               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170567 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733170567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.526 " "Worst-case removal slack is 0.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.526               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.748               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.858               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.858               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733170589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.666 " "Worst-case minimum pulse width slack is -0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -42.894 ADA_DCO  " "   -0.666             -42.894 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.666             -30.145 ADB_DCO  " "   -0.666             -30.145 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -3.541 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -0.250              -3.541 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -2.880 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -0.250              -2.880 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.644 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.250              -0.644 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250              -0.630 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.250              -0.630 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.432               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.979               0.000 OSC  " "    9.979               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.433               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733170593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733170593 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1690733170645 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: PLL_inst\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1690733170948 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1690733170948 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1690733170949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1690733170986 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1690733170986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.031 " "Worst-case setup slack is -11.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.031            -504.894 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "  -11.031            -504.894 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.930              -3.608 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -0.930              -3.608 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.901              -1.799 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "   -0.901              -1.799 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573              -1.108 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "   -0.573              -1.108 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.404              -2.463 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -0.404              -2.463 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391             -19.143 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -0.391             -19.143 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733171026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.125 " "Worst-case hold slack is 0.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.125               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.153               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.159               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.203               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.532               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.598               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733171079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.855 " "Worst-case recovery slack is -0.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -9.738 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "   -0.855              -9.738 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.745              -6.531 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "   -0.745              -6.531 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.419               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  998.419               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733171103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.640 " "Worst-case removal slack is 0.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.640               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.775               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.235               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.235               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733171129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.144 " "Worst-case minimum pulse width slack is -0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.144 ADA_DCO  " "   -0.144              -0.144 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -3.940 ADB_DCO  " "   -0.142              -3.940 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state  " "    0.066               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_3_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.067               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev  " "    0.067               0.000 hybrid_control_theta_phi:hybrid_control_theta_phi_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev  " "    0.088               0.000 hybrid_control_phi:hybrid_control_inst\|CLK_jump_prev " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state  " "    0.106               0.000 debounce_4bit:debounce_4bit_inst\|debounce:debounce_2_inst\|r_switch_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.647               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.698               0.000 OSC  " "    9.698               0.000 OSC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "  499.649               0.000 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1690733171135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1690733171135 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690733171936 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1690733171941 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5107 " "Peak virtual memory: 5107 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690733172028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 30 18:06:12 2023 " "Processing ended: Sun Jul 30 18:06:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690733172028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690733172028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690733172028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1690733172028 ""}
