// Seed: 2305111154
module module_0 (
    output uwire id_0,
    output wire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output supply0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input tri1 id_14,
    output wire id_15
    , id_20,
    input wire id_16,
    input wor id_17
    , id_21,
    output tri1 id_18
);
  wire id_22;
  assign #id_23 id_1 = id_23 == id_12;
  wire  id_24;
  logic id_25;
  ;
  assign module_1.id_6 = 0;
endmodule
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_6 = 32'd55,
    parameter id_7 = 32'd90
) (
    output wor id_0,
    input supply1 _id_1,
    input uwire id_2,
    output wor id_3,
    output wire module_1
);
  logic _id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0
  );
  localparam id_7 = 1;
  struct packed {
    logic [-1 : id_6] id_8;
    logic [!  -1 : id_1] id_9;
  } id_10;
  ;
  defparam id_7.id_7 = -1;
  always @(posedge id_2) begin : LABEL_0
    $signed(id_7);
    ;
    deassign id_3;
  end
endmodule
