<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>bcma_driver_pci.h source code [linux-4.14.y/include/linux/bcma/bcma_driver_pci.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="bcma_drv_pci "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/linux/bcma/bcma_driver_pci.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>linux-4.14.y</a>/<a href='../..'>include</a>/<a href='..'>linux</a>/<a href='./'>bcma</a>/<a href='bcma_driver_pci.h.html'>bcma_driver_pci.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: GPL-2.0 */</i></td></tr>
<tr><th id="2">2</th><td><u>#<span data-ppcond="2">ifndef</span> <span class="macro" data-ref="_M/LINUX_BCMA_DRIVER_PCI_H_">LINUX_BCMA_DRIVER_PCI_H_</span></u></td></tr>
<tr><th id="3">3</th><td><u>#define <dfn class="macro" id="_M/LINUX_BCMA_DRIVER_PCI_H_" data-ref="_M/LINUX_BCMA_DRIVER_PCI_H_">LINUX_BCMA_DRIVER_PCI_H_</dfn></u></td></tr>
<tr><th id="4">4</th><td></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev" id="pci_dev">pci_dev</a>;</td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><i class="doc">/** PCI core registers. **/</i></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CTL" data-ref="_M/BCMA_CORE_PCI_CTL">BCMA_CORE_PCI_CTL</dfn>			0x0000	/* PCI Control */</u></td></tr>
<tr><th id="11">11</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_CTL_RST_OE" data-ref="_M/BCMA_CORE_PCI_CTL_RST_OE">BCMA_CORE_PCI_CTL_RST_OE</dfn>		0x00000001 /* PCI_RESET Output Enable */</u></td></tr>
<tr><th id="12">12</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_CTL_RST" data-ref="_M/BCMA_CORE_PCI_CTL_RST">BCMA_CORE_PCI_CTL_RST</dfn>			0x00000002 /* PCI_RESET driven out to pin */</u></td></tr>
<tr><th id="13">13</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_CTL_CLK_OE" data-ref="_M/BCMA_CORE_PCI_CTL_CLK_OE">BCMA_CORE_PCI_CTL_CLK_OE</dfn>		0x00000004 /* Clock gate Output Enable */</u></td></tr>
<tr><th id="14">14</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_CTL_CLK" data-ref="_M/BCMA_CORE_PCI_CTL_CLK">BCMA_CORE_PCI_CTL_CLK</dfn>			0x00000008 /* Gate for clock driven out to pin */</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL" data-ref="_M/BCMA_CORE_PCI_ARBCTL">BCMA_CORE_PCI_ARBCTL</dfn>			0x0010	/* PCI Arbiter Control */</u></td></tr>
<tr><th id="16">16</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_INTERN" data-ref="_M/BCMA_CORE_PCI_ARBCTL_INTERN">BCMA_CORE_PCI_ARBCTL_INTERN</dfn>		0x00000001 /* Use internal arbiter */</u></td></tr>
<tr><th id="17">17</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_EXTERN" data-ref="_M/BCMA_CORE_PCI_ARBCTL_EXTERN">BCMA_CORE_PCI_ARBCTL_EXTERN</dfn>		0x00000002 /* Use external arbiter */</u></td></tr>
<tr><th id="18">18</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_PARKID" data-ref="_M/BCMA_CORE_PCI_ARBCTL_PARKID">BCMA_CORE_PCI_ARBCTL_PARKID</dfn>		0x00000006 /* Mask, selects which agent is parked on an idle bus */</u></td></tr>
<tr><th id="19">19</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_PARKID_LAST" data-ref="_M/BCMA_CORE_PCI_ARBCTL_PARKID_LAST">BCMA_CORE_PCI_ARBCTL_PARKID_LAST</dfn>	0x00000000 /* Last requestor */</u></td></tr>
<tr><th id="20">20</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_PARKID_4710" data-ref="_M/BCMA_CORE_PCI_ARBCTL_PARKID_4710">BCMA_CORE_PCI_ARBCTL_PARKID_4710</dfn>	0x00000002 /* 4710 */</u></td></tr>
<tr><th id="21">21</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_PARKID_EXT0" data-ref="_M/BCMA_CORE_PCI_ARBCTL_PARKID_EXT0">BCMA_CORE_PCI_ARBCTL_PARKID_EXT0</dfn>	0x00000004 /* External requestor 0 */</u></td></tr>
<tr><th id="22">22</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_ARBCTL_PARKID_EXT1" data-ref="_M/BCMA_CORE_PCI_ARBCTL_PARKID_EXT1">BCMA_CORE_PCI_ARBCTL_PARKID_EXT1</dfn>	0x00000006 /* External requestor 1 */</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT" data-ref="_M/BCMA_CORE_PCI_ISTAT">BCMA_CORE_PCI_ISTAT</dfn>			0x0020	/* Interrupt status */</u></td></tr>
<tr><th id="24">24</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT_INTA" data-ref="_M/BCMA_CORE_PCI_ISTAT_INTA">BCMA_CORE_PCI_ISTAT_INTA</dfn>		0x00000001 /* PCI INTA# */</u></td></tr>
<tr><th id="25">25</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT_INTB" data-ref="_M/BCMA_CORE_PCI_ISTAT_INTB">BCMA_CORE_PCI_ISTAT_INTB</dfn>		0x00000002 /* PCI INTB# */</u></td></tr>
<tr><th id="26">26</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT_SERR" data-ref="_M/BCMA_CORE_PCI_ISTAT_SERR">BCMA_CORE_PCI_ISTAT_SERR</dfn>		0x00000004 /* PCI SERR# (write to clear) */</u></td></tr>
<tr><th id="27">27</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT_PERR" data-ref="_M/BCMA_CORE_PCI_ISTAT_PERR">BCMA_CORE_PCI_ISTAT_PERR</dfn>		0x00000008 /* PCI PERR# (write to clear) */</u></td></tr>
<tr><th id="28">28</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ISTAT_PME" data-ref="_M/BCMA_CORE_PCI_ISTAT_PME">BCMA_CORE_PCI_ISTAT_PME</dfn>		0x00000010 /* PCI PME# */</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK" data-ref="_M/BCMA_CORE_PCI_IMASK">BCMA_CORE_PCI_IMASK</dfn>			0x0024	/* Interrupt mask */</u></td></tr>
<tr><th id="30">30</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK_INTA" data-ref="_M/BCMA_CORE_PCI_IMASK_INTA">BCMA_CORE_PCI_IMASK_INTA</dfn>		0x00000001 /* PCI INTA# */</u></td></tr>
<tr><th id="31">31</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK_INTB" data-ref="_M/BCMA_CORE_PCI_IMASK_INTB">BCMA_CORE_PCI_IMASK_INTB</dfn>		0x00000002 /* PCI INTB# */</u></td></tr>
<tr><th id="32">32</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK_SERR" data-ref="_M/BCMA_CORE_PCI_IMASK_SERR">BCMA_CORE_PCI_IMASK_SERR</dfn>		0x00000004 /* PCI SERR# */</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK_PERR" data-ref="_M/BCMA_CORE_PCI_IMASK_PERR">BCMA_CORE_PCI_IMASK_PERR</dfn>		0x00000008 /* PCI PERR# */</u></td></tr>
<tr><th id="34">34</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_IMASK_PME" data-ref="_M/BCMA_CORE_PCI_IMASK_PME">BCMA_CORE_PCI_IMASK_PME</dfn>		0x00000010 /* PCI PME# */</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX" data-ref="_M/BCMA_CORE_PCI_MBOX">BCMA_CORE_PCI_MBOX</dfn>			0x0028	/* Backplane to PCI Mailbox */</u></td></tr>
<tr><th id="36">36</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F0_0" data-ref="_M/BCMA_CORE_PCI_MBOX_F0_0">BCMA_CORE_PCI_MBOX_F0_0</dfn>		0x00000100 /* PCI function 0, INT 0 */</u></td></tr>
<tr><th id="37">37</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F0_1" data-ref="_M/BCMA_CORE_PCI_MBOX_F0_1">BCMA_CORE_PCI_MBOX_F0_1</dfn>		0x00000200 /* PCI function 0, INT 1 */</u></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F1_0" data-ref="_M/BCMA_CORE_PCI_MBOX_F1_0">BCMA_CORE_PCI_MBOX_F1_0</dfn>		0x00000400 /* PCI function 1, INT 0 */</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F1_1" data-ref="_M/BCMA_CORE_PCI_MBOX_F1_1">BCMA_CORE_PCI_MBOX_F1_1</dfn>		0x00000800 /* PCI function 1, INT 1 */</u></td></tr>
<tr><th id="40">40</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F2_0" data-ref="_M/BCMA_CORE_PCI_MBOX_F2_0">BCMA_CORE_PCI_MBOX_F2_0</dfn>		0x00001000 /* PCI function 2, INT 0 */</u></td></tr>
<tr><th id="41">41</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F2_1" data-ref="_M/BCMA_CORE_PCI_MBOX_F2_1">BCMA_CORE_PCI_MBOX_F2_1</dfn>		0x00002000 /* PCI function 2, INT 1 */</u></td></tr>
<tr><th id="42">42</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F3_0" data-ref="_M/BCMA_CORE_PCI_MBOX_F3_0">BCMA_CORE_PCI_MBOX_F3_0</dfn>		0x00004000 /* PCI function 3, INT 0 */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MBOX_F3_1" data-ref="_M/BCMA_CORE_PCI_MBOX_F3_1">BCMA_CORE_PCI_MBOX_F3_1</dfn>		0x00008000 /* PCI function 3, INT 1 */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_BCAST_ADDR" data-ref="_M/BCMA_CORE_PCI_BCAST_ADDR">BCMA_CORE_PCI_BCAST_ADDR</dfn>		0x0050	/* Backplane Broadcast Address */</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_BCAST_ADDR_MASK" data-ref="_M/BCMA_CORE_PCI_BCAST_ADDR_MASK">BCMA_CORE_PCI_BCAST_ADDR_MASK</dfn>		0x000000FF</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_BCAST_DATA" data-ref="_M/BCMA_CORE_PCI_BCAST_DATA">BCMA_CORE_PCI_BCAST_DATA</dfn>		0x0054	/* Backplane Broadcast Data */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_GPIO_IN" data-ref="_M/BCMA_CORE_PCI_GPIO_IN">BCMA_CORE_PCI_GPIO_IN</dfn>			0x0060	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_GPIO_OUT" data-ref="_M/BCMA_CORE_PCI_GPIO_OUT">BCMA_CORE_PCI_GPIO_OUT</dfn>			0x0064	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_GPIO_ENABLE" data-ref="_M/BCMA_CORE_PCI_GPIO_ENABLE">BCMA_CORE_PCI_GPIO_ENABLE</dfn>		0x0068	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_GPIO_CTL" data-ref="_M/BCMA_CORE_PCI_GPIO_CTL">BCMA_CORE_PCI_GPIO_CTL</dfn>			0x006C	/* rev &gt;= 2 only */</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI0" data-ref="_M/BCMA_CORE_PCI_SBTOPCI0">BCMA_CORE_PCI_SBTOPCI0</dfn>			0x0100	/* Backplane to PCI translation 0 (sbtopci0) */</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI0_MASK" data-ref="_M/BCMA_CORE_PCI_SBTOPCI0_MASK">BCMA_CORE_PCI_SBTOPCI0_MASK</dfn>		0xFC000000</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI1" data-ref="_M/BCMA_CORE_PCI_SBTOPCI1">BCMA_CORE_PCI_SBTOPCI1</dfn>			0x0104	/* Backplane to PCI translation 1 (sbtopci1) */</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI1_MASK" data-ref="_M/BCMA_CORE_PCI_SBTOPCI1_MASK">BCMA_CORE_PCI_SBTOPCI1_MASK</dfn>		0xFC000000</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI2" data-ref="_M/BCMA_CORE_PCI_SBTOPCI2">BCMA_CORE_PCI_SBTOPCI2</dfn>			0x0108	/* Backplane to PCI translation 2 (sbtopci2) */</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI2_MASK" data-ref="_M/BCMA_CORE_PCI_SBTOPCI2_MASK">BCMA_CORE_PCI_SBTOPCI2_MASK</dfn>		0xC0000000</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CONFIG_ADDR" data-ref="_M/BCMA_CORE_PCI_CONFIG_ADDR">BCMA_CORE_PCI_CONFIG_ADDR</dfn>		0x0120	/* pcie config space access */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CONFIG_DATA" data-ref="_M/BCMA_CORE_PCI_CONFIG_DATA">BCMA_CORE_PCI_CONFIG_DATA</dfn>		0x0124	/* pcie config space access */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_CONTROL" data-ref="_M/BCMA_CORE_PCI_MDIO_CONTROL">BCMA_CORE_PCI_MDIO_CONTROL</dfn>		0x0128	/* controls the mdio access */</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIOCTL_DIVISOR_MASK" data-ref="_M/BCMA_CORE_PCI_MDIOCTL_DIVISOR_MASK">BCMA_CORE_PCI_MDIOCTL_DIVISOR_MASK</dfn>	0x7f	/* clock to be used on MDIO */</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIOCTL_DIVISOR_VAL" data-ref="_M/BCMA_CORE_PCI_MDIOCTL_DIVISOR_VAL">BCMA_CORE_PCI_MDIOCTL_DIVISOR_VAL</dfn>	0x2</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIOCTL_PREAM_EN" data-ref="_M/BCMA_CORE_PCI_MDIOCTL_PREAM_EN">BCMA_CORE_PCI_MDIOCTL_PREAM_EN</dfn>		0x80	/* Enable preamble sequnce */</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIOCTL_ACCESS_DONE" data-ref="_M/BCMA_CORE_PCI_MDIOCTL_ACCESS_DONE">BCMA_CORE_PCI_MDIOCTL_ACCESS_DONE</dfn>	0x100	/* Tranaction complete */</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_DATA" data-ref="_M/BCMA_CORE_PCI_MDIO_DATA">BCMA_CORE_PCI_MDIO_DATA</dfn>			0x012c	/* Data to the mdio access */</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_MASK" data-ref="_M/BCMA_CORE_PCI_MDIODATA_MASK">BCMA_CORE_PCI_MDIODATA_MASK</dfn>		0x0000ffff /* data 2 bytes */</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_TA" data-ref="_M/BCMA_CORE_PCI_MDIODATA_TA">BCMA_CORE_PCI_MDIODATA_TA</dfn>		0x00020000 /* Turnaround */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_SHF_OLD" data-ref="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_SHF_OLD">BCMA_CORE_PCI_MDIODATA_REGADDR_SHF_OLD</dfn>	18	/* Regaddr shift (rev &lt; 10) */</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_MASK_OLD" data-ref="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_MASK_OLD">BCMA_CORE_PCI_MDIODATA_REGADDR_MASK_OLD</dfn>	0x003c0000 /* Regaddr Mask (rev &lt; 10) */</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF_OLD" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF_OLD">BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF_OLD</dfn>	22	/* Physmedia devaddr shift (rev &lt; 10) */</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK_OLD" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK_OLD">BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK_OLD</dfn>	0x0fc00000 /* Physmedia devaddr Mask (rev &lt; 10) */</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_SHF" data-ref="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_SHF">BCMA_CORE_PCI_MDIODATA_REGADDR_SHF</dfn>	18	/* Regaddr shift */</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_MASK" data-ref="_M/BCMA_CORE_PCI_MDIODATA_REGADDR_MASK">BCMA_CORE_PCI_MDIODATA_REGADDR_MASK</dfn>	0x007c0000 /* Regaddr Mask */</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF">BCMA_CORE_PCI_MDIODATA_DEVADDR_SHF</dfn>	23	/* Physmedia devaddr shift */</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK">BCMA_CORE_PCI_MDIODATA_DEVADDR_MASK</dfn>	0x0f800000 /* Physmedia devaddr Mask */</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_WRITE" data-ref="_M/BCMA_CORE_PCI_MDIODATA_WRITE">BCMA_CORE_PCI_MDIODATA_WRITE</dfn>		0x10000000 /* write Transaction */</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_READ" data-ref="_M/BCMA_CORE_PCI_MDIODATA_READ">BCMA_CORE_PCI_MDIODATA_READ</dfn>		0x20000000 /* Read Transaction */</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_START" data-ref="_M/BCMA_CORE_PCI_MDIODATA_START">BCMA_CORE_PCI_MDIODATA_START</dfn>		0x40000000 /* start of Transaction */</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEV_ADDR" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEV_ADDR">BCMA_CORE_PCI_MDIODATA_DEV_ADDR</dfn>	0x0	/* dev address for serdes */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_BLK_ADDR" data-ref="_M/BCMA_CORE_PCI_MDIODATA_BLK_ADDR">BCMA_CORE_PCI_MDIODATA_BLK_ADDR</dfn>	0x1F	/* blk address for serdes */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEV_PLL" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEV_PLL">BCMA_CORE_PCI_MDIODATA_DEV_PLL</dfn>		0x1d	/* SERDES PLL Dev */</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEV_TX" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEV_TX">BCMA_CORE_PCI_MDIODATA_DEV_TX</dfn>		0x1e	/* SERDES TX Dev */</u></td></tr>
<tr><th id="82">82</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIODATA_DEV_RX" data-ref="_M/BCMA_CORE_PCI_MDIODATA_DEV_RX">BCMA_CORE_PCI_MDIODATA_DEV_RX</dfn>		0x1f	/* SERDES RX Dev */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCIEIND_ADDR" data-ref="_M/BCMA_CORE_PCI_PCIEIND_ADDR">BCMA_CORE_PCI_PCIEIND_ADDR</dfn>		0x0130	/* indirect access to the internal register */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCIEIND_DATA" data-ref="_M/BCMA_CORE_PCI_PCIEIND_DATA">BCMA_CORE_PCI_PCIEIND_DATA</dfn>		0x0134	/* Data to/from the internal register */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CLKREQENCTRL" data-ref="_M/BCMA_CORE_PCI_CLKREQENCTRL">BCMA_CORE_PCI_CLKREQENCTRL</dfn>		0x0138	/*  &gt;= rev 6, Clkreq rdma control */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCICFG0" data-ref="_M/BCMA_CORE_PCI_PCICFG0">BCMA_CORE_PCI_PCICFG0</dfn>			0x0400	/* PCI config space 0 (rev &gt;= 8) */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCICFG1" data-ref="_M/BCMA_CORE_PCI_PCICFG1">BCMA_CORE_PCI_PCICFG1</dfn>			0x0500	/* PCI config space 1 (rev &gt;= 8) */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCICFG2" data-ref="_M/BCMA_CORE_PCI_PCICFG2">BCMA_CORE_PCI_PCICFG2</dfn>			0x0600	/* PCI config space 2 (rev &gt;= 8) */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PCICFG3" data-ref="_M/BCMA_CORE_PCI_PCICFG3">BCMA_CORE_PCI_PCICFG3</dfn>			0x0700	/* PCI config space 3 (rev &gt;= 8) */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM" data-ref="_M/BCMA_CORE_PCI_SPROM">BCMA_CORE_PCI_SPROM</dfn>(wordoffset)		(0x0800 + ((wordoffset) * 2)) /* SPROM shadow area (72 bytes) */</u></td></tr>
<tr><th id="91">91</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_PI_OFFSET" data-ref="_M/BCMA_CORE_PCI_SPROM_PI_OFFSET">BCMA_CORE_PCI_SPROM_PI_OFFSET</dfn>		0	/* first word */</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_PI_MASK" data-ref="_M/BCMA_CORE_PCI_SPROM_PI_MASK">BCMA_CORE_PCI_SPROM_PI_MASK</dfn>		0xf000	/* bit 15:12 */</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_PI_SHIFT" data-ref="_M/BCMA_CORE_PCI_SPROM_PI_SHIFT">BCMA_CORE_PCI_SPROM_PI_SHIFT</dfn>		12	/* bit 15:12 */</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_MISC_CONFIG" data-ref="_M/BCMA_CORE_PCI_SPROM_MISC_CONFIG">BCMA_CORE_PCI_SPROM_MISC_CONFIG</dfn>	5	/* word 5 */</u></td></tr>
<tr><th id="95">95</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_L23READY_EXIT_NOPERST" data-ref="_M/BCMA_CORE_PCI_SPROM_L23READY_EXIT_NOPERST">BCMA_CORE_PCI_SPROM_L23READY_EXIT_NOPERST</dfn>	0x8000	/* bit 15 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_CLKREQ_OFFSET_REV5" data-ref="_M/BCMA_CORE_PCI_SPROM_CLKREQ_OFFSET_REV5">BCMA_CORE_PCI_SPROM_CLKREQ_OFFSET_REV5</dfn>	20	/* word 20 for srom rev &lt;= 5 */</u></td></tr>
<tr><th id="97">97</th><td><u>#define   <dfn class="macro" id="_M/BCMA_CORE_PCI_SPROM_CLKREQ_ENB" data-ref="_M/BCMA_CORE_PCI_SPROM_CLKREQ_ENB">BCMA_CORE_PCI_SPROM_CLKREQ_ENB</dfn>	0x0800	/* bit 11 */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* SBtoPCIx */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_MEM" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_MEM">BCMA_CORE_PCI_SBTOPCI_MEM</dfn>		0x00000000</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_IO" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_IO">BCMA_CORE_PCI_SBTOPCI_IO</dfn>		0x00000001</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_CFG0" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_CFG0">BCMA_CORE_PCI_SBTOPCI_CFG0</dfn>		0x00000002</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_CFG1" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_CFG1">BCMA_CORE_PCI_SBTOPCI_CFG1</dfn>		0x00000003</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_PREF" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_PREF">BCMA_CORE_PCI_SBTOPCI_PREF</dfn>		0x00000004 /* Prefetch enable */</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_BURST" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_BURST">BCMA_CORE_PCI_SBTOPCI_BURST</dfn>		0x00000008 /* Burst enable */</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_MRM" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_MRM">BCMA_CORE_PCI_SBTOPCI_MRM</dfn>		0x00000020 /* Memory Read Multiple */</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_RC" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_RC">BCMA_CORE_PCI_SBTOPCI_RC</dfn>		0x00000030 /* Read Command mask (rev &gt;= 11) */</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_RC_READ" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_RC_READ">BCMA_CORE_PCI_SBTOPCI_RC_READ</dfn>		0x00000000 /* Memory read */</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_RC_READL" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_RC_READL">BCMA_CORE_PCI_SBTOPCI_RC_READL</dfn>		0x00000010 /* Memory read line */</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SBTOPCI_RC_READM" data-ref="_M/BCMA_CORE_PCI_SBTOPCI_RC_READM">BCMA_CORE_PCI_SBTOPCI_RC_READM</dfn>		0x00000020 /* Memory read multiple */</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* PCIE protocol PHY diagnostic registers */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_MODEREG" data-ref="_M/BCMA_CORE_PCI_PLP_MODEREG">BCMA_CORE_PCI_PLP_MODEREG</dfn>		0x200	/* Mode */</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_STATUSREG" data-ref="_M/BCMA_CORE_PCI_PLP_STATUSREG">BCMA_CORE_PCI_PLP_STATUSREG</dfn>		0x204	/* Status */</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_POLARITYINV_STAT" data-ref="_M/BCMA_CORE_PCI_PLP_POLARITYINV_STAT">BCMA_CORE_PCI_PLP_POLARITYINV_STAT</dfn>	0x10	/* Status reg PCIE_PLP_STATUSREG */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_LTSSMCTRLREG" data-ref="_M/BCMA_CORE_PCI_PLP_LTSSMCTRLREG">BCMA_CORE_PCI_PLP_LTSSMCTRLREG</dfn>		0x208	/* LTSSM control */</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_LTLINKNUMREG" data-ref="_M/BCMA_CORE_PCI_PLP_LTLINKNUMREG">BCMA_CORE_PCI_PLP_LTLINKNUMREG</dfn>		0x20c	/* Link Training Link number */</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_LTLANENUMREG" data-ref="_M/BCMA_CORE_PCI_PLP_LTLANENUMREG">BCMA_CORE_PCI_PLP_LTLANENUMREG</dfn>		0x210	/* Link Training Lane number */</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_LTNFTSREG" data-ref="_M/BCMA_CORE_PCI_PLP_LTNFTSREG">BCMA_CORE_PCI_PLP_LTNFTSREG</dfn>		0x214	/* Link Training N_FTS */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_ATTNREG" data-ref="_M/BCMA_CORE_PCI_PLP_ATTNREG">BCMA_CORE_PCI_PLP_ATTNREG</dfn>		0x218	/* Attention */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_ATTNMASKREG" data-ref="_M/BCMA_CORE_PCI_PLP_ATTNMASKREG">BCMA_CORE_PCI_PLP_ATTNMASKREG</dfn>		0x21C	/* Attention Mask */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_RXERRCTR" data-ref="_M/BCMA_CORE_PCI_PLP_RXERRCTR">BCMA_CORE_PCI_PLP_RXERRCTR</dfn>		0x220	/* Rx Error */</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_RXFRMERRCTR" data-ref="_M/BCMA_CORE_PCI_PLP_RXFRMERRCTR">BCMA_CORE_PCI_PLP_RXFRMERRCTR</dfn>		0x224	/* Rx Framing Error */</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_RXERRTHRESHREG" data-ref="_M/BCMA_CORE_PCI_PLP_RXERRTHRESHREG">BCMA_CORE_PCI_PLP_RXERRTHRESHREG</dfn>	0x228	/* Rx Error threshold */</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_TESTCTRLREG" data-ref="_M/BCMA_CORE_PCI_PLP_TESTCTRLREG">BCMA_CORE_PCI_PLP_TESTCTRLREG</dfn>		0x22C	/* Test Control reg */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_SERDESCTRLOVRDREG" data-ref="_M/BCMA_CORE_PCI_PLP_SERDESCTRLOVRDREG">BCMA_CORE_PCI_PLP_SERDESCTRLOVRDREG</dfn>	0x230	/* SERDES Control Override */</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_TIMINGOVRDREG" data-ref="_M/BCMA_CORE_PCI_PLP_TIMINGOVRDREG">BCMA_CORE_PCI_PLP_TIMINGOVRDREG</dfn>		0x234	/* Timing param override */</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_RXTXSMDIAGREG" data-ref="_M/BCMA_CORE_PCI_PLP_RXTXSMDIAGREG">BCMA_CORE_PCI_PLP_RXTXSMDIAGREG</dfn>		0x238	/* RXTX State Machine Diag */</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLP_LTSSMDIAGREG" data-ref="_M/BCMA_CORE_PCI_PLP_LTSSMDIAGREG">BCMA_CORE_PCI_PLP_LTSSMDIAGREG</dfn>		0x23C	/* LTSSM State Machine Diag */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* PCIE protocol DLLP diagnostic registers */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LCREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LCREG">BCMA_CORE_PCI_DLLP_LCREG</dfn>		0x100	/* Link Control */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LSREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LSREG">BCMA_CORE_PCI_DLLP_LSREG</dfn>		0x104	/* Link Status */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LAREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LAREG">BCMA_CORE_PCI_DLLP_LAREG</dfn>		0x108	/* Link Attention */</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LSREG_LINKUP" data-ref="_M/BCMA_CORE_PCI_DLLP_LSREG_LINKUP">BCMA_CORE_PCI_DLLP_LSREG_LINKUP</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LAMASKREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LAMASKREG">BCMA_CORE_PCI_DLLP_LAMASKREG</dfn>		0x10C	/* Link Attention Mask */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_NEXTTXSEQNUMREG" data-ref="_M/BCMA_CORE_PCI_DLLP_NEXTTXSEQNUMREG">BCMA_CORE_PCI_DLLP_NEXTTXSEQNUMREG</dfn>	0x110	/* Next Tx Seq Num */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_ACKEDTXSEQNUMREG" data-ref="_M/BCMA_CORE_PCI_DLLP_ACKEDTXSEQNUMREG">BCMA_CORE_PCI_DLLP_ACKEDTXSEQNUMREG</dfn>	0x114	/* Acked Tx Seq Num */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_PURGEDTXSEQNUMREG" data-ref="_M/BCMA_CORE_PCI_DLLP_PURGEDTXSEQNUMREG">BCMA_CORE_PCI_DLLP_PURGEDTXSEQNUMREG</dfn>	0x118	/* Purged Tx Seq Num */</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_RXSEQNUMREG" data-ref="_M/BCMA_CORE_PCI_DLLP_RXSEQNUMREG">BCMA_CORE_PCI_DLLP_RXSEQNUMREG</dfn>		0x11C	/* Rx Sequence Number */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LRREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LRREG">BCMA_CORE_PCI_DLLP_LRREG</dfn>		0x120	/* Link Replay */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_LACKTOREG" data-ref="_M/BCMA_CORE_PCI_DLLP_LACKTOREG">BCMA_CORE_PCI_DLLP_LACKTOREG</dfn>		0x124	/* Link Ack Timeout */</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_PMTHRESHREG" data-ref="_M/BCMA_CORE_PCI_DLLP_PMTHRESHREG">BCMA_CORE_PCI_DLLP_PMTHRESHREG</dfn>		0x128	/* Power Management Threshold */</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_ASPMTIMER_EXTEND" data-ref="_M/BCMA_CORE_PCI_ASPMTIMER_EXTEND">BCMA_CORE_PCI_ASPMTIMER_EXTEND</dfn>		0x01000000 /* &gt; rev7: enable extend ASPM timer */</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_RTRYWPREG" data-ref="_M/BCMA_CORE_PCI_DLLP_RTRYWPREG">BCMA_CORE_PCI_DLLP_RTRYWPREG</dfn>		0x12C	/* Retry buffer write ptr */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_RTRYRPREG" data-ref="_M/BCMA_CORE_PCI_DLLP_RTRYRPREG">BCMA_CORE_PCI_DLLP_RTRYRPREG</dfn>		0x130	/* Retry buffer Read ptr */</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_RTRYPPREG" data-ref="_M/BCMA_CORE_PCI_DLLP_RTRYPPREG">BCMA_CORE_PCI_DLLP_RTRYPPREG</dfn>		0x134	/* Retry buffer Purged ptr */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_RTRRWREG" data-ref="_M/BCMA_CORE_PCI_DLLP_RTRRWREG">BCMA_CORE_PCI_DLLP_RTRRWREG</dfn>		0x138	/* Retry buffer Read/Write */</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_ECTHRESHREG" data-ref="_M/BCMA_CORE_PCI_DLLP_ECTHRESHREG">BCMA_CORE_PCI_DLLP_ECTHRESHREG</dfn>		0x13C	/* Error Count Threshold */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_TLPERRCTRREG" data-ref="_M/BCMA_CORE_PCI_DLLP_TLPERRCTRREG">BCMA_CORE_PCI_DLLP_TLPERRCTRREG</dfn>		0x140	/* TLP Error Counter */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_ERRCTRREG" data-ref="_M/BCMA_CORE_PCI_DLLP_ERRCTRREG">BCMA_CORE_PCI_DLLP_ERRCTRREG</dfn>		0x144	/* Error Counter */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_NAKRXCTRREG" data-ref="_M/BCMA_CORE_PCI_DLLP_NAKRXCTRREG">BCMA_CORE_PCI_DLLP_NAKRXCTRREG</dfn>		0x148	/* NAK Received Counter */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_TESTREG" data-ref="_M/BCMA_CORE_PCI_DLLP_TESTREG">BCMA_CORE_PCI_DLLP_TESTREG</dfn>		0x14C	/* Test */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_PKTBIST" data-ref="_M/BCMA_CORE_PCI_DLLP_PKTBIST">BCMA_CORE_PCI_DLLP_PKTBIST</dfn>		0x150	/* Packet BIST */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_DLLP_PCIE11" data-ref="_M/BCMA_CORE_PCI_DLLP_PCIE11">BCMA_CORE_PCI_DLLP_PCIE11</dfn>		0x154	/* DLLP PCIE 1.1 reg */</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/* SERDES RX registers */</i></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_CTRL" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_CTRL">BCMA_CORE_PCI_SERDES_RX_CTRL</dfn>		1	/* Rx cntrl */</u></td></tr>
<tr><th id="159">159</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_CTRL_FORCE" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_CTRL_FORCE">BCMA_CORE_PCI_SERDES_RX_CTRL_FORCE</dfn>	0x80	/* rxpolarity_force */</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_CTRL_POLARITY" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_CTRL_POLARITY">BCMA_CORE_PCI_SERDES_RX_CTRL_POLARITY</dfn>	0x40	/* rxpolarity_value */</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_TIMER1" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_TIMER1">BCMA_CORE_PCI_SERDES_RX_TIMER1</dfn>		2	/* Rx Timer1 */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_CDR" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_CDR">BCMA_CORE_PCI_SERDES_RX_CDR</dfn>		6	/* CDR */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_RX_CDRBW" data-ref="_M/BCMA_CORE_PCI_SERDES_RX_CDRBW">BCMA_CORE_PCI_SERDES_RX_CDRBW</dfn>		7	/* CDR BW */</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i>/* SERDES PLL registers */</i></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_SERDES_PLL_CTRL" data-ref="_M/BCMA_CORE_PCI_SERDES_PLL_CTRL">BCMA_CORE_PCI_SERDES_PLL_CTRL</dfn>		1	/* PLL control reg */</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_PLL_CTRL_FREQDET_EN" data-ref="_M/BCMA_CORE_PCI_PLL_CTRL_FREQDET_EN">BCMA_CORE_PCI_PLL_CTRL_FREQDET_EN</dfn>	0x4000	/* bit 14 is FREQDET on */</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><i>/* PCIcore specific boardflags */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_BFL_NOPCI" data-ref="_M/BCMA_CORE_PCI_BFL_NOPCI">BCMA_CORE_PCI_BFL_NOPCI</dfn>			0x00000400 /* Board leaves PCI floating */</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* PCIE Config space accessing MACROS */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_BUS_SHIFT" data-ref="_M/BCMA_CORE_PCI_CFG_BUS_SHIFT">BCMA_CORE_PCI_CFG_BUS_SHIFT</dfn>		24	/* Bus shift */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_SLOT_SHIFT" data-ref="_M/BCMA_CORE_PCI_CFG_SLOT_SHIFT">BCMA_CORE_PCI_CFG_SLOT_SHIFT</dfn>		19	/* Slot/Device shift */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_FUN_SHIFT" data-ref="_M/BCMA_CORE_PCI_CFG_FUN_SHIFT">BCMA_CORE_PCI_CFG_FUN_SHIFT</dfn>		16	/* Function shift */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_OFF_SHIFT" data-ref="_M/BCMA_CORE_PCI_CFG_OFF_SHIFT">BCMA_CORE_PCI_CFG_OFF_SHIFT</dfn>		0	/* Register shift */</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_BUS_MASK" data-ref="_M/BCMA_CORE_PCI_CFG_BUS_MASK">BCMA_CORE_PCI_CFG_BUS_MASK</dfn>		0xff	/* Bus mask */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_SLOT_MASK" data-ref="_M/BCMA_CORE_PCI_CFG_SLOT_MASK">BCMA_CORE_PCI_CFG_SLOT_MASK</dfn>		0x1f	/* Slot/Device mask */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_FUN_MASK" data-ref="_M/BCMA_CORE_PCI_CFG_FUN_MASK">BCMA_CORE_PCI_CFG_FUN_MASK</dfn>		7	/* Function mask */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_OFF_MASK" data-ref="_M/BCMA_CORE_PCI_CFG_OFF_MASK">BCMA_CORE_PCI_CFG_OFF_MASK</dfn>		0xfff	/* Register mask */</u></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_CFG_DEVCTRL" data-ref="_M/BCMA_CORE_PCI_CFG_DEVCTRL">BCMA_CORE_PCI_CFG_DEVCTRL</dfn>		0xd8</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_" data-ref="_M/BCMA_CORE_PCI_">BCMA_CORE_PCI_</dfn></u></td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td><i>/* MDIO devices (SERDES modules) */</i></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_IEEE0" data-ref="_M/BCMA_CORE_PCI_MDIO_IEEE0">BCMA_CORE_PCI_MDIO_IEEE0</dfn>		0x000</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_IEEE1" data-ref="_M/BCMA_CORE_PCI_MDIO_IEEE1">BCMA_CORE_PCI_MDIO_IEEE1</dfn>		0x001</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK0" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK0">BCMA_CORE_PCI_MDIO_BLK0</dfn>			0x800</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1">BCMA_CORE_PCI_MDIO_BLK1</dfn>			0x801</u></td></tr>
<tr><th id="192">192</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT0" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT0">BCMA_CORE_PCI_MDIO_BLK1_MGMT0</dfn>		0x16</u></td></tr>
<tr><th id="193">193</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT1" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT1">BCMA_CORE_PCI_MDIO_BLK1_MGMT1</dfn>		0x17</u></td></tr>
<tr><th id="194">194</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT2" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT2">BCMA_CORE_PCI_MDIO_BLK1_MGMT2</dfn>		0x18</u></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT3" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT3">BCMA_CORE_PCI_MDIO_BLK1_MGMT3</dfn>		0x19</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT4" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK1_MGMT4">BCMA_CORE_PCI_MDIO_BLK1_MGMT4</dfn>		0x1A</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK2" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK2">BCMA_CORE_PCI_MDIO_BLK2</dfn>			0x802</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK3" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK3">BCMA_CORE_PCI_MDIO_BLK3</dfn>			0x803</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_BLK4" data-ref="_M/BCMA_CORE_PCI_MDIO_BLK4">BCMA_CORE_PCI_MDIO_BLK4</dfn>			0x804</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_TXPLL" data-ref="_M/BCMA_CORE_PCI_MDIO_TXPLL">BCMA_CORE_PCI_MDIO_TXPLL</dfn>		0x808	/* TXPLL register block idx */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_TXCTRL0" data-ref="_M/BCMA_CORE_PCI_MDIO_TXCTRL0">BCMA_CORE_PCI_MDIO_TXCTRL0</dfn>		0x820</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_SERDESID" data-ref="_M/BCMA_CORE_PCI_MDIO_SERDESID">BCMA_CORE_PCI_MDIO_SERDESID</dfn>		0x831</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_MDIO_RXCTRL0" data-ref="_M/BCMA_CORE_PCI_MDIO_RXCTRL0">BCMA_CORE_PCI_MDIO_RXCTRL0</dfn>		0x840</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* PCIE Root Capability Register bits (Host mode only) */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/BCMA_CORE_PCI_RC_CRS_VISIBILITY" data-ref="_M/BCMA_CORE_PCI_RC_CRS_VISIBILITY">BCMA_CORE_PCI_RC_CRS_VISIBILITY</dfn>		0x0001</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><b>struct</b> <a class="type" href="#bcma_drv_pci" title='bcma_drv_pci' data-ref="bcma_drv_pci">bcma_drv_pci</a>;</td></tr>
<tr><th id="209">209</th><td><b>struct</b> <a class="type" href="bcma.h.html#bcma_bus" title='bcma_bus' data-ref="bcma_bus" id="bcma_bus">bcma_bus</a>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#<span data-ppcond="211">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_PCI_HOSTMODE">CONFIG_BCMA_DRIVER_PCI_HOSTMODE</span></u></td></tr>
<tr><th id="212">212</th><td><b>struct</b> bcma_drv_pci_host {</td></tr>
<tr><th id="213">213</th><td>	<b>struct</b> bcma_drv_pci *pdev;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>	u32 host_cfg_addr;</td></tr>
<tr><th id="216">216</th><td>	spinlock_t cfgspace_lock;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>	<b>struct</b> pci_controller pci_controller;</td></tr>
<tr><th id="219">219</th><td>	<b>struct</b> pci_ops pci_ops;</td></tr>
<tr><th id="220">220</th><td>	<b>struct</b> resource mem_resource;</td></tr>
<tr><th id="221">221</th><td>	<b>struct</b> resource io_resource;</td></tr>
<tr><th id="222">222</th><td>};</td></tr>
<tr><th id="223">223</th><td><u>#<span data-ppcond="211">endif</span></u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><b>struct</b> <dfn class="type def" id="bcma_drv_pci" title='bcma_drv_pci' data-ref="bcma_drv_pci">bcma_drv_pci</dfn> {</td></tr>
<tr><th id="226">226</th><td>	<b>struct</b> <a class="type" href="bcma.h.html#bcma_device" title='bcma_device' data-ref="bcma_device">bcma_device</a> *<dfn class="decl field" id="bcma_drv_pci::core" title='bcma_drv_pci::core' data-ref="bcma_drv_pci::core">core</dfn>;</td></tr>
<tr><th id="227">227</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_pci::early_setup_done" title='bcma_drv_pci::early_setup_done' data-ref="bcma_drv_pci::early_setup_done">early_setup_done</dfn>:<var>1</var>;</td></tr>
<tr><th id="228">228</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_pci::setup_done" title='bcma_drv_pci::setup_done' data-ref="bcma_drv_pci::setup_done">setup_done</dfn>:<var>1</var>;</td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="../../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="bcma_drv_pci::hostmode" title='bcma_drv_pci::hostmode' data-ref="bcma_drv_pci::hostmode">hostmode</dfn>:<var>1</var>;</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><u>#<span data-ppcond="231">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_PCI_HOSTMODE">CONFIG_BCMA_DRIVER_PCI_HOSTMODE</span></u></td></tr>
<tr><th id="232">232</th><td>	<b>struct</b> bcma_drv_pci_host *host_controller;</td></tr>
<tr><th id="233">233</th><td><u>#<span data-ppcond="231">endif</span></u></td></tr>
<tr><th id="234">234</th><td>};</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td><i>/* Register access */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/pcicore_read16" data-ref="_M/pcicore_read16">pcicore_read16</dfn>(pc, offset)		bcma_read16((pc)-&gt;core, offset)</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/pcicore_read32" data-ref="_M/pcicore_read32">pcicore_read32</dfn>(pc, offset)		bcma_read32((pc)-&gt;core, offset)</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/pcicore_write16" data-ref="_M/pcicore_write16">pcicore_write16</dfn>(pc, offset, val)	bcma_write16((pc)-&gt;core, offset, val)</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/pcicore_write32" data-ref="_M/pcicore_write32">pcicore_write32</dfn>(pc, offset, val)	bcma_write32((pc)-&gt;core, offset, val)</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><u>#<span data-ppcond="242">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_PCI">CONFIG_BCMA_DRIVER_PCI</span></u></td></tr>
<tr><th id="243">243</th><td><b>extern</b> <em>void</em> bcma_core_pci_power_save(<b>struct</b> bcma_bus *bus, bool up);</td></tr>
<tr><th id="244">244</th><td><u>#<span data-ppcond="242">else</span></u></td></tr>
<tr><th id="245">245</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>void</em> <dfn class="decl def fn" id="bcma_core_pci_power_save" title='bcma_core_pci_power_save' data-ref="bcma_core_pci_power_save">bcma_core_pci_power_save</dfn>(<b>struct</b> <a class="type" href="bcma.h.html#bcma_bus" title='bcma_bus' data-ref="bcma_bus">bcma_bus</a> *<dfn class="local col9 decl" id="109bus" title='bus' data-type='struct bcma_bus *' data-ref="109bus">bus</dfn>, <a class="typedef" href="../types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col0 decl" id="110up" title='up' data-type='bool' data-ref="110up">up</dfn>)</td></tr>
<tr><th id="246">246</th><td>{</td></tr>
<tr><th id="247">247</th><td>}</td></tr>
<tr><th id="248">248</th><td><u>#<span data-ppcond="242">endif</span></u></td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td><u>#<span data-ppcond="250">ifdef</span> <span class="macro" data-ref="_M/CONFIG_BCMA_DRIVER_PCI_HOSTMODE">CONFIG_BCMA_DRIVER_PCI_HOSTMODE</span></u></td></tr>
<tr><th id="251">251</th><td><b>extern</b> <em>int</em> bcma_core_pci_pcibios_map_irq(<em>const</em> <b>struct</b> pci_dev *dev);</td></tr>
<tr><th id="252">252</th><td><b>extern</b> <em>int</em> bcma_core_pci_plat_dev_init(<b>struct</b> pci_dev *dev);</td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="250">else</span></u></td></tr>
<tr><th id="254">254</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="bcma_core_pci_pcibios_map_irq" title='bcma_core_pci_pcibios_map_irq' data-ref="bcma_core_pci_pcibios_map_irq">bcma_core_pci_pcibios_map_irq</dfn>(<em>const</em> <b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col1 decl" id="111dev" title='dev' data-type='const struct pci_dev *' data-ref="111dev">dev</dfn>)</td></tr>
<tr><th id="255">255</th><td>{</td></tr>
<tr><th id="256">256</th><td>	<b>return</b> -<a class="macro" href="../errno.h.html#26" title="524" data-ref="_M/ENOTSUPP">ENOTSUPP</a>;</td></tr>
<tr><th id="257">257</th><td>}</td></tr>
<tr><th id="258">258</th><td><em>static</em> <a class="macro" href="../compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em> <dfn class="decl def fn" id="bcma_core_pci_plat_dev_init" title='bcma_core_pci_plat_dev_init' data-ref="bcma_core_pci_plat_dev_init">bcma_core_pci_plat_dev_init</dfn>(<b>struct</b> <a class="type" href="../pci.h.html#pci_dev" title='pci_dev' data-ref="pci_dev">pci_dev</a> *<dfn class="local col2 decl" id="112dev" title='dev' data-type='struct pci_dev *' data-ref="112dev">dev</dfn>)</td></tr>
<tr><th id="259">259</th><td>{</td></tr>
<tr><th id="260">260</th><td>	<b>return</b> -<a class="macro" href="../errno.h.html#26" title="524" data-ref="_M/ENOTSUPP">ENOTSUPP</a>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td><u>#<span data-ppcond="250">endif</span></u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#<span data-ppcond="2">endif</span> /* LINUX_BCMA_DRIVER_PCI_H_ */</u></td></tr>
<tr><th id="265">265</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../arch/x86/kernel/early-quirks.c.html'>linux-4.14.y/arch/x86/kernel/early-quirks.c</a><br/>Generated on <em>2018-Aug-05</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
