<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>tp_sac_documentation: RTC_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">tp_sac_documentation
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">RTC_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32g431xx.html">Stm32g431xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a63d179b7a36a715dce7203858d3be132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a63d179b7a36a715dce7203858d3be132">TR</a></td></tr>
<tr class="separator:a63d179b7a36a715dce7203858d3be132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a></td></tr>
<tr class="separator:a3df0d8dfcd1ec958659ffe21eb64fa94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a868e5e76b52ced04c536be3dee08ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a8a868e5e76b52ced04c536be3dee08ec">SSR</a></td></tr>
<tr class="separator:a8a868e5e76b52ced04c536be3dee08ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fec9e122b923822e7f951cd48cf1d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>
<tr class="separator:a8fec9e122b923822e7f951cd48cf1d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac9b4c6c5b29f3461ce3f875eea69f35b">PRER</a></td></tr>
<tr class="separator:ac9b4c6c5b29f3461ce3f875eea69f35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b3c8be61045a304d3076d4714d29f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac5b3c8be61045a304d3076d4714d29f2">WUTR</a></td></tr>
<tr class="separator:ac5b3c8be61045a304d3076d4714d29f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a></td></tr>
<tr class="separator:ab40c89c59391aaa9d9a8ec011dd0907a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af86c61a5d38a4fc9cef942a12744486b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a></td></tr>
<tr class="separator:af86c61a5d38a4fc9cef942a12744486b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ac04e673b5b8320d53f7b0947db902"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac4ac04e673b5b8320d53f7b0947db902">RESERVED1</a></td></tr>
<tr class="separator:ac4ac04e673b5b8320d53f7b0947db902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6204786b050eb135fabb15784698e86e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a6204786b050eb135fabb15784698e86e">WPR</a></td></tr>
<tr class="separator:a6204786b050eb135fabb15784698e86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ce7c3842792c506635bb87a21588b58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2ce7c3842792c506635bb87a21588b58">CALR</a></td></tr>
<tr class="separator:a2ce7c3842792c506635bb87a21588b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2372c05a6c5508e0a9adada793f68b4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a2372c05a6c5508e0a9adada793f68b4f">SHIFTR</a></td></tr>
<tr class="separator:a2372c05a6c5508e0a9adada793f68b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a042059c8b4168681d6aecf30211dd7b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a042059c8b4168681d6aecf30211dd7b8">TSTR</a></td></tr>
<tr class="separator:a042059c8b4168681d6aecf30211dd7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb6fb580a8fd128182aa9ba2738ac2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#abeb6fb580a8fd128182aa9ba2738ac2c">TSDR</a></td></tr>
<tr class="separator:abeb6fb580a8fd128182aa9ba2738ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6c2bc4c067d6a64ef30d16a5925796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</a></td></tr>
<tr class="separator:a1d6c2bc4c067d6a64ef30d16a5925796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b972a304c0e08ca27cbe57627c496"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a></td></tr>
<tr class="separator:a4c9b972a304c0e08ca27cbe57627c496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</a></td></tr>
<tr class="separator:ac005b1a5bc52634d5a34578cc9d2c3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61282fa74cede526af85fd9d20513646"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646">ALRMASSR</a></td></tr>
<tr class="separator:a61282fa74cede526af85fd9d20513646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e513deb9f58a138ad9f317cc5a3555d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</a></td></tr>
<tr class="separator:a4e513deb9f58a138ad9f317cc5a3555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</a></td></tr>
<tr class="separator:a4ef7499da5d5beb1cfc81f7be057a7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a></td></tr>
<tr class="separator:af6aca2bbd40c0fb6df7c3aebe224a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524e134cec519206cb41d0545e382978"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a524e134cec519206cb41d0545e382978">MISR</a></td></tr>
<tr class="separator:a524e134cec519206cb41d0545e382978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2b40c5e36a5e861490988275499e158"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a></td></tr>
<tr class="separator:af2b40c5e36a5e861490988275499e158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00632">632</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ac005b1a5bc52634d5a34578cc9d2c3f6" name="ac005b1a5bc52634d5a34578cc9d2c3f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac005b1a5bc52634d5a34578cc9d2c3f6">&#9670;&#160;</a></span>ALRMAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm A register, Address offset: 0x40 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00650">650</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a61282fa74cede526af85fd9d20513646" name="a61282fa74cede526af85fd9d20513646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61282fa74cede526af85fd9d20513646">&#9670;&#160;</a></span>ALRMASSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm A sub second register, Address offset: 0x44 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00651">651</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4e513deb9f58a138ad9f317cc5a3555d" name="a4e513deb9f58a138ad9f317cc5a3555d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e513deb9f58a138ad9f317cc5a3555d">&#9670;&#160;</a></span>ALRMBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm B register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00652">652</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4ef7499da5d5beb1cfc81f7be057a7b2" name="a4ef7499da5d5beb1cfc81f7be057a7b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef7499da5d5beb1cfc81f7be057a7b2">&#9670;&#160;</a></span>ALRMBSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC alarm B sub second register, Address offset: 0x4C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00653">653</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a2ce7c3842792c506635bb87a21588b58" name="a2ce7c3842792c506635bb87a21588b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ce7c3842792c506635bb87a21588b58">&#9670;&#160;</a></span>CALR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC calibration register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00644">644</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ab40c89c59391aaa9d9a8ec011dd0907a" name="ab40c89c59391aaa9d9a8ec011dd0907a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40c89c59391aaa9d9a8ec011dd0907a">&#9670;&#160;</a></span>CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC control register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00640">640</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a3df0d8dfcd1ec958659ffe21eb64fa94" name="a3df0d8dfcd1ec958659ffe21eb64fa94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df0d8dfcd1ec958659ffe21eb64fa94">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC date register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00635">635</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a8fec9e122b923822e7f951cd48cf1d47" name="a8fec9e122b923822e7f951cd48cf1d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fec9e122b923822e7f951cd48cf1d47">&#9670;&#160;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC initialization control and status register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00637">637</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a524e134cec519206cb41d0545e382978" name="a524e134cec519206cb41d0545e382978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524e134cec519206cb41d0545e382978">&#9670;&#160;</a></span>MISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Masked Interrupt Status register, Address offset: 0x54 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00655">655</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac9b4c6c5b29f3461ce3f875eea69f35b" name="ac9b4c6c5b29f3461ce3f875eea69f35b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b4c6c5b29f3461ce3f875eea69f35b">&#9670;&#160;</a></span>PRER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC prescaler register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00638">638</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af86c61a5d38a4fc9cef942a12744486b" name="af86c61a5d38a4fc9cef942a12744486b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af86c61a5d38a4fc9cef942a12744486b">&#9670;&#160;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00641">641</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac4ac04e673b5b8320d53f7b0947db902" name="ac4ac04e673b5b8320d53f7b0947db902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ac04e673b5b8320d53f7b0947db902">&#9670;&#160;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00642">642</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a4c9b972a304c0e08ca27cbe57627c496" name="a4c9b972a304c0e08ca27cbe57627c496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9b972a304c0e08ca27cbe57627c496">&#9670;&#160;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00649">649</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af2b40c5e36a5e861490988275499e158" name="af2b40c5e36a5e861490988275499e158"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2b40c5e36a5e861490988275499e158">&#9670;&#160;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Reserved Address offset: 0x58 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00656">656</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98" name="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&#160;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Status Clear register, Address offset: 0x5C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00657">657</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a2372c05a6c5508e0a9adada793f68b4f" name="a2372c05a6c5508e0a9adada793f68b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2372c05a6c5508e0a9adada793f68b4f">&#9670;&#160;</a></span>SHIFTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC shift control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00645">645</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="af6aca2bbd40c0fb6df7c3aebe224a360" name="af6aca2bbd40c0fb6df7c3aebe224a360"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6aca2bbd40c0fb6df7c3aebe224a360">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC Status register, Address offset: 0x50 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00654">654</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a8a868e5e76b52ced04c536be3dee08ec" name="a8a868e5e76b52ced04c536be3dee08ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a868e5e76b52ced04c536be3dee08ec">&#9670;&#160;</a></span>SSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC sub second register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00636">636</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a63d179b7a36a715dce7203858d3be132" name="a63d179b7a36a715dce7203858d3be132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d179b7a36a715dce7203858d3be132">&#9670;&#160;</a></span>TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00634">634</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="abeb6fb580a8fd128182aa9ba2738ac2c" name="abeb6fb580a8fd128182aa9ba2738ac2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb6fb580a8fd128182aa9ba2738ac2c">&#9670;&#160;</a></span>TSDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time stamp date register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00647">647</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a1d6c2bc4c067d6a64ef30d16a5925796" name="a1d6c2bc4c067d6a64ef30d16a5925796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6c2bc4c067d6a64ef30d16a5925796">&#9670;&#160;</a></span>TSSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time-stamp sub second register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00648">648</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a042059c8b4168681d6aecf30211dd7b8" name="a042059c8b4168681d6aecf30211dd7b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a042059c8b4168681d6aecf30211dd7b8">&#9670;&#160;</a></span>TSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC time stamp time register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00646">646</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="a6204786b050eb135fabb15784698e86e" name="a6204786b050eb135fabb15784698e86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6204786b050eb135fabb15784698e86e">&#9670;&#160;</a></span>WPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC write protection register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00643">643</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<a id="ac5b3c8be61045a304d3076d4714d29f2" name="ac5b3c8be61045a304d3076d4714d29f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b3c8be61045a304d3076d4714d29f2">&#9670;&#160;</a></span>WUTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >RTC wakeup timer register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32g431xx_8h_source.html#l00639">639</a> of file <a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/ProgettiSTEMENSEA/tp_sac/NUCLEO-G431RB-MSC_Shell/Drivers/CMSIS/Device/ST/STM32G4xx/Include/<a class="el" href="stm32g431xx_8h_source.html">stm32g431xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
