/cad/cadence/INNOVUS19.10.000.lnx86/bin/innovus
    # innovus -no_gui -replay ../../scripts/layout_Tile.tcl || exit 13
    set s=../../scripts_alex/layout_Tile.tcl
    # innovus -replay ../../scripts/layout_${1}.tcl || exit 13
    set s=../../scripts_alex/layout_${1}.tcl
setenv DESIGN Tile_PE
setenv PWR_AWARE 1
cd synth/Tile_PE
pwd
/sim/steveri/garnet/tapeout_16/synth/Tile_PE
if ( Tile_PE =~ Tile* ) then
set s=../../scripts_alex/layout_Tile.tcl
echo source -verbose ../../scripts_alex/layout_Tile.tcl
innovus -no_gui -replay /tmp/tmp17736

Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.10-p002_1, built Fri Apr 19 15:18:11 PDT 2019
Options:	-no_gui -replay /tmp/tmp17736 
Date:		Fri Aug  9 11:21:51 2019
Host:		r7arm-aha (x86_64 w/Linux 3.10.0-862.11.6.el7.x86_64) (10cores*20cpus*Common KVM processor 16384KB)
OS:		CentOS Linux release 7.5.1804 (Core) 

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL.

Change the soft stacksize limit to 0.2%RAM (386 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

Sourcing file "/tmp/tmp17736" ...
### Start verbose source output (echo mode) for '../../scripts_alex/layout_Tile.tcl' ...
# set lef_file [list /tsmc16/download/TECH16FFC/N16FF_PRTF_Cad_1.2a/PR_tech/Cadence/LefHeader/Standard/VHV/N16_Encounter_9M_2Xa1Xd3Xe2Z_UTRDL_9T_PODE_1.2a.tlef \
/sim/ajcars/mc/ts1n16ffcllsblvtc512x16m8s_130a/LEF/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.lef \
/tsmc16/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90pm_100a/lef/tcbn16ffcllbwp16p90pm.lef \
/tsmc16/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90_100a/lef/tcbn16ffcllbwp16p90.lef ]
# source ../../scripts/helper_funcs.tcl
# source ../../scripts/params.tcl
# set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1} 
# set init_verilog results_syn/syn_out.v 
# set init_design_netlisttype {Verilog}
# set init_design_settop {0}
# set init_lef_file $lef_file
# if $::env(PWR_AWARE) {
} else {
   set init_pwr_net VDD
   set init_gnd_net VSS
}
# set init_assign_buffer {0} 
# set init_mmmc_file ../../scripts/mmmc.tcl
# set delaycal_use_default_delay_limit {1000}
Set Using Default Delay Limit as 1000.
# set delaycal_default_net_delay {1000.0ps} 
Set Default Net Delay as 1000 ps.
# set delaycal_default_net_load {2.0pf}
Set Default Net Load as 2 pF. 
# set delaycal_input_transition_delay {100ps}
Set Default Input Pin Transition as 100 ps.
# setLibraryUnit -time 1ns
# init_design
#% Begin Load MMMC data ... (date=08/09 11:22:01, mem=390.4M)
#% End Load MMMC data ... (date=08/09 11:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=390.5M, current mem=390.5M)

Loading LEF file /tsmc16/download/TECH16FFC/N16FF_PRTF_Cad_1.2a/PR_tech/Cadence/LefHeader/Standard/VHV/N16_Encounter_9M_2Xa1Xd3Xe2Z_UTRDL_9T_PODE_1.2a.tlef ...

Loading LEF file /sim/ajcars/mc/ts1n16ffcllsblvtc512x16m8s_130a/LEF/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.lef ...
Set DBUPerIGU to M1 pitch 180.
This command "init_design" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

Loading LEF file /tsmc16/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90pm_100a/lef/tcbn16ffcllbwp16p90pm.lef ...

Loading LEF file /tsmc16/TSMCHOME/digital/Back_End/lef/tcbn16ffcllbwp16p90_100a/lef/tcbn16ffcllbwp16p90.lef ...

viaInitial starts at Fri Aug  9 11:22:02 2019
viaInitial ends at Fri Aug  9 11:22:02 2019

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../scripts/mmmc.tcl
Reading ss_0p72_m40c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0P75BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D12BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D16BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D3BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D6BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0P75BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D3BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D6BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0P75BWP16P90' is not defined in the library. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLBWP16P90_VPP_VSS'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLBWP16P90_VPP_VBB'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'TAPCELLBWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL8BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL64BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL4BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL3BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL32BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL2BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL1BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'FILL16BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP8BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP64BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP4BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP32BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DCAP16BWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'BOUNDARY_RIGHTBWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'BOUNDARY_PTAPBWP16P90_VPP_VSS'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'BOUNDARY_PTAPBWP16P90_VPP_VBB'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'BOUNDARY_PTAPBWP16P90'. The cell will only be used for analysis. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72vm40c.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1221 cells in library 'tcbn16ffcllbwp16p90ssgnp0p72vm40c' 
Reading ss_0p72_m40c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc512x16m8s_130a/NLDM/ts1n16ffcllsblvtc512x16m8s_130a_ssgnp0p72vm40c.lib' ...
Read 1 cells in library 'ts1n16ffcllsblvtc512x16m8s_ssgnp0p72vm40c' 
Reading ss_0p72_m40c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x32m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x32m8sw_130a_ssgnp0p72vm40c.lib' ...
Read 1 cells in library 'ts1n16ffcllsblvtc2048x32m8sw_ssgnp0p72vm40c' 
Reading ss_0p72_m40c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x64m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x64m8sw_130a_ssgnp0p72vm40c.lib' ...
Read 1 cells in library 'ts1n16ffcllsblvtc2048x64m8sw_ssgnp0p72vm40c' 
Reading ss_0p72_m40c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 352)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 353)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 612)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 613)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 867)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 868)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1122)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1123)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1382)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1383)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1642)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1643)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1897)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 1898)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2152)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2153)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2412)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2413)
**WARN: (TECHLIB-1277):	The attribute 'max_capacitance' has been defined for internal pin 'INTERNAL'. 'max_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2672)
**WARN: (TECHLIB-1277):	The attribute 'min_capacitance' has been defined for internal pin 'INTERNAL'. 'min_capacitance' cannot be defined at this level and is being ignored. (File /tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72vm40c.lib, Line 2673)
Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 49 cells in library 'tcbn16ffcllbwp16p90pmssgnp0p72vm40c' 
*** End library_loading (cpu=0.10min, real=0.08min, mem=79.4M, fe_cpu=0.28min, fe_real=0.27min, fe_mem=637.1M) ***
#% Begin Load netlist data ... (date=08/09 11:22:07, mem=451.2M)
*** Begin netlist parsing (mem=637.1M) ***
Created 1273 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'results_syn/syn_out.v'

*** Memory Usage v#1 (Current mem = 637.148M, initial mem = 256.676M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=637.1M) ***
#% End Load netlist data ... (date=08/09 11:22:08, total cpu=0:00:00.2, real=0:00:01.0, peak res=481.4M, current mem=481.4M)
Top level cell is Tile_PE.
Hooked 1273 DB cells to tlib cells.
** Removed 2 unused lib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell Tile_PE ...
*** Netlist is unique.
** info: there are 1908 modules.
** info: there are 7593 stdCell insts.

*** Memory Usage v#1 (Current mem = 686.574M, initial mem = 256.676M) ***
** INFO: FINFET definition is detected in tech LEF. The pitch is 0.048 , offset is 0 and direction is Horizontal Enable FinFet support.
block snap rule changed from un_init to FinFet/un_init
IO pad snap rule changed from un_init to FinFet/FinFet/un_init
constraint snap rule changed from un_init to FinFet/FinFet/FinFet/un_init
DIE snap rule changed from un_init to FinFet/FinFet/FinFet/FinFet/un_init
Core snap rule changed from un_init to FinFet/FinFet/FinFet/FinFet/FinFet/un_init
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.

Honor LEF defined pitches for advanced node
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile
Generating auto layer map file.
/tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile
Generating auto layer map file.
Completed (cpu: 0:00:21.2 real: 0:00:22.0)
Set Shrink Factor to 0.98000 (from technology file)
Summary of Active RC-Corners : 
 
 Analysis View: ss_0p72_m40c
    RC-Corner Name        : max_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile'
 
 Analysis View: ss_0p72_125c
    RC-Corner Name        : max_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile'
 
 Analysis View: ff_0p88_0c
    RC-Corner Name        : min_rc_corner
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading ss_0p72_125c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ssgnp0p72v125c.lib' ...
Read 1221 cells in library 'tcbn16ffcllbwp16p90ssgnp0p72v125c' 
Reading ss_0p72_125c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc512x16m8s_130a/NLDM/ts1n16ffcllsblvtc512x16m8s_130a_ssgnp0p72v125c.lib' ...
Read 1 cells in library 'ts1n16ffcllsblvtc512x16m8s_ssgnp0p72v125c' 
Reading ss_0p72_125c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x32m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x32m8sw_130a_ssgnp0p72v125c.lib' ...
Read 0 cells in library 'ts1n16ffcllsblvtc2048x32m8sw_ssgnp0p72v125c' 
Ignored 1 cells in library 'ts1n16ffcllsblvtc2048x32m8sw_ssgnp0p72v125c' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading ss_0p72_125c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x64m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x64m8sw_130a_ssgnp0p72v125c.lib' ...
Read 0 cells in library 'ts1n16ffcllsblvtc2048x64m8sw_ssgnp0p72v125c' 
Ignored 1 cells in library 'ts1n16ffcllsblvtc2048x64m8sw_ssgnp0p72v125c' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading ss_0p72_125c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmssgnp0p72v125c.lib' ...
Read 49 cells in library 'tcbn16ffcllbwp16p90pmssgnp0p72v125c' 
Reading ff_0p88_0c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90ffgnp0p88v0c.lib' ...
Read 1221 cells in library 'tcbn16ffcllbwp16p90ffgnp0p88v0c' 
Reading ff_0p88_0c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc512x16m8s_130a/NLDM/ts1n16ffcllsblvtc512x16m8s_130a_ffgnp0p88v0c.lib' ...
Read 1 cells in library 'ts1n16ffcllsblvtc512x16m8s_ffgnp0p88v0c' 
Reading ff_0p88_0c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x32m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x32m8sw_130a_ffgnp0p88v0c.lib' ...
Read 0 cells in library 'ts1n16ffcllsblvtc2048x32m8sw_ffgnp0p88v0c' 
Ignored 1 cells in library 'ts1n16ffcllsblvtc2048x32m8sw_ffgnp0p88v0c' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading ff_0p88_0c_lib_set timing library '/sim/ajcars/mc/ts1n16ffcllsblvtc2048x64m8sw_130a/NLDM/ts1n16ffcllsblvtc2048x64m8sw_130a_ffgnp0p88v0c.lib' ...
Read 0 cells in library 'ts1n16ffcllsblvtc2048x64m8sw_ffgnp0p88v0c' 
Ignored 1 cells in library 'ts1n16ffcllsblvtc2048x64m8sw_ffgnp0p88v0c' because they are not defined in the LEF file, and they are not used in the Verilog netlist.
Reading ff_0p88_0c_lib_set timing library '/tsmc16/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn16ffcllbwp16p90pm_100a/tcbn16ffcllbwp16p90pmffgnp0p88v0c.lib' ...
Read 49 cells in library 'tcbn16ffcllbwp16p90pmffgnp0p88v0c' 
Reading timing constraints file 'results_syn/syn_out._default_constraint_mode_.sdc' ...
Current (total cpu=0:00:52.2, real=0:00:52.0, peak res=1121.6M, current mem=1011.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File results_syn/syn_out._default_constraint_mode_.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File results_syn/syn_out._default_constraint_mode_.sdc, Line 10).

Tile_PE
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File results_syn/syn_out._default_constraint_mode_.sdc, Line 1375).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File results_syn/syn_out._default_constraint_mode_.sdc, Line 2290).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ts1n16ffcllsblvtc256x32m4sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC256X32M4SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5100).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'ts1n16ffcllsblvtc256x32m4sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC256X32M4SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5100).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5100).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ts1n16ffcllsblvtc256x32m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC256X32M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5101).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'ts1n16ffcllsblvtc256x32m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC256X32M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5101).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5101).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ts1n16ffcllsblvtc2048x32m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC2048X32M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5102).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'ts1n16ffcllsblvtc2048x32m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC2048X32M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5102).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5102).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'ts1n16ffcllsblvtc2048x64m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC2048X64M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5103).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'ts1n16ffcllsblvtc2048x64m8sw_ssgnp0p72vm40c/TS1N16FFCLLSBLVTC2048X64M8SW' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5103).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File results_syn/syn_out._default_constraint_mode_.sdc, Line 5103).

INFO (CTE): Reading of timing constraints file results_syn/syn_out._default_constraint_mode_.sdc completed, with 8 Warnings and 8 Errors.
Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=1056.7M, current mem=1056.7M)
Current (total cpu=0:00:52.5, real=0:00:52.0, peak res=1121.6M, current mem=1056.7M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 970
Total number of sequential cells: 265
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 16
Total number of power switch cells: 12
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD0BWP16P90 BUFFD1BWP16P90 BUFFD0P75BWP16P90 BUFFD10BWP16P90 BUFFD12BWP16P90 BUFFD14BWP16P90 BUFFD18BWP16P90 BUFFD2BWP16P90 BUFFD3BWP16P90 BUFFD4BWP16P90 BUFFD5BWP16P90 BUFFD6BWP16P90 BUFFD8BWP16P90 BUFFSKND1BWP16P90 BUFFSKND0P75BWP16P90 BUFFSKND10BWP16P90 BUFFSKND12BWP16P90 BUFFSKND14BWP16P90 BUFFSKND18BWP16P90 BUFFSKND2BWP16P90 BUFFSKND3BWP16P90 BUFFSKND4BWP16P90 BUFFSKND5BWP16P90 BUFFSKND6BWP16P90 BUFFSKND8BWP16P90 BUFFSKPD1BWP16P90 BUFFSKPD0P75BWP16P90 BUFFSKPD10BWP16P90 BUFFSKPD12BWP16P90 BUFFSKPD14BWP16P90 BUFFSKPD18BWP16P90 CKBD1BWP16P90 BUFFSKPD2BWP16P90 BUFFSKPD3BWP16P90 BUFFSKPD4BWP16P90 BUFFSKPD5BWP16P90 BUFFSKPD6BWP16P90 BUFFSKPD8BWP16P90 CKBD10BWP16P90 CKBD12BWP16P90 CKBD14BWP16P90 CKBD18BWP16P90 CKBD2BWP16P90 CKBD3BWP16P90 CKBD4BWP16P90 CKBD5BWP16P90 CKBD6BWP16P90 CKBD8BWP16P90 DCCKBD10BWP16P90 DCCKBD12BWP16P90 DCCKBD14BWP16P90 DCCKBD18BWP16P90 DCCKBD4BWP16P90 DCCKBD5BWP16P90 DCCKBD6BWP16P90 DCCKBD8BWP16P90
Total number of usable buffers: 56
List of unusable buffers: BUFFD16BWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND16BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD16BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 CKBD16BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 DCCKBD16BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90
Total number of unusable buffers: 20
List of usable inverters: CKND1BWP16P90 CKND10BWP16P90 CKND12BWP16P90 CKND14BWP16P90 CKND18BWP16P90 CKND2BWP16P90 CKND3BWP16P90 CKND4BWP16P90 CKND5BWP16P90 CKND6BWP16P90 CKND8BWP16P90 DCCKND10BWP16P90 DCCKND12BWP16P90 DCCKND14BWP16P90 DCCKND18BWP16P90 DCCKND4BWP16P90 DCCKND5BWP16P90 DCCKND6BWP16P90 DCCKND8BWP16P90 INVD0BWP16P90 INVD1BWP16P90 INVD0P75BWP16P90 INVD10BWP16P90 INVD12BWP16P90 INVD14BWP16P90 INVD18BWP16P90 INVD2BWP16P90 INVD3BWP16P90 INVD4BWP16P90 INVD5BWP16P90 INVD6BWP16P90 INVD8BWP16P90 INVSKND1BWP16P90 INVSKND0P75BWP16P90 INVSKND10BWP16P90 INVSKND12BWP16P90 INVSKND14BWP16P90 INVSKND18BWP16P90 INVSKND2BWP16P90 INVSKND3BWP16P90 INVSKND4BWP16P90 INVSKND5BWP16P90 INVSKND6BWP16P90 INVSKND8BWP16P90 INVSKPD1BWP16P90 INVSKPD0P75BWP16P90 INVSKPD10BWP16P90 INVSKPD12BWP16P90 INVSKPD14BWP16P90 INVSKPD18BWP16P90 INVSKPD2BWP16P90 INVSKPD3BWP16P90 INVSKPD4BWP16P90 INVSKPD5BWP16P90 INVSKPD6BWP16P90 INVSKPD8BWP16P90
Total number of usable inverters: 56
List of unusable inverters: CKND16BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCCKND16BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 GINVMCOD2BWP16P90 GINVMCOD1BWP16P90 GINVMCOD4BWP16P90 GINVMCOD3BWP16P90 GINVMCOD8BWP16P90 INVD16BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND16BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD16BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90
Total number of unusable inverters: 20
List of identified usable delay cells: DEL025D1BWP16P90 DEL050D1BWP16P90 DEL075D1BWP16P90 DEL100D1BWP16P90 DEL125D1BWP16P90 DEL150D1BWP16P90 DEL175D1BWP16P90 DEL1D1BWP16P90 DEL200D1BWP16P90 DEL225D1BWP16P90 DEL250D1BWP16P90 DEL500D1BWP16P90
Total number of identified usable delay cells: 12
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data ... (date=08/09 11:22:43, mem=1062.2M)
#% End Load MMMC data ... (date=08/09 11:22:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=1062.2M, current mem=1062.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TA-976               1  Path groups asserted by the group_path c...
WARNING   TCLCMD-513           4  The software could not find a matching o...
ERROR     TCLCMD-917           8  Cannot find '%s' that match '%s'         
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
WARNING   TECHLIB-302         20  No function defined for cell '%s'. The c...
WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
WARNING   TECHLIB-1277        20  The %s '%s' has been defined for %s %s '...
*** Message Summary: 71 warning(s), 8 error(s)

# if $::env(PWR_AWARE) {
   read_power_intent -1801 ../../scripts/upf_$::env(DESIGN).tcl 
   commit_power_intent
   write_power_intent -1801 upf.out
}
Reading power intent file ../../scripts/upf_Tile_PE.tcl ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.03 real=0:00:00.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.20 real=0:00:00.00
Current (total cpu=0:00:53.4, real=0:00:53.0, peak res=1199.4M, current mem=1184.1M)
Tile_PE
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1204.1M, current mem=1204.1M)
Current (total cpu=0:00:53.6, real=0:00:53.0, peak res=1204.1M, current mem=1204.1M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.44 real=0:00:00.00
Cell 'HDR30XSICWDPDTD2BWP16P90' has been added to powerDomain TOP connection specification.
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.01 real=0:00:01.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
Cell 'HDR30XSICWDPDTD2BWP16P90' has been added to powerDomain TOP connection specification.
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 962
Total number of sequential cells: 252
Total number of tristate cells: 7
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 16
Total number of power switch cells: 12
Total number of pulse generator cells: 0
Total number of always on buffers: 9
Total number of retention cells: 12
List of usable buffers: BUFFD0BWP16P90 BUFFD1BWP16P90 BUFFD0P75BWP16P90 BUFFD10BWP16P90 BUFFD12BWP16P90 BUFFD14BWP16P90 BUFFD18BWP16P90 BUFFD2BWP16P90 BUFFD3BWP16P90 BUFFD4BWP16P90 BUFFD5BWP16P90 BUFFD6BWP16P90 BUFFD8BWP16P90 BUFFSKND1BWP16P90 BUFFSKND0P75BWP16P90 BUFFSKND10BWP16P90 BUFFSKND12BWP16P90 BUFFSKND14BWP16P90 BUFFSKND18BWP16P90 BUFFSKND2BWP16P90 BUFFSKND3BWP16P90 BUFFSKND4BWP16P90 BUFFSKND5BWP16P90 BUFFSKND6BWP16P90 BUFFSKND8BWP16P90 BUFFSKPD1BWP16P90 BUFFSKPD0P75BWP16P90 BUFFSKPD10BWP16P90 BUFFSKPD12BWP16P90 BUFFSKPD14BWP16P90 BUFFSKPD18BWP16P90 CKBD1BWP16P90 BUFFSKPD2BWP16P90 BUFFSKPD3BWP16P90 BUFFSKPD4BWP16P90 BUFFSKPD5BWP16P90 BUFFSKPD6BWP16P90 BUFFSKPD8BWP16P90 CKBD10BWP16P90 CKBD12BWP16P90 CKBD14BWP16P90 CKBD18BWP16P90 CKBD2BWP16P90 CKBD3BWP16P90 CKBD4BWP16P90 CKBD5BWP16P90 CKBD6BWP16P90 CKBD8BWP16P90 DCCKBD10BWP16P90 DCCKBD12BWP16P90 DCCKBD14BWP16P90 DCCKBD18BWP16P90 DCCKBD4BWP16P90 DCCKBD5BWP16P90 DCCKBD6BWP16P90 DCCKBD8BWP16P90
Total number of usable buffers: 56
List of unusable buffers: BUFFD16BWP16P90 BUFFD20BWP16P90 BUFFD24BWP16P90 BUFFSKND16BWP16P90 BUFFSKND20BWP16P90 BUFFSKND24BWP16P90 BUFFSKPD16BWP16P90 BUFFSKPD20BWP16P90 BUFFSKPD24BWP16P90 CKBD16BWP16P90 CKBD20BWP16P90 CKBD24BWP16P90 DCCKBD16BWP16P90 DCCKBD20BWP16P90 DCCKBD24BWP16P90 GBUFFMCOD1BWP16P90 GBUFFMCOD3BWP16P90 GBUFFMCOD2BWP16P90 GBUFFMCOD4BWP16P90 GBUFFMCOD8BWP16P90
Total number of unusable buffers: 20
List of usable inverters: CKND1BWP16P90 CKND10BWP16P90 CKND12BWP16P90 CKND14BWP16P90 CKND18BWP16P90 CKND2BWP16P90 CKND3BWP16P90 CKND4BWP16P90 CKND5BWP16P90 CKND6BWP16P90 CKND8BWP16P90 DCCKND10BWP16P90 DCCKND12BWP16P90 DCCKND14BWP16P90 DCCKND18BWP16P90 DCCKND4BWP16P90 DCCKND5BWP16P90 DCCKND6BWP16P90 DCCKND8BWP16P90 INVD0BWP16P90 INVD1BWP16P90 INVD0P75BWP16P90 INVD10BWP16P90 INVD12BWP16P90 INVD14BWP16P90 INVD18BWP16P90 INVD2BWP16P90 INVD3BWP16P90 INVD4BWP16P90 INVD5BWP16P90 INVD6BWP16P90 INVD8BWP16P90 INVSKND1BWP16P90 INVSKND0P75BWP16P90 INVSKND10BWP16P90 INVSKND12BWP16P90 INVSKND14BWP16P90 INVSKND18BWP16P90 INVSKND2BWP16P90 INVSKND3BWP16P90 INVSKND4BWP16P90 INVSKND5BWP16P90 INVSKND6BWP16P90 INVSKND8BWP16P90 INVSKPD1BWP16P90 INVSKPD0P75BWP16P90 INVSKPD10BWP16P90 INVSKPD12BWP16P90 INVSKPD14BWP16P90 INVSKPD18BWP16P90 INVSKPD2BWP16P90 INVSKPD3BWP16P90 INVSKPD4BWP16P90 INVSKPD5BWP16P90 INVSKPD6BWP16P90 INVSKPD8BWP16P90
Total number of usable inverters: 56
List of unusable inverters: CKND16BWP16P90 CKND20BWP16P90 CKND24BWP16P90 DCCKND16BWP16P90 DCCKND20BWP16P90 DCCKND24BWP16P90 GINVMCOD2BWP16P90 GINVMCOD1BWP16P90 GINVMCOD4BWP16P90 GINVMCOD3BWP16P90 GINVMCOD8BWP16P90 INVD16BWP16P90 INVD20BWP16P90 INVD24BWP16P90 INVSKND16BWP16P90 INVSKND20BWP16P90 INVSKND24BWP16P90 INVSKPD16BWP16P90 INVSKPD20BWP16P90 INVSKPD24BWP16P90
Total number of unusable inverters: 20
List of identified usable delay cells: DEL025D1BWP16P90 DEL050D1BWP16P90 DEL075D1BWP16P90 DEL100D1BWP16P90 DEL125D1BWP16P90 DEL150D1BWP16P90 DEL175D1BWP16P90 DEL1D1BWP16P90 DEL200D1BWP16P90 DEL225D1BWP16P90 DEL250D1BWP16P90 DEL500D1BWP16P90
Total number of identified usable delay cells: 12
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
# if $::env(PWR_AWARE) {
   #TODO: Confirm this for SD domain
   globalNetConnect VDD -type tiehi
   globalNetConnect VSS -type tielo
   #TODO: Confirm this for SD domain
   globalNetConnect VDD -type pgpin -pin VPP -inst *
   globalNetConnect VSS -type pgpin -pin VBB -inst *
} else {
   globalNetConnect VDD -type pgpin -pin VDD -inst *
   globalNetConnect VDD -type tiehi
   globalNetConnect VSS -type pgpin -pin VSS -inst *
   globalNetConnect VSS -type tielo
   globalNetConnect VDD -type pgpin -pin VPP -inst *
   globalNetConnect VSS -type pgpin -pin VBB -inst *
}
# setNanoRouteMode -routeTopRoutingLayer 7
# setTrialRouteMode -maxRouteLayer 7
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
# setPinAssignMode -maxLayer 7
# setDesignMode -process 16
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
# set tile_info [calculate_tile_info $Tile_PE_util $Tile_MemCore_util $min_tile_height $min_tile_width $tile_x_grid $tile_y_grid $tile_stripes_array]
# set design $::env(DESIGN)
# set width [dict get $tile_info $design,width]
# set height [dict get $tile_info $design,height]
# floorPlan -site core -s $width $height 0 0 0 0
** INFO: FINFET definition is detected in tech LEF. The pitch is 0.048 , offset is 0 and direction is Horizontal Enable FinFet support.
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'coreExt' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.

Honor LEF defined pitches for advanced node
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
# createRouteBlk -name cut0 -cutLayer all -box [list 0 [expr $height - 0.5] $width [expr $height + 1]]
# createRouteBlk -name cut1 -cutLayer all -box [list 0 -1 $width 0.5]
# createRouteBlk -name cut01M1 -layer M1 -cutLayer all -box [list 0 [expr $height - 0.5] $width [expr $height + 1]]
# createRouteBlk -name cut02M1 -layer M1 -cutLayer all -box [list 0 -1 $width 0.5]
# source ../../scripts/tile_io_place.tcl
# set ns_io_offset [expr ($width - $ns_io_width) / 2]
# set ew_io_offset [expr ($height - $ew_io_width) / 2]
# place_ios $width $height $ns_io_offset $ew_io_offset
Info: IO placement called with width 60.48 and height 86.4
hi : 9 pins
lo : 8 pins
id: 16 pins
Reading IO assignment file "io_file" ...
# set tile_id_y_coords [get_property [get_ports *tile_id*] y_coordinate]
# set tile_id_y_coords [lsort -real $tile_id_y_coords]
# set tile_id_min_y [lindex $tile_id_y_coords 0]
# set tile_id_max_y [lindex $tile_id_y_coords end]
# set tile_id_max_x 0.376
# set pin_width 0.02
# set pin_spacing 0.24
# set net VDD
# set pin_center 0
# foreach y $tile_id_y_coords {
  set pin_center [expr $y - $pin_spacing]
  createPGPin $net -net $net -geom M4 0 [expr $pin_center - $pin_width] $tile_id_max_x [expr $pin_center + $pin_width]

  if {$net eq "VDD"} {
    set net VSS
  } else {
    set net VDD
  }
}
# set pin_center [expr $pin_center + (2 * $pin_spacing)]
# createPGPin $net -net $net -geom M4 0 [expr $pin_center - $pin_width] $tile_id_max_x [expr $pin_center + $pin_width]
# if $::env(PWR_AWARE) {
   ##AON Region Bounding Box
   set aon_width 14
   set aon_height 10
   set aon_height_snap [expr ceil($aon_height/$polypitch_x)*$polypitch_x]
   set aon_lx [expr $width/2 - $aon_width/2]
   set aon_lx_snap [expr ceil($aon_lx/$polypitch_x)*$polypitch_x]
   set aon_ux [expr $width/2 + $aon_width/2]
   set aon_ux_snap [expr ceil($aon_ux/$polypitch_x)*$polypitch_x]
   modifyPowerDomainAttr AON -box $aon_lx_snap [expr $height - $aon_height_snap - 10*$polypitch_y] $aon_ux_snap [expr $height - 10*$polypitch_y]  -minGaps $polypitch_y $polypitch_y [expr $polypitch_x*10] [expr $polypitch_x*10]
}
Power Domain 'AON'.
	  Boundary = 23.3100 70.2720 37.2600 80.3520
	   minGaps = T:0.5760 B:0.5760 L:0.9000 R:0.9000
	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
	   rowSpaceType = 2
	   rowSpacing = 0.0000
	   rowFlip = auto
	   site = core
# set srams [get_cells -hier * -filter "ref_name=~TS1N*"]
**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*'
**ERROR: (TCLCMD-917):	Cannot find 'cells' that match '*'
# if {$srams != ""} {
  set bank_height 1
  set sram_width 26.195
  set sram_height 69.648
  set sram_spacing_x_even [expr $aon_width + 9]
  set sram_spacing_x_odd 0
  set sram_spacing_y 0
  set total_sram_width [expr 2*$sram_width + $sram_spacing_x_even]
  set sram_start_x [expr ($width - $total_sram_width) / 2]
  set sram_start_y [expr ($height - $sram_height) / 2]
  
  glbuf_sram_place $srams $sram_start_x $sram_start_y $sram_spacing_x_even $sram_spacing_x_odd $sram_spacing_y $bank_height $sram_height $sram_width 0 0 1 0
  
  addHaloToBlock -allMacro {1 0.5 1 0.5}
}
# foreach layer {M7 M8 M9} {
   set power_nets {VDD VSS VDD_SW}
   set aon_power_nets {VDD VSS}
   set start [dict get $tile_info $layer,start]
   set spacing [dict get $tile_info $layer,spacing]
   set s2s [dict get $tile_info $layer,s2s]
   set stripe_width [dict get $tile_info $layer,width]
   set dir [dict get $tile_info $layer,direction]
   if $::env(PWR_AWARE) {
     addStripe -direction $dir -start $start -create_pins 1 -layer $layer -nets $power_nets -width $stripe_width -spacing $spacing -set_to_set_distance $s2s

     selectObject Group AON

     addStripe -direction $dir -start $start -create_pins 1 -layer $layer -nets $aon_power_nets -width $stripe_width -spacing $spacing -set_to_set_distance $s2s -over_power_domain 1
     editPowerVia -delete_vias true
   } else {
     addStripe -direction $dir -start $start -create_pins 1 -layer $layer -nets $aon_power_nets -width $stripe_width -spacing $spacing -set_to_set_distance $s2s
     editPowerVia -delete_vias true
   }
}
#% Begin addStripe (date=08/09 11:22:45, mem=1207.1M)
setViaGenMode -use_fgc 1 is set by default for this design under 20nm node. 
setAddStripeMode -use_fgc 1 is set by default for this design under 20nm node. 
setAddStripeMode -area_based_stripe true is set by default for this design of 12nm node or under. 

Initialize fgc environment(mem: 1244.5M) ...  done(cpu: 0:00:01.7, real: 0:00:02.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -use_exact_spacing  1
  -use_fgc true
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD_SW is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VDD_SW stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 30% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD_SW stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 23 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M7   |       23       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:01.8, real=0:00:02.0, peak res=1256.4M, current mem=1256.4M)
#% Begin addStripe (date=08/09 11:22:47, mem=1256.5M)

Initialize fgc environment(mem: 1246.5M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -use_fgc true
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 22.660000 70.272003 22.660000 80.351997 with width 1.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD stripes and vias
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VSS stripes and vias
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 3 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M7   |        3       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1256.6M, current mem=1256.6M)
#% Begin editPowerVia (date=08/09 11:22:47, mem=1256.6M)

ViaGen deleted 0 via.
#% End editPowerVia (date=08/09 11:22:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1256.6M, current mem=1256.6M)
#% Begin addStripe (date=08/09 11:22:47, mem=1256.6M)

Initialize fgc environment(mem: 1246.5M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -use_fgc true
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD_SW is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD_SW stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD_SW stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VDD stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 20% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VSS stripes and vias
    Completing 10% (cpu time: 0:00:00.0, peak mem: 1246.488M)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 19 wires.
ViaGen created 99 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA7  |       99       |        0       |
|   M8   |       19       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.8M, current mem=1257.8M)
#% Begin addStripe (date=08/09 11:22:47, mem=1257.8M)

Initialize fgc environment(mem: 1246.5M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -use_fgc true
**WARN: (IMPPP-354):	The power planner did not generate horizontal stripe at 23.309999 68.099998 37.259998 68.099998 with width 3.000000 either because the stripe would merge with rings, or because stripe could not be connected to any legal targets, or because stripe would break design rule. 
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD stripes and vias
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 1 wire.
ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA7  |        1       |        0       |
|   M8   |        1       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1257.8M, current mem=1257.8M)
#% Begin editPowerVia (date=08/09 11:22:47, mem=1257.8M)

The editPowerVia deleted 100 vias from the design.
ViaGen deleted 100 vias.
+--------+----------------+
|  Layer |     Deleted    |
+--------+----------------+
|  VIA7  |       100      |
+--------+----------------+
#% End editPowerVia (date=08/09 11:22:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1257.8M, current mem=1257.8M)
#% Begin addStripe (date=08/09 11:22:47, mem=1257.8M)

Initialize fgc environment(mem: 1246.5M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -use_fgc true
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD_SW is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD_SW stripes and vias
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (16.00, 0.00) (16.08, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (15.785000, 0.000000) (16.295000, 1.000000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (15.785000, 85.400002) (16.295000, 86.400002).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (36.16, 0.00) (36.24, 70.27)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (35.945000, 0.000000) (36.455002, 1.000000).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (36.16, 80.35) (36.24, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (35.945000, 85.400002) (36.455002, 86.400002).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (56.32, 0.00) (56.40, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (56.105000, 0.000000) (56.615002, 1.000000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (56.105000, 85.400002) (56.615002, 86.400002).
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD_SW stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VDD stripes and vias
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VSS stripes and vias
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (13.58, 0.00) (14.00, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (13.535000, 0.000000) (14.045000, 1.000000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (13.535000, 85.400002) (14.045000, 86.400002).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 0.00) (34.16, 70.27)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 70.27) (34.16, 70.27)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (33.695000, 0.000000) (34.205002, 1.000000).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 80.35) (34.16, 80.35)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 80.35) (34.16, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (33.695000, 85.400002) (34.205002, 86.400002).
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (53.90, 0.00) (54.32, 86.40)
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (53.855000, 0.000000) (54.365002, 1.000000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (53.855000, 85.400002) (54.365002, 86.400002).
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 12 wires.
ViaGen created 49 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA8  |       49       |        0       |
|   M9   |       12       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1258.2M, current mem=1258.2M)
#% Begin addStripe (date=08/09 11:22:47, mem=1258.2M)

Initialize fgc environment(mem: 1246.5M) ...  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1246.5M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  -trim_antenna_max_distance  0.00
  -use_exact_spacing  1
  -use_fgc true
*** Stripes and vias are being generated (current mem: 1246.488)***
  Generate VDD stripes and vias
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
  Generate VSS stripes and vias
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 70.27) (34.16, 70.27)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 70.27) (34.16, 80.35)
**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M9 & M7 at (33.74, 80.35) (34.16, 80.35)
    Completing 100% (cpu time: 0:00:00.0, peak mem: 1246.488M)
  VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1246.488M)
Stripe generation is complete.
addStripe created 2 wires.
ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA8  |        1       |        0       |
|   M9   |        2       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End addStripe (date=08/09 11:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1258.2M, current mem=1258.2M)
#% Begin editPowerVia (date=08/09 11:22:47, mem=1258.2M)

The editPowerVia deleted 50 vias from the design.
ViaGen deleted 50 vias.
+--------+----------------+
|  Layer |     Deleted    |
+--------+----------------+
|  VIA8  |       50       |
+--------+----------------+
#% End editPowerVia (date=08/09 11:22:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1258.2M, current mem=1258.2M)
# sroute -allowJogging 0 -allowLayerChange 0 -floatingStripeTarget stripe
#% Begin sroute (date=08/09 11:22:47, mem=1258.2M)
**WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
*** Begin SPECIAL ROUTE on Fri Aug  9 11:22:47 2019 ***
SPECIAL ROUTE ran on directory: /sim/steveri/garnet/tapeout_16/synth/Tile_PE
SPECIAL ROUTE ran on machine: r7arm-aha (Linux 3.10.0-862.11.6.el7.x86_64 x86_64 3.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFloatingStripeTarget set to "stripe"
srouteFollowCorePinEnd set to 3
srouteNoLayerChangeRoute set to true
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithDrcClean"
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2243.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1270 macros, 344 used
Read in 356 components
  356 core components: 356 unplaced, 0 placed, 0 fixed
Read in 1003 physical pins
  1003 physical pins: 0 unplaced, 0 placed, 1003 fixed
Read in 11 blockages
Read in 831 nets
Read in 3 special nets, 3 routed
Read in 2429 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD_SW. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD_SW. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD_SW. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.824) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.824) for followpin creation
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (36.160000, 0.972000) (40.160000, 1.332000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (56.320000, 0.972000) (60.320000, 1.332000).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (16.000000, 0.972000) (20.000000, 1.332000).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 4.43) (40.16, 4.79).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 4.43) (60.32, 4.79).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 4.43) (20.00, 4.79).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 5.58) (40.16, 5.94).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 5.58) (60.32, 5.94).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 5.58) (20.00, 5.94).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 6.73) (40.16, 7.09).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 6.73) (60.32, 7.09).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 6.73) (20.00, 7.09).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 9.04) (40.16, 9.40).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 9.04) (60.32, 9.40).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 9.04) (20.00, 9.40).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 10.19) (40.16, 10.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 10.19) (60.32, 10.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 10.19) (20.00, 10.55).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 11.34) (40.16, 11.70).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 11.34) (60.32, 11.70).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (20.00, 11.34) (20.00, 11.70).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (40.16, 18.25) (40.16, 18.61).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA7 at (60.32, 18.25) (60.32, 18.61).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (36.160000, 85.068001) (40.160000, 85.428001).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (56.320000, 85.068001) (60.320000, 85.428001).
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA7 at (16.000000, 85.068001) (20.000000, 85.428001).
CPU time for FollowPin 5 seconds
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.824) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.824) for followpin creation
CPU time for FollowPin 2 seconds
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create the via on layer VIA8 at (38.160000, 71.244003) (40.160000, 74.599998).
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 3  open: 4
  Number of Core ports routed: 1  ignored: 36  open: 37
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 184
End power routing: cpu: 0:00:08, real: 0:00:08, peak: 2259.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1003 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 187 wires.
ViaGen created 6917 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       184      |       NA       |
|  VIA1  |      1152      |        0       |
|  VIA2  |      1152      |        0       |
|  VIA3  |      1152      |        0       |
|  VIA4  |       882      |        0       |
|  VIA5  |      1062      |        0       |
|  VIA6  |      1152      |        0       |
|   M7   |        2       |       NA       |
|  VIA7  |       183      |        0       |
|  VIA8  |       182      |        0       |
|   M9   |        1       |       NA       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=08/09 11:22:55, total cpu=0:00:08.3, real=0:00:08.0, peak res=1294.2M, current mem=1273.6M)
# editPowerVia -delete_vias true
#% Begin editPowerVia (date=08/09 11:22:55, mem=1273.6M)

The editPowerVia deleted 6917 vias from the design.
ViaGen deleted 6917 vias.
+--------+----------------+
|  Layer |     Deleted    |
+--------+----------------+
|  VIA1  |      1152      |
|  VIA2  |      1152      |
|  VIA3  |      1152      |
|  VIA4  |       882      |
|  VIA5  |      1062      |
|  VIA6  |      1152      |
|  VIA7  |       183      |
|  VIA8  |       182      |
+--------+----------------+
#% End editPowerVia (date=08/09 11:22:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1273.7M, current mem=1273.7M)
# sroute -allowJogging 0 -allowLayerChange 0 -floatingStripeTarget stripe
#% Begin sroute (date=08/09 11:22:56, mem=1273.7M)
**WARN: (IMPSR-4058):	Sroute option: floatingStripeTarget should be used in conjunction with option: -connect floatingStripe. 
*** Begin SPECIAL ROUTE on Fri Aug  9 11:22:56 2019 ***
SPECIAL ROUTE ran on directory: /sim/steveri/garnet/tapeout_16/synth/Tile_PE
SPECIAL ROUTE ran on machine: r7arm-aha (Linux 3.10.0-862.11.6.el7.x86_64 x86_64 3.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFloatingStripeTarget set to "stripe"
srouteFollowCorePinEnd set to 3
srouteNoLayerChangeRoute set to true
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithDrcClean"
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2259.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1270 macros, 344 used
Read in 356 components
  356 core components: 356 unplaced, 0 placed, 0 fixed
Read in 1003 physical pins
  1003 physical pins: 0 unplaced, 0 placed, 1003 fixed
Read in 11 blockages
Read in 831 nets
Read in 3 special nets, 3 routed
Read in 2429 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD_SW. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD_SW. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD_SW. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.824) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.824) for followpin creation
CPU time for FollowPin 0 seconds
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 0.000) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.248) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (1.853 85.824) for followpin creation
**WARN: (IMPSR-516):	Failed to place a cell at (58.304 85.824) for followpin creation
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 4
  Number of Core ports routed: 5  ignored: 36  open: 33
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2259.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1003 io pins ...
 Updating DB with 0 via definition ...
sroute created 4 wires.
ViaGen created 2 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M7   |        2       |       NA       |
|  VIA7  |        1       |        0       |
|   M8   |        2       |       NA       |
|  VIA8  |        1       |        0       |
+--------+----------------+----------------+
innovus 1> #% End sroute (date=08/09 11:22:56, total cpu=0:00:00.3, real=0:00:00.0, peak res=1277.0M, current mem=1277.0M)
# editPowerVia -add_vias true -orthogonal_only true -top_layer 9 -bottom_layer 8
#% Begin editPowerVia (date=08/09 11:22:56, mem=1277.0M)

ViaGen created 51 vias, deleted 1 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA8  |       51       |        1       |
+--------+----------------+----------------+
#% End editPowerVia (date=08/09 11:22:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1277.4M, current mem=1277.4M)
# editPowerVia -add_vias true -orthogonal_only true -top_layer 8 -bottom_layer 7
#% Begin editPowerVia (date=08/09 11:22:56, mem=1277.4M)

ViaGen created 101 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA7  |       101      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=08/09 11:22:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1277.4M, current mem=1277.4M)
# editPowerVia -add_vias true -orthogonal_only true -top_layer 7 -bottom_layer 1
#% Begin editPowerVia (date=08/09 11:22:56, mem=1277.4M)

**WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: M1 & M4 at (0.00, 56.98) (0.38, 56.98)
ViaGen created 5226 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       871      |        0       |
|  VIA2  |       871      |        0       |
|  VIA3  |       871      |        0       |
|  VIA4  |       871      |        0       |
|  VIA5  |       871      |        0       |
|  VIA6  |       871      |        0       |
+--------+----------------+----------------+
#% End editPowerVia (date=08/09 11:22:57, total cpu=0:00:01.3, real=0:00:01.0, peak res=1277.4M, current mem=1277.4M)
# deleteRouteBlk -name cut0
# deleteRouteBlk -name cut1
# deleteRouteBlk -name cut01M1
# deleteRouteBlk -name cut02M1
# set_well_tap_mode \
 -rule 6 \
 -bottom_tap_cell BOUNDARY_NTAPBWP16P90 \
 -top_tap_cell BOUNDARY_PTAPBWP16P90 \
 -cell TAPCELLBWP16P90
# setEndCapMode \
 -rightEdge BOUNDARY_LEFTBWP16P90 \
 -leftEdge BOUNDARY_RIGHTBWP16P90 \
 -leftBottomCorner BOUNDARY_NCORNERBWP16P90 \
 -leftTopCorner BOUNDARY_PCORNERBWP16P90 \
 -rightTopEdge FILL3BWP16P90 \
 -rightBottomEdge FILL3BWP16P90 \
 -topEdge "BOUNDARY_PROW3BWP16P90 BOUNDARY_PROW2BWP16P90" \
 -bottomEdge "BOUNDARY_NROW3BWP16P90 BOUNDARY_NROW2BWP16P90" \
 -fitGap true \
 -boundary_tap true
# addEndCap
**WARN: (IMPSP-5134):	Setting cellInterval to 23.940 (microns) as a multiple of cell BOUNDARY_NTAPBWP16P90's techSite 'core' width of 0.090 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting cellInterval to 23.940 (microns) as a multiple of cell BOUNDARY_PTAPBWP16P90's techSite 'core' width of 0.090 microns
Type 'man IMPSP-5134' for more detail.
*INFO*: Added 860 endcaps with prefix 'ENDCAP_TOP' and 18 welltaps with prefix 'ENDCAP_TAP_TOP'.
For 878 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
# addWellTap -cellInterval 12
**WARN: (IMPSP-5134):	Setting cellInterval to 11.970 (microns) as a multiple of cell TAPCELLBWP16P90's techSite 'core' width of 0.090 microns
Type 'man IMPSP-5134' for more detail.
For 888 new insts, *** Applied 4 GNC rules (cpu = 0:00:00.0)
Inserted 888 well-taps <TAPCELLBWP16P90> cells (prefix WELLTAP_TOP).
# if $::env(PWR_AWARE) {
   addPowerSwitch -column \-powerDomain TOP  \-leftOffset 5  -bottomOffset 1 \-horizontalPitch 24 \-checkerBoard \-loopBackAtEnd -enableNetOut PSenableNetOut -topOffset 1 -noFixedStdCellOverlap

}
Start building column switches.
Creating rows to place switch cells in domain TOP
**WARN: (IMPDBTCL-200):	dbGetDefaultTechSite command is obsolete. Use dbReCalculateDefaultTechSite command to get minimum tech site instead.
selectRow finished.

Create switch for column at x coord = 5.0
Create switch for column at x coord = 29.0
Create switch for column at x coord = 53.0
Applying level_shifter rules 

Total number of switches inserted in TOP: 104
Total number of nets inserted in TOP: 104
Total number of columns inserted in TOP: 3

Verifing row coverage by pso switches.
**WARN: (IMPPSO-306):	row @(0.0 0.0) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 69.12) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 69.12) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 71.424) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 71.424) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 73.728) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 73.728) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 76.032) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 76.032) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 78.336) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 78.336) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 80.64) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(38.16 80.64) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 85.248) with site bcoreExt is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(0.0 0.0) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(23.31 70.272) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(23.31 70.848) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(23.31 71.424) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(23.31 72.0) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (IMPPSO-306):	row @(23.31 72.576) with site core is not covered by a switch.
Type 'man IMPPSO-306' for more details.
**WARN: (EMS-27):	Message (IMPPSO-306) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.


Switch generated for: TOP

Power switch instances inserted at top level.

Enable output nets:
        PSenableNetOut

Total number of switches added to TOP : 104
Total number of instances added to TOP : 104
addPowerSwitch finished successfully.
# set bw 1
# createPlaceBlockage -name pb1 -box 0 0 $width $bw
# createPlaceBlockage -name pb2 -box [expr $width - $bw] 0 $width $height
# createPlaceBlockage -name pb3 -box 0 [expr $height - $bw] $width $height
# createPlaceBlockage -name pb4 -box 0 0 $bw $height
# set bw 1
# createRouteBlk -name rb1 -layer all -box 0 0 $width $bw
# createRouteBlk -name rb2 -layer all -box [expr $width - $bw] 0 $width $height
# createRouteBlk -name rb3 -layer all -box 0 [expr $height - $bw] $width $height
# createRouteBlk -name rb4 -layer all -box 0 0 $bw $height
# setDesignMode -process 16
##  Process: 16            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 16nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
Process node set using 'setDesignMode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
# set_interactive_constraint_modes [all_constraint_modes -active]
# setDontUse IOA21D0BWP16P90 true
# setDontUse IOA21D0BWP16P90LVT true
**WARN: (IMPOPT-3593):	The cell IOA21D0BWP16P90LVT is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
# setDontUse IOA21D0BWP16P90ULVT true
**WARN: (IMPOPT-3593):	The cell IOA21D0BWP16P90ULVT is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
Type 'man IMPOPT-3593' for more detail.
# setPlaceMode -checkImplantWidth true -honorImplantSpacing true -checkImplantMinArea true
# setPlaceMode -honorImplantJog true -honor_implant_Jog_exception true
# setDelayCalMode  -SIAware false
# setNanoRouteMode -drouteOnGridOnly {wire 4:7 via 3:6}
# setNanoRouteMode -routeWithViaInPin {1:1}
# setNanoRouteMode -routeTopRoutingLayer 7 
# setNanoRouteMode -routeBottomRoutingLayer 2
# setNanoRouteMode -droutePostRouteSpreadWire false
# setNanoRouteMode -dbViaWeight {*_P* -1}
# setNanoRouteMode -routeExpAdvancedPinAccess true
# setNanoRouteMode -routeExpAdvancedTechnology true
# setNanoRouteMode -routeReserveSpaceForMultiCut false
# setNanoRouteMode -routeWithSiDriven false
# setNanoRouteMode -routeWithTimingDriven false
# setNanoRouteMode -routeAutoPinAccessForBlockPin true
# setNanoRouteMode -routeConcurrentMinimizeViaCountEffort high
# setNanoRouteMode -droutePostRouteSwapVia false
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
# setNanoRouteMode -routeExpUseAutoVia true
**WARN: (IMPTCM-77):	Option "-routeExpUseAutoVia" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-62) Option 'routeExpUseAutoVia' is obsolete. Use 'routeUseAutoVia' in future.
# setNanoRouteMode -drouteExpAdvancedMarFix true
# setMultiCpuUsage -localCpu 8
# set_interactive_constraint_mode [all_constraint_modes]
# set_clock_uncertainty -hold 0.1 -from clk -to clk
# set_clock_uncertainty -setup 0.2 -from clk -to clk
# set_timing_derate -clock -early 0.97 -delay_corner ss_0p72_m40c_dc
# set_timing_derate -clock -late 1.03  -delay_corner ss_0p72_m40c_dc
# set_timing_derate -data -late 1.05  -delay_corner ss_0p72_m40c_dc
# set_timing_derate -clock -early 0.97  -delay_corner ss_0p72_125c_dc
# set_timing_derate -clock -late 1.03  -delay_corner ss_0p72_125c_dc
# set_timing_derate -data -late 1.05  -delay_corner ss_0p72_125c_dc
# set_timing_derate -clock -early 0.97  -delay_corner ff_0p88_0c_dc
# set_timing_derate -clock -late 1.03  -delay_corner ff_0p88_0c_dc
# set_timing_derate -data -late 1.05   -delay_corner ff_0p88_0c_dc
# set_interactive_constraint_mode {}
# place_opt_design -place
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -checkImplantMinArea true -checkImplantWidth true -honor_implant_Jog_exception true -honorImplantJog true -honorImplantSpacing true -place_detail_dpt_flow true
**INFO: user set opt options

#optDebug: fT-E <X 2 3 1 0>

-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
Multithreaded Timing Analysis is initialized with 8 threads

Turning on -handlePartition option for MSV flow
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1493.41 CPU=0:00:00.2 REAL=0:00:00.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 83 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.7) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 1766 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 4752 (58.4%) nets
3		: 1598 (19.6%) nets
4     -	14	: 1495 (18.4%) nets
15    -	39	: 281 (3.5%) nets
40    -	79	: 10 (0.1%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=9384 (1870 fixed + 7514 movable) #buf cell=7 #inv cell=656 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=8141 #term=29774 #term/net=3.66, #fixedIo=915, #floatIo=0, #fixedPin=898, #floatPin=0
stdCell: 9280 single + 104 double + 0 multi
Total standard cell length = 7.2383 (mm), area = 0.0044 (mm^2)




Average module density = 0.933.
Density for module 'AON' = 0.193.
       = stdcell_area 488 sites (25 um^2) / alloc_area 2533 sites (131 um^2).
Density for the rest of the design = 0.939.
       = stdcell_area 64895 sites (3364 um^2) / alloc_area 69128 sites (3584 um^2).
Density for the design = 0.912.
       = stdcell_area 65383 sites (3389 um^2) / alloc_area 71661 sites (3715 um^2).
Pin Density = 0.2954.
            = total # of pins 29774 / total area 100800.




Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.174e+04 (2.18e+04 3.00e+04)
              Est.  stn bbox = 5.752e+04 (2.36e+04 3.39e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1711.9M
Iteration  2: Total net bbox = 5.174e+04 (2.18e+04 3.00e+04)
              Est.  stn bbox = 5.752e+04 (2.36e+04 3.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1711.9M
*** Finished SKP initialization (cpu=0:00:22.9, real=0:00:11.0)***

Active views After View pruning: 
ss_0p72_m40c
Iteration  3: Total net bbox = 5.023e+04 (2.08e+04 2.94e+04)
              Est.  stn bbox = 5.744e+04 (2.34e+04 3.40e+04)
              cpu = 0:00:24.7 real = 0:00:12.0 mem = 2426.1M
Iteration  4: Total net bbox = 7.439e+04 (2.62e+04 4.81e+04)
              Est.  stn bbox = 8.770e+04 (3.07e+04 5.70e+04)
              cpu = 0:00:03.6 real = 0:00:01.0 mem = 2443.3M
Iteration  5: Total net bbox = 7.439e+04 (2.62e+04 4.81e+04)
              Est.  stn bbox = 8.770e+04 (3.07e+04 5.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2443.3M
Iteration  6: Total net bbox = 7.350e+04 (2.70e+04 4.65e+04)
              Est.  stn bbox = 8.636e+04 (3.14e+04 5.49e+04)
              cpu = 0:00:02.3 real = 0:00:00.0 mem = 2554.3M

Iteration  7: Total net bbox = 7.871e+04 (2.88e+04 4.99e+04)
              Est.  stn bbox = 9.273e+04 (3.36e+04 5.91e+04)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 2458.3M
Iteration  8: Total net bbox = 7.871e+04 (2.88e+04 4.99e+04)
              Est.  stn bbox = 9.273e+04 (3.36e+04 5.91e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2458.3M
Iteration  9: Total net bbox = 7.921e+04 (2.89e+04 5.03e+04)
              Est.  stn bbox = 9.341e+04 (3.37e+04 5.97e+04)
              cpu = 0:00:02.7 real = 0:00:01.0 mem = 2456.7M
Iteration 10: Total net bbox = 7.921e+04 (2.89e+04 5.03e+04)
              Est.  stn bbox = 9.341e+04 (3.37e+04 5.97e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2456.7M
Iteration 11: Total net bbox = 7.881e+04 (2.89e+04 4.99e+04)
              Est.  stn bbox = 9.277e+04 (3.36e+04 5.92e+04)
              cpu = 0:00:04.0 real = 0:00:02.0 mem = 2456.7M
Iteration 12: Total net bbox = 7.881e+04 (2.89e+04 4.99e+04)
              Est.  stn bbox = 9.277e+04 (3.36e+04 5.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2456.7M
Iteration 13: Total net bbox = 7.881e+04 (2.89e+04 4.99e+04)
              Est.  stn bbox = 9.277e+04 (3.36e+04 5.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2456.7M
Finished Global Placement (cpu=0:00:40.5, real=0:00:18.0, mem=2456.7M)
0 delay mode for cte disabled.
Info: 5 clock gating cells identified, 3 (on average) moved 18/5
net ignore based on current view = 0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Starting refinePlace (0:01:55 mem=2168.6M) ***
Total net bbox length = 7.881e+04 (2.887e+04 4.994e+04) (ext = 2.085e+04)
Move report: Detail placement moves 7514 insts, mean move: 0.52 um, max move: 7.74 um
	Max move on inst (read_data_mux/g529): (31.82, 68.60) --> (31.05, 61.63)
	Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2174.7MB
Summary Report:
Instances move: 7514 (out of 7514 movable)
Instances flipped: 0
Mean displacement: 0.52 um
Max displacement: 7.74 um (Instance: read_data_mux/g529) (31.8205, 68.599) -> (31.05, 61.632)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AN2D1BWP16P90
Total net bbox length = 7.774e+04 (2.747e+04 5.026e+04) (ext = 2.078e+04)
Runtime: CPU: 0:00:02.2 REAL: 0:00:01.0 MEM: 2174.7MB
*** Finished refinePlace (0:01:57 mem=2174.7M) ***
*** Finished Initial Placement (cpu=0:00:44.9, real=0:00:20.0, mem=2174.2M) ***

powerDomain TOP: bins with density > 0.750 = 76.36 % ( 126 / 165 )
powerDomain AON: bins with density > 0.750 =  0.00 % ( 0 / 6 )

*** Start incrementalPlace ***
SKP will enable view:
  ss_0p72_m40c
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7546
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8141  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8141 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8141 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.64% H + 4.65% V. EstWL: 8.689651e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.28% H + 2.20% V
[NR-eGR] Overflow after earlyGlobalRoute 0.35% H + 3.04% V
Early Global Route congestion estimation runtime: 0.48 seconds, mem = 2174.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 10.00, normalized total congestion hotspot area = 26.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===



View Pruning With Existing View Result.
Active Views Before Commit:
  ss_0p72_m40c
  ss_0p72_125c
View Pruning Commited.
Active Views:
  ss_0p72_m40c
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
*** Finished SKP initialization (cpu=0:00:03.4, real=0:00:02.0)***
Iteration  6: Total net bbox = 7.845e+04 (2.81e+04 5.04e+04)
              Est.  stn bbox = 9.263e+04 (3.29e+04 5.97e+04)
              cpu = 0:00:01.5 real = 0:00:00.0 mem = 2672.1M
Iteration  7: Total net bbox = 7.842e+04 (2.82e+04 5.02e+04)
              Est.  stn bbox = 9.276e+04 (3.31e+04 5.97e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 2667.1M
Iteration  8: Total net bbox = 7.759e+04 (2.80e+04 4.96e+04)
              Est.  stn bbox = 9.185e+04 (3.28e+04 5.91e+04)
              cpu = 0:00:01.7 real = 0:00:00.0 mem = 2664.1M
Iteration  9: Total net bbox = 7.841e+04 (2.84e+04 5.00e+04)
              Est.  stn bbox = 9.261e+04 (3.32e+04 5.94e+04)
              cpu = 0:00:01.7 real = 0:00:00.0 mem = 2664.1M
Iteration 10: Total net bbox = 7.914e+04 (2.87e+04 5.05e+04)
              Est.  stn bbox = 9.335e+04 (3.35e+04 5.99e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 2664.1M
Move report: Timing Driven Placement moves 7514 insts, mean move: 2.59 um, max move: 22.28 um
	Max move on inst (SB_ID0_5TRACKS_B16_PE/RC_CG_INVERTER): (22.77, 43.78) --> (19.71, 24.55)

Finished Incremental Placement (cpu=0:00:13.3, real=0:00:05.0, mem=2439.6M)

*** Starting refinePlace (0:02:11 mem=2440.1M) ***
Total net bbox length = 8.013e+04 (2.939e+04 5.074e+04) (ext = 2.038e+04)
Move report: Detail placement moves 7514 insts, mean move: 0.35 um, max move: 3.26 um
	Max move on inst (read_data_mux/MuxWrapper_9_32_inst0/Mux9x32_inst0/coreir_commonlib_mux9x32_inst0/g1695): (27.48, 81.92) --> (24.66, 82.37)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2449.2MB
Summary Report:
Instances move: 7514 (out of 7514 movable)
Instances flipped: 0
Mean displacement: 0.35 um
Max displacement: 3.26 um (Instance: read_data_mux/MuxWrapper_9_32_inst0/Mux9x32_inst0/coreir_commonlib_mux9x32_inst0/g1695) (27.478, 81.924) -> (24.66, 82.368)
	Length: 5 sites, height: 1 rows, site name: core, cell type: AN2D1BWP16P90
Total net bbox length = 7.874e+04 (2.780e+04 5.094e+04) (ext = 2.030e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2449.2MB
*** Finished refinePlace (0:02:13 mem=2449.2M) ***
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7546
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8141  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8141 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8141 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.35% H + 3.34% V. EstWL: 8.796902e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.23% H + 1.43% V
[NR-eGR] Overflow after earlyGlobalRoute 0.26% H + 1.79% V
Early Global Route congestion estimation runtime: 0.49 seconds, mem = 2448.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 6.00, normalized total congestion hotspot area = 11.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
Original Views Restored.
Active Views:
  ss_0p72_m40c
  ss_0p72_125c
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 28876
[NR-eGR]     M2  (2H) length: 1.172025e+04um, number of vias: 43039
[NR-eGR]     M3  (3V) length: 2.214358e+04um, number of vias: 10059
[NR-eGR]     M4  (4H) length: 1.265203e+04um, number of vias: 6275
[NR-eGR]     M5  (5V) length: 2.353283e+04um, number of vias: 2758
[NR-eGR]     M6  (6H) length: 1.132834e+04um, number of vias: 1317
[NR-eGR]     M7  (7V) length: 1.002962e+04um, number of vias: 0
[NR-eGR] Total length: 9.140666e+04um, number of vias: 92324
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.165384e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.22 seconds, mem = 2433.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:16.5, real=0:00:07.0)***
***** Total cpu  0:1:4
***** Total real time  0:0:28
**placeDesign ... cpu = 0: 1: 4, real = 0: 0:28, mem = 2146.7M **
innovus 1> #optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:04, real = 0:00:30, mem = 2144.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

# saveDesign place.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 11:23:30, mem=1644.8M)
% Begin Save ccopt configuration ... (date=08/09 11:23:30, mem=1647.8M)
% End Save ccopt configuration ... (date=08/09 11:23:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1648.5M, current mem=1648.5M)
% Begin Save netlist data ... (date=08/09 11:23:30, mem=1648.5M)
Writing Binary DB to place.enc.dat.tmp/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 11:23:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1648.7M, current mem=1648.7M)
Writing Netlist "place.enc.dat.tmp/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file place.enc.dat.tmp/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 11:23:30, mem=1648.9M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 11:23:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1648.9M, current mem=1648.9M)
% Begin Save clock tree data ... (date=08/09 11:23:30, mem=1649.4M)
% End Save clock tree data ... (date=08/09 11:23:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1649.4M, current mem=1649.4M)
Saving preference file place.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 33 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'place.enc.dat.tmp/Tile_PE.def.gz', current time is Fri Aug  9 11:23:30 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'place.enc.dat.tmp/Tile_PE.def.gz' is written, current time is Fri Aug  9 11:23:31 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file in separate thread ...
Saving PG file place.enc.dat.tmp/Tile_PE.pg.gz
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
Saving property file place.enc.dat.tmp/Tile_PE.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2199.7M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2199.7M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2183.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving preRoute extracted patterns in file 'place.enc.dat.tmp/Tile_PE.techData.gz' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 11:23:31, mem=1652.0M)
% End Save power constraints data ... (date=08/09 11:23:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1652.0M, current mem=1652.0M)
Generated self-contained design place.enc.dat.tmp
#% End save design ... (date=08/09 11:23:32, total cpu=0:00:02.1, real=0:00:02.0, peak res=1654.5M, current mem=1654.5M)
*** Message Summary: 0 warning(s), 0 error(s)

# setTieHiLoMode -maxDistance 20 -maxFanout 16
# addTieHiLo -cell "TIEHBWP16P90 TIELBWP16P90"

Options: Max Distance = 20.000 microns, Max Fan-out = 16.
**WARN: (IMPSP-5169):	No AON Tie-hi cell found for power domain TOP.
Type 'man IMPSP-5169' for more detail.
INFO: Total Number of Tie Cells (TIEHBWP16P90) placed: 0 for power domain TOP
**WARN: (IMPSP-5169):	No AON Tie-lo cell found for power domain TOP.
Type 'man IMPSP-5169' for more detail.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 10 nets
INFO: Total Number of Tie Cells (TIELBWP16P90) placed: 10 for power domain TOP
# place_opt_design -opt
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -checkImplantMinArea true -checkImplantWidth true -honor_implant_Jog_exception true -honorImplantJog true -honorImplantSpacing true -place_detail_dpt_flow true
**INFO: user set opt options

#optDebug: fT-E <X 2 3 1 0>

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1713.7M, totSessionCpu=0:02:17 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'AON' (tag=1)
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default
GigaOpt running with 8 threads.

Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.

**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1679.5M, totSessionCpu=0:02:20 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.

Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2201.73 MB )
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7546
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8151  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8151 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8151 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 2.36% V. EstWL: 8.852890e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.21% H + 0.87% V
[NR-eGR] Overflow after earlyGlobalRoute 0.24% H + 1.01% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 22658
[NR-eGR]     M2  (2H) length: 1.296422e+04um, number of vias: 42419
[NR-eGR]     M3  (3V) length: 2.207237e+04um, number of vias: 9216
[NR-eGR]     M4  (4H) length: 1.225680e+04um, number of vias: 6170
[NR-eGR]     M5  (5V) length: 2.326730e+04um, number of vias: 2566
[NR-eGR]     M6  (6H) length: 1.065496e+04um, number of vias: 1313
[NR-eGR]     M7  (7V) length: 1.062837e+04um, number of vias: 0
[NR-eGR] Total length: 9.184401e+04um, number of vias: 84342
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.196396e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.82 sec, Real: 0.32 sec, Curr Mem: 2201.87 MB )
Extraction called for design 'Tile_PE' of instances=9394 and nets=14550 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2201.867M)
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2320.51)
Total number of fetched objects 8261
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 8261
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2698.59 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2586.9 CPU=0:00:06.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:02:30 mem=2287.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c ss_0p72_125c 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.289  |
|           TNS (ns):| -55.584 |
|    Violating Paths:|   631   |
|          All Paths:|  1340   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.106   |      3 (3)       |
|   max_tran     |    80 (1017)     |   -0.905   |    102 (1552)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.065%
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:07, mem = 1640.9M, totSessionCpu=0:02:31 **
** INFO : this run is activating medium effort placeOptDesign flow


*** Starting optimizing excluded clock nets MEM= 2320.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2320.3M) ***
The useful skew maximum allowed delay is: 0.3

Optimization is working on the following views:
  Setup views: ss_0p72_m40c 
  Hold  views: ss_0p72_m40c ff_0p88_0c 
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:32.6/0:01:49.4 (1.4), mem = 2288.3M


Footprint cell information for calculating maxBufDist
*info: There are 8 candidate always on buffer/inverter cells
*info: There are 28 candidate Buffer cells
*info: There are 20 candidate Inverter cells
Buffers found for each power domain:
	PowerDomain "AON" has 48 buffer(s) to use
	PowerDomain "TOP" has 48 buffer(s) to use
Always on buffers found for each power domain:
	PowerDomain "AON" (pd tag = "1") has 8 always on buffer(s) to use
	PowerDomain "TOP" (pd tag = "2") has 8 always on buffer(s) to use


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:03.5/0:00:03.2 (1.1), totSession cpu/real = 0:02:36.1/0:01:52.6 (1.4), mem = 2438.2M
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:37.3/0:01:53.8 (1.4), mem = 2594.1M
Reclaim Optimization WNS Slack -0.288  TNS Slack -55.585 Density 83.07
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    83.07%|        -|  -0.288| -55.585|   0:00:00.0| 2594.1M|
|    83.07%|        0|  -0.289| -55.585|   0:00:01.0| 2755.9M|
|    83.07%|        0|  -0.289| -55.585|   0:00:00.0| 2755.9M|
|    82.12%|      379|  -0.240| -30.051|   0:00:05.0| 2974.6M|
|    82.05%|       26|  -0.237| -28.853|   0:00:01.0| 2975.7M|
|    82.04%|        2|  -0.237| -28.853|   0:00:00.0| 2975.7M|
|    82.04%|        0|  -0.237| -28.853|   0:00:00.0| 2975.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.237  TNS Slack -28.853 Density 82.04
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:22.7) (real = 0:00:09.0) **
*** AreaOpt [finish] : cpu/real = 0:00:21.7/0:00:08.0 (2.7), totSession cpu/real = 0:02:59.0/0:02:01.8 (1.5), mem = 2975.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:09, mem=2453.73M, totSessionCpu=0:02:59).
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt high fanout net optimization
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:59.4/0:02:01.9 (1.5), mem = 2453.7M

*** DrvOpt [finish] : cpu/real = 0:00:04.3/0:00:04.0 (1.1), totSession cpu/real = 0:03:03.8/0:02:05.9 (1.5), mem = 2453.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:03.8/0:02:05.9 (1.5), mem = 2453.7M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   230|  3221|    -0.93|     2|     2|    -0.11|     0|     0|     0|     0|    -0.24|   -28.85|       0|       0|       0|  82.04|          |         |
|    40|   707|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|    -0.31|   -71.10|     127|      12|     126|  82.91| 0:00:01.0|  3005.2M|
|    38|   699|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|    -0.31|   -71.10|       2|       0|       1|  82.91| 0:00:00.0|  3005.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 16 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 38 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    38 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:04.6 real=0:00:01.0 mem=3005.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:04.2 (1.9), totSession cpu/real = 0:03:11.7/0:02:10.1 (1.5), mem = 2797.2M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**optDesign ... cpu = 0:00:54, real = 0:00:28, mem = 1822.5M, totSessionCpu=0:03:12 **

Active setup views:
 ss_0p72_m40c
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:11.8/0:02:10.2 (1.5), mem = 2457.7M

*info: 1527 don't touch nets excluded
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 6388 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -0.309  TNS Slack -71.101 
+--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.309| -71.101|    82.91%|   0:00:00.0| 2668.7M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.179| -10.162|    83.05%|   0:00:01.0| 3012.5M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.131|  -4.107|    83.28%|   0:00:00.0| 3019.2M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.122|  -4.069|    83.28%|   0:00:01.0| 3019.2M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.073|  -2.517|    83.54%|   0:00:00.0| 3023.6M|ss_0p72_m40c|  default| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |        |          |            |        |            |         | reg[0]/D                                           |
|  -0.068|  -2.242|    83.60%|   0:00:01.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.057|  -1.780|    83.71%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.055|  -1.812|    83.71%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.050|  -1.585|    83.75%|   0:00:01.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.045|  -1.421|    83.76%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.037|  -1.098|    83.81%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.037|  -1.098|    83.81%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.035|  -1.001|    83.87%|   0:00:00.0| 3036.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.026|  -0.648|    83.90%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.026|  -0.648|    83.96%|   0:00:01.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.026|  -0.648|    83.96%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.025|  -0.602|    83.98%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.017|  -0.277|    84.00%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.017|  -0.277|    84.01%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.017|  -0.277|    84.01%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.013|  -0.144|    84.02%|   0:00:00.0| 3037.1M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.013|  -0.144|    84.02%|   0:00:00.0| 3039.6M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
+--------+--------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:26.1 real=0:00:05.0 mem=3039.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:26.1 real=0:00:05.0 mem=3039.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 20 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -0.013  TNS Slack -0.144 
*** SetupOpt [finish] : cpu/real = 0:00:34.5/0:00:13.8 (2.5), totSession cpu/real = 0:03:46.3/0:02:23.9 (1.6), mem = 2830.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.013
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.


Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:47.8/0:02:25.4 (1.6), mem = 2700.1M
Reclaim Optimization WNS Slack -0.013  TNS Slack -0.144 Density 84.02
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    84.02%|        -|  -0.013|  -0.144|   0:00:00.0| 2700.1M|
|    84.02%|        1|  -0.013|  -0.144|   0:00:00.0| 3013.0M|
|    84.02%|       19|  -0.009|  -0.069|   0:00:01.0| 3013.0M|
|    83.82%|       28|  -0.008|  -0.055|   0:00:00.0| 3014.1M|
|    82.35%|      512|  -0.002|  -0.003|   0:00:04.0| 3017.6M|
|    82.01%|      146|  -0.002|  -0.002|   0:00:03.0| 3019.9M|
|    81.92%|       40|  -0.001|  -0.001|   0:00:01.0| 3019.9M|
|    81.90%|        9|  -0.001|  -0.001|   0:00:00.0| 3019.9M|
|    81.89%|        1|  -0.001|  -0.001|   0:00:00.0| 3019.9M|
|    81.89%|        0|  -0.001|  -0.001|   0:00:00.0| 3019.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 81.89
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:29.8) (real = 0:00:11.0) **
*** AreaOpt [finish] : cpu/real = 0:00:28.8/0:00:10.4 (2.8), totSession cpu/real = 0:04:16.6/0:02:35.8 (1.6), mem = 3019.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:30, real=0:00:11, mem=2500.89M, totSessionCpu=0:04:17).


*** Start incrementalPlace ***
SKP will enable view:
  ss_0p72_m40c
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7472
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8338  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8338 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8338 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.34% H + 2.93% V. EstWL: 8.919533e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 1.30% V
[NR-eGR] Overflow after earlyGlobalRoute 0.30% H + 1.57% V
Early Global Route congestion estimation runtime: 0.54 seconds, mem = 2507.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 3.00, normalized total congestion hotspot area = 6.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===



*** Finished SKP initialization (cpu=0:00:03.0, real=0:00:01.0)***
Iteration  6: Total net bbox = 8.006e+04 (2.87e+04 5.14e+04)
              Est.  stn bbox = 9.303e+04 (3.32e+04 5.98e+04)
              cpu = 0:00:01.1 real = 0:00:00.0 mem = 2913.6M
Iteration  7: Total net bbox = 8.015e+04 (2.88e+04 5.13e+04)
              Est.  stn bbox = 9.325e+04 (3.34e+04 5.99e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 2909.6M
Iteration  8: Total net bbox = 7.927e+04 (2.85e+04 5.08e+04)
              Est.  stn bbox = 9.234e+04 (3.31e+04 5.93e+04)
              cpu = 0:00:01.5 real = 0:00:00.0 mem = 2905.6M
Iteration  9: Total net bbox = 8.017e+04 (2.90e+04 5.12e+04)
              Est.  stn bbox = 9.320e+04 (3.36e+04 5.96e+04)
              cpu = 0:00:01.8 real = 0:00:00.0 mem = 2905.6M
Iteration 10: Total net bbox = 8.086e+04 (2.92e+04 5.17e+04)
              Est.  stn bbox = 9.390e+04 (3.38e+04 6.01e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 2905.6M
Move report: Timing Driven Placement moves 7711 insts, mean move: 1.81 um, max move: 47.42 um
	Max move on inst (FE_OFC10_config_config_addr_30): (23.49, 81.79) --> (23.54, 34.42)

Finished Incremental Placement (cpu=0:00:12.7, real=0:00:05.0, mem=2681.1M)

*** Starting refinePlace (0:04:31 mem=2681.6M) ***
Total net bbox length = 8.188e+04 (2.998e+04 5.190e+04) (ext = 2.046e+04)
Move report: Detail placement moves 7711 insts, mean move: 0.33 um, max move: 4.16 um
	Max move on inst (SB_ID0_5TRACKS_B16_PE/RMUX_T4_NORTH_B16/mux_aoi_2_16_inst0/g2): (16.43, 83.68) --> (12.69, 84.10)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2681.6MB
Summary Report:
Instances move: 7711 (out of 7711 movable)
Instances flipped: 0
Mean displacement: 0.33 um
Max displacement: 4.16 um (Instance: SB_ID0_5TRACKS_B16_PE/RMUX_T4_NORTH_B16/mux_aoi_2_16_inst0/g2) (16.427, 83.676) -> (12.69, 84.096)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2BWP16P90
Total net bbox length = 8.042e+04 (2.832e+04 5.211e+04) (ext = 2.038e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2681.6MB
*** Finished refinePlace (0:04:32 mem=2681.6M) ***
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7472
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8338  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8338 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8338 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.32% H + 2.13% V. EstWL: 8.890099e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.24% H + 0.83% V
[NR-eGR] Overflow after earlyGlobalRoute 0.30% H + 0.96% V
Early Global Route congestion estimation runtime: 0.48 seconds, mem = 2681.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 2.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23028
[NR-eGR]     M2  (2H) length: 1.324073e+04um, number of vias: 43029
[NR-eGR]     M3  (3V) length: 2.225802e+04um, number of vias: 8934
[NR-eGR]     M4  (4H) length: 1.189303e+04um, number of vias: 6052
[NR-eGR]     M5  (5V) length: 2.396280e+04um, number of vias: 2549
[NR-eGR]     M6  (6H) length: 1.040641e+04um, number of vias: 1321
[NR-eGR]     M7  (7V) length: 1.042922e+04um, number of vias: 0
[NR-eGR] Total length: 9.219019e+04um, number of vias: 84913
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.155854e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.25 seconds, mem = 2678.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:16.4, real=0:00:07.0)***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2406.0M)
Extraction called for design 'Tile_PE' of instances=9581 and nets=14728 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2406.020M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:02:17, real = 0:01:02, mem = 1716.1M, totSessionCpu=0:04:34 **
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2418.62)
Total number of fetched objects 8448
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2744.08 CPU=0:00:02.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2744.08 CPU=0:00:03.2 REAL=0:00:01.0)
**INFO: Always on buffers available for drv fixing
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:39.4/0:02:45.3 (1.7), mem = 2640.1M

+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    62|   829|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -0.05|    -1.50|       0|       0|       0|  81.89|          |         |
|     7|   199|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -2.31|      13|       0|      40|  82.24| 0:00:00.0|  3011.1M|
|     6|   169|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -2.31|       0|       0|       2|  82.25| 0:00:01.0|  3011.1M|
|     6|   169|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -0.07|    -2.31|       0|       0|       0|  82.25| 0:00:00.0|  3011.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 12 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:01.0 mem=3011.1M) ***


*** Starting refinePlace (0:04:47 mem=3011.1M) ***
Total net bbox length = 8.060e+04 (2.833e+04 5.226e+04) (ext = 2.051e+04)
Move report: Detail placement moves 285 insts, mean move: 0.37 um, max move: 1.66 um
	Max move on inst (SB_ID0_5TRACKS_B16_PE/MUX_SB_T3_SOUTH_SB_OUT_B16/mux_aoi_4_16_inst0/u_mux_logic/inst_1_8): (29.25, 31.68) --> (28.17, 32.26)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3011.1MB
Summary Report:
Instances move: 285 (out of 7724 movable)
Instances flipped: 0
Mean displacement: 0.37 um
Max displacement: 1.66 um (Instance: SB_ID0_5TRACKS_B16_PE/MUX_SB_T3_SOUTH_SB_OUT_B16/mux_aoi_4_16_inst0/u_mux_logic/inst_1_8) (29.25, 31.68) -> (28.17, 32.256)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AO22D1BWP16P90
Total net bbox length = 8.064e+04 (2.837e+04 5.227e+04) (ext = 2.052e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3011.1MB
*** Finished refinePlace (0:04:48 mem=3011.1M) ***
*** maximum move = 1.66 um ***
*** Finished re-routing un-routed nets (3011.1M) ***


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3011.1M) ***
*** DrvOpt [finish] : cpu/real = 0:00:09.0/0:00:06.0 (1.5), totSession cpu/real = 0:04:48.4/0:02:51.3 (1.7), mem = 2775.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     Summary (cpu=0.15min real=0.10min mem=2472.1M)                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.069  | -0.066  |   N/A   | -0.069  |
|           TNS (ns):| -2.314  | -1.182  |   N/A   | -1.133  |
|    Violating Paths:|   40    |   20    |   N/A   |   20    |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |     4 (131)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.245%
Routing Overflow: 0.30% H and 0.96% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:32, real = 0:01:10, mem = 1984.2M, totSessionCpu=0:04:49 **
*** Timing NOT met, worst failing slack is -0.069
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 8 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:49.3/0:02:51.7 (1.7), mem = 2471.6M

*info: 1527 don't touch nets excluded
*info: 6 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 3 special nets excluded.
*info: 6386 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.069 TNS Slack -2.314 Density 82.25
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.069 TNS -1.133; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.066 TNS -1.182; HEPG WNS -0.066 TNS -1.182; all paths WNS -0.069 TNS -2.314
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.066|   -0.069|  -1.182|   -2.314|    82.25%|   0:00:00.0| 2682.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.048|   -0.067|  -0.796|   -1.891|    82.23%|   0:00:00.0| 2997.3M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.041|   -0.058|  -0.676|   -1.600|    82.25%|   0:00:00.0| 3014.4M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.035|   -0.054|  -0.512|   -1.348|    82.26%|   0:00:00.0| 3018.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.028|   -0.047|  -0.424|   -1.119|    82.27%|   0:00:01.0| 3018.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.024|   -0.041|  -0.340|   -0.928|    82.33%|   0:00:00.0| 3038.8M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.018|   -0.036|  -0.231|   -0.710|    82.37%|   0:00:00.0| 3045.0M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.013|   -0.032|  -0.125|   -0.520|    82.41%|   0:00:01.0| 3046.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.007|   -0.027|  -0.044|   -0.333|    82.53%|   0:00:00.0| 3054.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.002|   -0.023|  -0.008|   -0.234|    82.60%|   0:00:00.0| 3055.3M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T2_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|   0.003|   -0.019|   0.000|   -0.125|    82.62%|   0:00:01.0| 3055.3M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|   0.005|   -0.016|   0.000|   -0.090|    82.70%|   0:00:00.0| 3057.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|   0.008|   -0.011|   0.000|   -0.040|    82.72%|   0:00:00.0| 3057.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|   0.009|   -0.012|   0.000|   -0.045|    82.76%|   0:00:00.0| 3057.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|   0.009|   -0.012|   0.000|   -0.045|    82.76%|   0:00:00.0| 3057.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:14.3 real=0:00:03.0 mem=3057.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.012|   -0.012|  -0.045|   -0.045|    82.76%|   0:00:00.0| 3057.6M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.001|    0.001|   0.000|    0.000|    82.89%|   0:00:02.0| 3057.6M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.004|    0.004|   0.000|    0.000|    83.02%|   0:00:00.0| 3065.6M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.006|    0.006|   0.000|    0.000|    83.08%|   0:00:01.0| 3065.6M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    83.16%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    83.16%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:03.0 mem=3066.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:25.3 real=0:00:06.0 mem=3066.8M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.009 TNS 0.000; reg2cgate* WNS - TNS 0.000; reg2reg* WNS 0.016 TNS 0.000; HEPG WNS 0.016 TNS 0.000; all paths WNS 0.009 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 83.16
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:24.3/0:03:06.7 (1.7), mem = 3066.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 83.16
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    83.16%|        -|   0.000|   0.000|   0:00:00.0| 3066.8M|
|    83.02%|       25|   0.000|   0.000|   0:00:01.0| 3066.8M|
|    82.00%|      358|   0.000|   0.000|   0:00:04.0| 3066.8M|
|    81.84%|       75|   0.000|   0.000|   0:00:02.0| 3066.8M|
|    81.83%|       11|   0.000|   0.000|   0:00:00.0| 3066.8M|
|    81.82%|        4|   0.000|   0.000|   0:00:00.0| 3066.8M|
|    81.82%|        0|   0.000|   0.000|   0:00:00.0| 3066.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.82
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:23.2) (real = 0:00:09.0) **
*** AreaOpt [finish] : cpu/real = 0:00:23.2/0:00:08.5 (2.7), totSession cpu/real = 0:05:47.6/0:03:15.2 (1.8), mem = 3066.8M
End: Area Reclaim Optimization (cpu=0:00:23, real=0:00:09, mem=3066.79M, totSessionCpu=0:05:48).

*** Starting refinePlace (0:05:48 mem=3066.8M) ***
Total net bbox length = 8.082e+04 (2.849e+04 5.233e+04) (ext = 2.052e+04)
Move report: Detail placement moves 454 insts, mean move: 0.24 um, max move: 1.03 um
	Max move on inst (PE_inst0_WrappedPE_inst0_PE_inst0/FE_OFC109_n_545): (29.25, 59.33) --> (28.80, 58.75)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3066.8MB
Summary Report:
Instances move: 454 (out of 7733 movable)
Instances flipped: 0
Mean displacement: 0.24 um
Max displacement: 1.03 um (Instance: PE_inst0_WrappedPE_inst0_PE_inst0/FE_OFC109_n_545) (29.25, 59.328) -> (28.8, 58.752)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1BWP16P90
Total net bbox length = 8.085e+04 (2.851e+04 5.234e+04) (ext = 2.052e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3066.8MB
*** Finished refinePlace (0:05:49 mem=3066.8M) ***
*** maximum move = 1.03 um ***
*** Finished re-routing un-routed nets (3066.8M) ***


*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3066.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 81.82
OptDebug: Start of Optimizer WNS Pass 1: default* WNS 0.000 TNS 0.000; reg2cgate* WNS - TNS 0.000; reg2reg* WNS 0.005 TNS 0.000; HEPG WNS 0.005 TNS 0.000; all paths WNS 0.000 TNS 0.000
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|   0.005|    0.000|   0.000|    0.000|    81.82%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T2_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|   0.006|   -0.010|   0.000|   -0.030|    81.84%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T2_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|   0.010|   -0.009|   0.000|   -0.026|    81.85%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T2_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|   0.010|   -0.009|   0.000|   -0.026|    81.85%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T2_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:00.0 mem=3066.8M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.009|   -0.009|  -0.026|   -0.026|    81.85%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.003|    0.003|   0.000|    0.000|    82.00%|   0:00:02.0| 3066.8M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.004|    0.004|   0.000|    0.000|    82.13%|   0:00:00.0| 3066.8M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.004|    0.004|   0.000|    0.000|    82.43%|   0:00:01.0| 3095.4M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    82.47%|   0:00:01.0| 3095.4M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    82.47%|   0:00:00.0| 3095.4M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.4 real=0:00:04.0 mem=3095.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.3 real=0:00:04.0 mem=3095.4M) ***
OptDebug: End of Optimizer WNS Pass 1: default* WNS 0.009 TNS 0.000; reg2cgate* WNS - TNS 0.000; reg2reg* WNS 0.015 TNS 0.000; HEPG WNS 0.015 TNS 0.000; all paths WNS 0.009 TNS 0.000
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 82.47
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:06.7/0:03:20.2 (1.8), mem = 3095.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.47
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.47%|        -|   0.000|   0.000|   0:00:00.0| 3095.4M|
|    82.38%|       14|   0.000|   0.000|   0:00:00.0| 3095.4M|
|    81.94%|      150|  -0.001|  -0.002|   0:00:04.0| 3095.4M|
|    81.91%|       27|  -0.001|  -0.002|   0:00:01.0| 3095.4M|
|    81.90%|        1|  -0.001|  -0.002|   0:00:00.0| 3095.4M|
|    81.90%|        0|  -0.001|  -0.002|   0:00:00.0| 3095.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 81.90
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 13 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:16.1) (real = 0:00:06.0) **
*** AreaOpt [finish] : cpu/real = 0:00:16.1/0:00:06.3 (2.5), totSession cpu/real = 0:06:22.8/0:03:26.6 (1.9), mem = 3095.4M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:06, mem=3073.41M, totSessionCpu=0:06:23).

*** Starting refinePlace (0:06:23 mem=3073.4M) ***
Total net bbox length = 8.087e+04 (2.853e+04 5.234e+04) (ext = 2.052e+04)
Move report: Timing Driven Placement moves 1068 insts, mean move: 0.73 um, max move: 3.29 um
	Max move on inst (PE_inst0_WrappedPE_inst0_PE_inst0/FE_RC_17_0): (40.68, 40.32) --> (41.67, 38.02)
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3076.5MB
Move report: Detail placement moves 1210 insts, mean move: 0.47 um, max move: 4.77 um
	Max move on inst (PowerDomainOR/FE_OFC304_config_config_data_28): (23.31, 70.27) --> (28.08, 70.27)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 3076.5MB
Summary Report:
Instances move: 1730 (out of 7734 movable)
Instances flipped: 275
Mean displacement: 0.71 um
Max displacement: 5.09 um (Instance: PE_inst0_WrappedPE_inst0_PE_inst0/FE_RC_17_0) (40.68, 40.32) -> (43.47, 38.016)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1BWP16P90
Total net bbox length = 8.069e+04 (2.834e+04 5.235e+04) (ext = 2.052e+04)
Runtime: CPU: 0:00:02.6 REAL: 0:00:01.0 MEM: 3076.5MB
*** Finished refinePlace (0:06:26 mem=3076.5M) ***
*** maximum move = 5.09 um ***
*** Finished re-routing un-routed nets (3076.5M) ***


*** Finish Physical Update (cpu=0:00:03.3 real=0:00:02.0 mem=3076.5M) ***
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.002 Density 81.90
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.000|   -0.001|  -0.000|   -0.002|    81.90%|   0:00:00.0| 3076.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|   0.009|   -0.008|   0.000|   -0.017|    81.91%|   0:00:01.0| 3095.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|   0.009|   -0.008|   0.000|   -0.017|    81.91%|   0:00:00.0| 3095.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T0_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:01.0 mem=3095.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.008|   -0.008|  -0.017|   -0.017|    81.91%|   0:00:00.0| 3095.5M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.002|    0.002|   0.000|    0.000|    82.00%|   0:00:08.0| 3080.0M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.006|    0.006|   0.000|    0.000|    82.03%|   0:00:01.0| 3080.0M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.008|    0.008|   0.000|    0.000|    82.07%|   0:00:00.0| 3080.0M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    82.11%|   0:00:01.0| 3080.0M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
|   0.009|    0.009|   0.000|    0.000|    82.11%|   0:00:00.0| 3080.0M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:32.2 real=0:00:10.0 mem=3080.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.7 real=0:00:11.0 mem=3080.0M) ***

*** Starting refinePlace (0:07:01 mem=3080.0M) ***
Total net bbox length = 8.100e+04 (2.845e+04 5.255e+04) (ext = 2.052e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3080.0MB
Summary Report:
Instances move: 0 (out of 7764 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.100e+04 (2.845e+04 5.255e+04) (ext = 2.052e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3080.0MB
*** Finished refinePlace (0:07:02 mem=3080.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3080.1M) ***


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3080.1M) ***
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 82.31
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 14 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:02:05 real=0:00:41.0 mem=3080.1M) ***

*** SetupOpt [finish] : cpu/real = 0:02:13.3/0:00:49.0 (2.7), totSession cpu/real = 0:07:02.6/0:03:40.7 (1.9), mem = 2854.6M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 8 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 6 clock nets excluded from IPO operation.

Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:02.9/0:03:41.0 (1.9), mem = 2746.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    82.31%|        -|   0.000|   0.000|   0:00:00.0| 2746.6M|
|    82.31%|       13|   0.000|   0.000|   0:00:00.0| 3053.0M|
|    82.12%|       28|   0.000|   0.000|   0:00:01.0| 3055.3M|
|    81.73%|      142|   0.000|   0.000|   0:00:03.0| 3058.7M|
|    81.69%|       26|   0.000|   0.000|   0:00:01.0| 3059.9M|
|    81.68%|        3|   0.000|   0.000|   0:00:00.0| 3059.9M|
|    81.68%|        0|   0.000|   0.000|   0:00:00.0| 3059.9M|
|    81.68%|        0|   0.000|   0.000|   0:00:00.0| 3059.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.68
**** Begin NDR-Layer Usage Statistics ****
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:17.0) (real = 0:00:07.0) **

*** Starting refinePlace (0:07:20 mem=3059.9M) ***
Total net bbox length = 8.097e+04 (2.843e+04 5.254e+04) (ext = 2.052e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3059.9MB
Summary Report:
Instances move: 0 (out of 7736 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.097e+04 (2.843e+04 5.254e+04) (ext = 2.052e+04)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 3059.9MB
*** Finished refinePlace (0:07:21 mem=3059.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3059.9M) ***


*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=3059.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:18.3/0:00:07.6 (2.4), totSession cpu/real = 0:07:21.2/0:03:48.6 (1.9), mem = 3059.9M
End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:08, mem=2547.89M, totSessionCpu=0:07:21).

Active setup views:
 ss_0p72_m40c
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'Tile_PE' of instances=9606 and nets=14750 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2446.527M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7425
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8363  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8363 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8363 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.30% H + 2.14% V. EstWL: 8.940096e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.21% H + 0.88% V
[NR-eGR] Overflow after earlyGlobalRoute 0.26% H + 1.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.22 sec, Curr Mem: 2524.65 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    43.78    25.34    46.08    27.65 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=2474.94)
Total number of fetched objects 8473
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2824.49 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2824.49 CPU=0:00:03.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:01.0 totSessionCpu=0:07:27 mem=2675.5M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:09, real = 0:02:09, mem = 1995.6M, totSessionCpu=0:07:27 **
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.021  | -0.017  |   N/A   | -0.021  |
|           TNS (ns):| -0.303  | -0.117  |   N/A   | -0.186  |
|    Violating Paths:|   32    |   14    |   N/A   |   18    |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |     4 (131)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.682%
Routing Overflow: 0.26% H and 1.03% V
------------------------------------------------------------
**optDesign ... cpu = 0:05:11, real = 0:02:10, mem = 1993.2M, totSessionCpu=0:07:28 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:05:11, real = 0:02:10, mem = 2398.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3668          4  There are %d nets with MSV violations, t...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 7 warning(s), 0 error(s)

# saveDesign place_opt.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 11:25:43, mem=1910.4M)
% Begin Save ccopt configuration ... (date=08/09 11:25:44, mem=1910.4M)
% End Save ccopt configuration ... (date=08/09 11:25:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1910.6M, current mem=1910.6M)
% Begin Save netlist data ... (date=08/09 11:25:44, mem=1910.6M)
Writing Binary DB to place_opt.enc.dat.tmp/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 11:25:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=1911.5M, current mem=1911.5M)
Writing Netlist "place_opt.enc.dat.tmp/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file place_opt.enc.dat.tmp/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 11:25:44, mem=1912.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 11:25:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.1M, current mem=1912.1M)
% Begin Save clock tree data ... (date=08/09 11:25:44, mem=1912.3M)
% End Save clock tree data ... (date=08/09 11:25:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.3M, current mem=1912.3M)
Saving preference file place_opt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 33 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'place_opt.enc.dat.tmp/Tile_PE.def.gz', current time is Fri Aug  9 11:25:44 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 58590 67456 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 56880 72000 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 58590 67456 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 56880 72000 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 58590 67456 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 58590 72000 ) on net 'CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/FE_OCPN361_out_sel_3' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 105930 79872 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 109286 79872 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 105930 78912 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 105480 78912 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 109286 80124 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 105930 79872 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 105480 78912 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 105930 79872 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 109286 80124 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 109286 79872 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 105930 78912 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN360_n_276' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 98966 52480 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN355_n_2990' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 95546 48859 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN355_n_2990' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 98190 42368 ) on net 'PE_inst0_WrappedPE_inst0_PE_inst0/FE_OCPN355_n_2990' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file 'place_opt.enc.dat.tmp/Tile_PE.def.gz' is written, current time is Fri Aug  9 11:25:45 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file place_opt.enc.dat.tmp/Tile_PE.pg.gz
Saving property file place_opt.enc.dat.tmp/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2458.6M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2458.6M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2442.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map place_opt.enc.dat.tmp/Tile_PE.congmap.gz ...
Saving preRoute extracted patterns in file 'place_opt.enc.dat.tmp/Tile_PE.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 11:25:45, mem=1912.3M)
% End Save power constraints data ... (date=08/09 11:25:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1912.3M, current mem=1912.3M)
Generated self-contained design place_opt.enc.dat.tmp
#% End save design ... (date=08/09 11:25:46, total cpu=0:00:02.2, real=0:00:02.0, peak res=1912.8M, current mem=1912.8M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDF-1012        6829  %s at ( %d %d ) on net '%s' has been fou...
*** Message Summary: 6829 warning(s), 0 error(s)

# create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): functional
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Extracting original clock gating for clk...
  clock_tree clk contains 618 sinks and 5 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
The skew group clk/functional was created. It contains 618 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
# ccopt_design -cts
#% Begin ccopt_design (date=08/09 11:25:47, mem=1800.0M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=2327.4M, init mem=2327.8M)
*info: Placed = 9606           (Fixed = 1870)
*info: Unplaced = 0           
Placement Density:81.68%(3336/4084)
Placement Density (including fixed std cells):85.38%(4369/5117)
PowerDomain Density <AON>:22.16%(30/137)
PowerDomain Density <TOP>:79.92%(3155/3947)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2327.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Found 0 pin insertion delay advances (0 of 618 clock tree sinks)
Found 0 pin insertion delay delays (0 of 618 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2327.38 MB )
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7425
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8363  numIgnoredNets=0
[NR-eGR] There are 6 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8363 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8363 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.30% H + 2.14% V. EstWL: 8.940096e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.21% H + 0.88% V
[NR-eGR] Overflow after earlyGlobalRoute 0.26% H + 1.03% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23085
[NR-eGR]     M2  (2H) length: 1.305992e+04um, number of vias: 42930
[NR-eGR]     M3  (3V) length: 2.233136e+04um, number of vias: 9146
[NR-eGR]     M4  (4H) length: 1.215801e+04um, number of vias: 6175
[NR-eGR]     M5  (5V) length: 2.382822e+04um, number of vias: 2598
[NR-eGR]     M6  (6H) length: 1.037694e+04um, number of vias: 1323
[NR-eGR]     M7  (7V) length: 1.095515e+04um, number of vias: 0
[NR-eGR] Total length: 9.270961e+04um, number of vias: 85257
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.153461e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.32 sec, Curr Mem: 2325.52 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.4)
Legalization setup...
Using cell based legalization.

Legalization setup done. (took cpu=0:00:00.4 real=0:00:00.3)
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
source_output_max_trans is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.042.
Type 'man IMPCCOPT-1041' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain AON:
  Buffers:     {CKBD18BWP16P90 CKBD14BWP16P90 CKBD12BWP16P90 BUFFD12BWP16P90 CKBD10BWP16P90 CKBD8BWP16P90 BUFFD8BWP16P90 CKBD6BWP16P90 CKBD5BWP16P90 BUFFD4BWP16P90 CKBD3BWP16P90 CKBD2BWP16P90 BUFFD2BWP16P90 CKBD1BWP16P90 BUFFD0BWP16P90}
  Inverters:   {INVD18BWP16P90 INVD14BWP16P90 INVD12BWP16P90 INVD10BWP16P90 INVD8BWP16P90 INVD6BWP16P90 INVD5BWP16P90 INVD4BWP16P90 INVD3BWP16P90 INVD2BWP16P90 INVD1BWP16P90}
  Clock gates: CKLNQD18BWP16P90 CKLNQOPTBBD18BWP16P90 CKLNQD14BWP16P90 CKLNQOPTBBD14BWP16P90 CKLNQD12BWP16P90 CKLNQOPTBBD12BWP16P90 CKLNQD10BWP16P90 CKLNQOPTBBD10BWP16P90 CKLNQD8BWP16P90 CKLNQOPTBBD8BWP16P90 CKLNQD6BWP16P90 CKLNQOPTBBD6BWP16P90 CKLNQD5BWP16P90 CKLNQOPTBBD5BWP16P90 CKLNQOPTBBD4BWP16P90 CKLNQD4BWP16P90 CKLNQOPTBBD3BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQOPTBBD2BWP16P90 CKLNQD1BWP16P90 CKLNQOPTBBD1BWP16P90 
For power domain AON (effective TOP):
  Buffers:     PTBUFFHDCWD8BWP16P90 PTBUFFHDCWD4BWP16P90 PTBUFFHDCWD2BWP16P90 
  Inverters:   PTINVHDCWD8BWP16P90 PTINVHDCWD4BWP16P90 PTINVHDCWD2BWP16P90 
For power domain TOP (effective AON):
  Buffers:     PTBUFFHDCWD8BWP16P90 PTBUFFHDCWD4BWP16P90 PTBUFFHDCWD2BWP16P90 
  Inverters:   PTINVHDCWD8BWP16P90 PTINVHDCWD4BWP16P90 PTINVHDCWD2BWP16P90 
For power domain TOP:
  Buffers:     {CKBD18BWP16P90 CKBD14BWP16P90 CKBD12BWP16P90 BUFFD12BWP16P90 CKBD10BWP16P90 CKBD8BWP16P90 BUFFD8BWP16P90 CKBD6BWP16P90 CKBD5BWP16P90 BUFFD4BWP16P90 CKBD3BWP16P90 CKBD2BWP16P90 BUFFD2BWP16P90 CKBD1BWP16P90 BUFFD0BWP16P90}
  Inverters:   {INVD18BWP16P90 INVD14BWP16P90 INVD12BWP16P90 INVD10BWP16P90 INVD8BWP16P90 INVD6BWP16P90 INVD5BWP16P90 INVD4BWP16P90 INVD3BWP16P90 INVD2BWP16P90 INVD1BWP16P90}
  Clock gates: CKLNQD18BWP16P90 CKLNQOPTBBD18BWP16P90 CKLNQD14BWP16P90 CKLNQOPTBBD14BWP16P90 CKLNQD12BWP16P90 CKLNQOPTBBD12BWP16P90 CKLNQD10BWP16P90 CKLNQOPTBBD10BWP16P90 CKLNQD8BWP16P90 CKLNQOPTBBD8BWP16P90 CKLNQD6BWP16P90 CKLNQOPTBBD6BWP16P90 CKLNQD5BWP16P90 CKLNQOPTBBD5BWP16P90 CKLNQOPTBBD4BWP16P90 CKLNQD4BWP16P90 CKLNQOPTBBD3BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQOPTBBD2BWP16P90 CKLNQD1BWP16P90 CKLNQOPTBBD1BWP16P90 
  Unblocked area available for placement of any clock cells in power_domain AON: 136.598um^2
  Unblocked area available for placement of any clock cells in power_domain TOP: 4592.091um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner ss_0p72_m40c_dc:setup, late and power domains AON (effective TOP), TOP (effective AON):
  Slew time target (leaf):    0.059ns
  Slew time target (trunk):   0.059ns
  Slew time target (top):     0.059ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.046ns
  Buffer max distance: 182.444um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:PTBUFFHDCWD8BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=182.444um, saturatedSlew=0.049ns, speed=2371.220um per ns, cellArea=4.262um^2 per 1000um}
  Inverter  : {lib_cell:PTINVHDCWD8BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=152.938um, saturatedSlew=0.048ns, speed=2772.801um per ns, cellArea=3.390um^2 per 1000um}
For timing_corner ss_0p72_m40c_dc:setup, late and power domains AON, TOP:
  Slew time target (leaf):    0.059ns
  Slew time target (trunk):   0.059ns
  Slew time target (top):     0.059ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.045ns
  Buffer max distance: 195.955um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD10BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=190.787um, saturatedSlew=0.049ns, speed=2530.466um per ns, cellArea=4.347um^2 per 1000um}
  Inverter  : {lib_cell:INVD10BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=142.746um, saturatedSlew=0.044ns, speed=2851.612um per ns, cellArea=4.358um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQOPTBBD14BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=194.458um, saturatedSlew=0.050ns, speed=2157.648um per ns, cellArea=11.996um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/functional:
  Sources:                     pin clk
  Total number of sinks:       618
  Delay constrained sinks:     617
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner ss_0p72_m40c_dc:setup.late:
  Skew target:                 0.046ns
Primary reporting skew groups are:
skew_group clk/functional with 618 clock sinks

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0         5      [min=35, max=125, avg=59, sd=37, total=297]
   0          1         1      [min=119, max=119, avg=119, sd=0, total=119]
---------------------------------------------------------------------------


Via Selection for Estimated Routes (rule default):

-----------------------------------------------------------------
Layer    Via Cell        Res.      Cap.     RC       Top of Stack
Range                    (Ohm)     (fF)     (fs)     Only
-----------------------------------------------------------------
M1-M2    NR_VIA1_PH      18.564    0.021    0.389    false
M2-M3    NR_VIA2_PV      18.564    0.023    0.428    false
M3-M4    NR_VIA3_PH      18.483    0.042    0.782    false
M4-M5    NR_VIA4_PV      15.393    0.062    0.958    false
M5-M6    NR_VIA5_PH      15.393    0.064    0.984    false
M6-M7    NR_VIA6_PV      15.393    0.061    0.943    false
M7-M8    NR_VIA7_PH       0.293    0.505    0.148    false
M8-M9    NR_VIA8_PV       0.293    0.276    0.081    false
M9-AP    NR_VIA9_VH_N     0.041    6.468    0.263    false
-----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:05.5 real=0:00:04.9)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.7 real=0:00:05.6)
Synthesizing clock trees...
  Preparing To Balance...

  Library trimming clock gates in power domain AON and half-corner ss_0p72_m40c_dc:setup.late removed 11 of 22 cells
  Original list had 22 cells:
  CKLNQD18BWP16P90 CKLNQOPTBBD18BWP16P90 CKLNQD14BWP16P90 CKLNQOPTBBD14BWP16P90 CKLNQD12BWP16P90 CKLNQOPTBBD12BWP16P90 CKLNQD10BWP16P90 CKLNQOPTBBD10BWP16P90 CKLNQD8BWP16P90 CKLNQOPTBBD8BWP16P90 CKLNQD6BWP16P90 CKLNQOPTBBD6BWP16P90 CKLNQD5BWP16P90 CKLNQOPTBBD5BWP16P90 CKLNQOPTBBD4BWP16P90 CKLNQD4BWP16P90 CKLNQOPTBBD3BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQOPTBBD2BWP16P90 CKLNQD1BWP16P90 CKLNQOPTBBD1BWP16P90 
  New trimmed list has 11 cells:
  CKLNQD18BWP16P90 CKLNQD14BWP16P90 CKLNQD12BWP16P90 CKLNQD10BWP16P90 CKLNQD8BWP16P90 CKLNQD6BWP16P90 CKLNQD5BWP16P90 CKLNQD4BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQD1BWP16P90 
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=5, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=0.000um^2, icg=4.147um^2, nicg=0.000um^2, l=0.000um^2, total=4.147um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=296.918um, total=296.918um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CKLNQD1BWP16P90: 5 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              5
    Globally unique enables                        5
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   5
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=5, nicg=0, l=0, total=5
      cell areas       : b=0.000um^2, i=0.000um^2, icg=10.627um^2, nicg=0.000um^2, l=0.000um^2, total=10.627um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=296.918um, total=296.918um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CKLNQD18BWP16P90: 5 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
      Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      hp wire lengths  : top=0.000um, trunk=182.754um, leaf=501.976um, total=684.730um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:00.9)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.

*** Starting refinePlace (0:07:41 mem=2616.9M) ***
Total net bbox length = 8.135e+04 (2.855e+04 5.281e+04) (ext = 2.060e+04)
Move report: Detail placement moves 293 insts, mean move: 0.57 um, max move: 3.26 um
	Max move on inst (SB_ID0_5TRACKS_B16_PE/REG_T2_NORTH_B16/value_outReg_reg[2]): (10.26, 80.64) --> (8.73, 78.91)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2616.9MB
Summary Report:
Instances move: 293 (out of 7747 movable)
Instances flipped: 53
Mean displacement: 0.57 um
Max displacement: 3.26 um (Instance: SB_ID0_5TRACKS_B16_PE/REG_T2_NORTH_B16/value_outReg_reg[2]) (10.26, 80.64) -> (8.73, 78.912)
	Length: 18 sites, height: 1 rows, site name: core, cell type: DFQD1BWP16P90
Total net bbox length = 8.151e+04 (2.867e+04 5.285e+04) (ext = 2.060e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 2616.9MB
*** Finished refinePlace (0:07:43 mem=2616.9M) ***
    Moved 43, flipped 60 and cell swapped 0 of 633 clock instance(s) during refinement.
    The largest move was 3.26 microns for SB_ID0_5TRACKS_B16_PE/REG_T2_NORTH_B16/value_outReg_reg[2].

    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.4 real=0:00:01.5)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.

    Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.7 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [1.152,1.16352)             3
    [1.16352,1.17504)           0
    [1.17504,1.18656)           0
    [1.18656,1.19808)           0
    [1.19808,1.2096)            0
    [1.2096,1.22112)            0
    [1.22112,1.23264)           0
    [1.23264,1.24416)           0
    [1.24416,1.25568)           0
    [1.25568,1.2672)            0
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired            Achieved           Node
                     location           location           
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        1.152        (34.110,70.272)    (34.110,71.424)    ccl_a clock buffer, uid:A56c4 (a lib_cell CKBD18BWP16P90) at (34.110,71.424), in power domain AON
        1.152        (21.600,27.072)    (21.600,25.920)    ccl_a clock buffer, uid:A56c0 (a lib_cell CKBD18BWP16P90) at (21.600,25.920), in power domain TOP
        1.152        (21.600,27.072)    (21.600,28.224)    ccl_a clock buffer, uid:A56c2 (a lib_cell CKBD18BWP16P90) at (21.600,28.224), in power domain TOP
        0            (22.184,82.112)    (22.184,82.112)    cell PE_inst0_inst_0_Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0_RC_CG_HIER_INST0/RC_CGIC_INST (a lib_cell CKLNQD4BWP16P90) at (21.870,81.792), in power domain TOP
        0            (19.574,78.656)    (19.574,78.656)    cell PE_inst0_inst_1_Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0_RC_CG_HIER_INST1/RC_CGIC_INST (a lib_cell CKLNQD4BWP16P90) at (19.260,78.336), in power domain TOP
        0            (10.771,81.456)    (10.771,81.456)    ccl_a clock buffer, uid:A56b7 (a lib_cell CKBD14BWP16P90) at (9.630,81.216), in power domain TOP
        0            (23.014,27.306)    (23.014,27.306)    cell SB_ID0_5TRACKS_B16_PE/RC_CG_DECLONE_HIER_INST/RC_CGIC_INST (a lib_cell CKLNQD18BWP16P90) at (20.250,27.072), in power domain TOP
        0            (22.184,84.416)    (22.184,84.416)    cell PE_inst0_inst_2_Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0_RC_CG_HIER_INST2/RC_CGIC_INST (a lib_cell CKLNQD4BWP16P90) at (21.870,84.096), in power domain TOP
        0            (23.011,26.160)    (23.011,26.160)    ccl_a clock buffer, uid:A56c0 (a lib_cell CKBD18BWP16P90) at (21.600,25.920), in power domain TOP
        0            (23.011,28.464)    (23.011,28.464)    ccl_a clock buffer, uid:A56c2 (a lib_cell CKBD18BWP16P90) at (21.600,28.224), in power domain TOP
    -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:03.9 real=0:00:02.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.161pF, total=0.197pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/functional: insertion delay [min=0.082, max=0.174, avg=0.160, sd=0.011], skew [0.092 vs 0.046*], 99.8% {0.138, 0.174} (wid=0.030 ws=0.025) (gid=0.147 gs=0.071)
    Skew group summary after 'Clustering':
      skew_group clk/functional: insertion delay [min=0.082, max=0.174, avg=0.160, sd=0.011], skew [0.092 vs 0.046*], 99.8% {0.138, 0.174} (wid=0.030 ws=0.025) (gid=0.147 gs=0.071)
    Legalizer API calls during this step: 245 succeeded with high effort: 245 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:05.4 real=0:00:03.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        17 (unrouted=17, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29339 (unrouted=20992, trialRouted=8347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20980, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
(ccopt eGR): Start to route 17 all nets
[NR-eGR] #Routing Blockages  : 80
[NR-eGR] #Instance Blockages : 7447
[NR-eGR] #PG Blockages       : 29103
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8374  numIgnoredNets=8357
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 17 clock nets ( 17 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 17 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.317888e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.191680e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 3.067200e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23095
[NR-eGR]     M2  (2H) length: 1.278298e+04um, number of vias: 42472
[NR-eGR]     M3  (3V) length: 2.242611e+04um, number of vias: 9449
[NR-eGR]     M4  (4H) length: 1.245401e+04um, number of vias: 6247
[NR-eGR]     M5  (5V) length: 2.390659e+04um, number of vias: 2598
[NR-eGR]     M6  (6H) length: 1.037694e+04um, number of vias: 1323
[NR-eGR]     M7  (7V) length: 1.095515e+04um, number of vias: 0
[NR-eGR] Total length: 9.290178e+04um, number of vias: 85184
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.359525e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 378
[NR-eGR]     M2  (2H) length: 9.210200e+01um, number of vias: 715
[NR-eGR]     M3  (3V) length: 6.546400e+02um, number of vias: 540
[NR-eGR]     M4  (4H) length: 5.153750e+02um, number of vias: 84
[NR-eGR]     M5  (5V) length: 9.740800e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.359525e+03um, number of vias: 1717
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.359525e+03um, number of vias: 1717
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.20 sec, Curr Mem: 2387.11 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/.rgfjw9ZyK
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29339 (unrouted=20992, trialRouted=8347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20980, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congestion repair ...
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7447
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2657
[NR-eGR] Read numTotalNets=8374  numIgnoredNets=17
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 8357 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8357 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.32% H + 2.46% V. EstWL: 8.858477e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.21% H + 0.95% V
[NR-eGR] Overflow after earlyGlobalRoute 0.27% H + 1.13% V
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2389.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23112
[NR-eGR]     M2  (2H) length: 1.270663e+04um, number of vias: 42494
[NR-eGR]     M3  (3V) length: 2.179530e+04um, number of vias: 9780
[NR-eGR]     M4  (4H) length: 1.178572e+04um, number of vias: 6851
[NR-eGR]     M5  (5V) length: 2.415738e+04um, number of vias: 2925
[NR-eGR]     M6  (6H) length: 1.129953e+04um, number of vias: 1384
[NR-eGR]     M7  (7V) length: 1.144699e+04um, number of vias: 0
[NR-eGR] Total length: 9.319154e+04um, number of vias: 86546
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 2384.2M
End of congRepair (cpu=0:00:00.9, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.9 real=0:00:00.4)
  CCOpt: Starting congestion repair using flow wrapper done.

  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.8 real=0:00:01.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Tile_PE' of instances=9617 and nets=29356 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2393.859M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
    wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
    hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
     ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/functional: insertion delay [min=0.083, max=0.173, avg=0.160, sd=0.010], skew [0.091 vs 0.046*], 99.8% {0.138, 0.173} (wid=0.030 ws=0.024) (gid=0.146 gs=0.069)
  Skew group summary after clustering cong repair call:
    skew_group clk/functional: insertion delay [min=0.083, max=0.173, avg=0.160, sd=0.010], skew [0.091 vs 0.046*], 99.8% {0.138, 0.173} (wid=0.030 ws=0.024) (gid=0.146 gs=0.069)
  CongRepair After Initial Clustering done. (took cpu=0:00:02.8 real=0:00:01.5)
  Stage::Clustering done. (took cpu=0:00:08.2 real=0:00:04.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173, avg=0.160, sd=0.010], skew [0.091 vs 0.046*], 99.8% {0.138, 0.173} (wid=0.030 ws=0.024) (gid=0.146 gs=0.069)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173, avg=0.160, sd=0.010], skew [0.091 vs 0.046*], 99.8% {0.138, 0.173} (wid=0.030 ws=0.024) (gid=0.146 gs=0.069)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=12.856um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=19.751um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.043pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.036pF, leaf=0.159pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=270.851um, leaf=1048.324um, total=1319.175um
      hp wire lengths  : top=0.000um, trunk=184.518um, leaf=504.948um, total=689.466um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.059ns count=4 avg=0.028ns sd=0.017ns min=0.010ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD18BWP16P90: 8 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/functional: insertion delay [min=0.083, max=0.173]
    Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
      cell areas       : b=11.508um^2, i=0.000um^2, icg=6.895um^2, nicg=0.000um^2, l=0.000um^2, total=18.403um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.039pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.034pF, leaf=0.160pF, total=0.194pF
      wire lengths     : top=0.000um, trunk=264.858um, leaf=1051.172um, total=1316.030um
      hp wire lengths  : top=0.000um, trunk=180.864um, leaf=507.828um, total=688.692um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.059ns count=3 avg=0.034ns sd=0.015ns min=0.023ns max=0.052ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.042ns sd=0.016ns min=0.007ns max=0.058ns {6 <= 0.036ns, 0 <= 0.047ns, 0 <= 0.053ns, 4 <= 0.056ns, 3 <= 0.059ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD18BWP16P90: 7 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD4BWP16P90: 4 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/functional: insertion delay [min=0.082, max=0.148]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/functional: insertion delay [min=0.082, max=0.148]
    Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
      cell areas       : b=11.508um^2, i=0.000um^2, icg=8.657um^2, nicg=0.000um^2, l=0.000um^2, total=20.166um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.012pF, nicg=0.000pF, l=0.000pF, total=0.042pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.160pF, total=0.193pF
      wire lengths     : top=0.000um, trunk=256.854um, leaf=1059.374um, total=1316.229um
      hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.059ns count=3 avg=0.037ns sd=0.013ns min=0.028ns max=0.052ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.035ns sd=0.014ns min=0.007ns max=0.058ns {8 <= 0.036ns, 2 <= 0.047ns, 0 <= 0.053ns, 2 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD18BWP16P90: 7 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD14BWP16P90: 1 CKLNQD10BWP16P90: 2 CKLNQD8BWP16P90: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/functional: insertion delay [min=0.081, max=0.143, avg=0.132, sd=0.009], skew [0.062 vs 0.046*], 99.8% {0.112, 0.143} (wid=0.032 ws=0.027) (gid=0.115 gs=0.039)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/functional: insertion delay [min=0.081, max=0.143, avg=0.132, sd=0.009], skew [0.062 vs 0.046*], 99.8% {0.112, 0.143} (wid=0.032 ws=0.027) (gid=0.115 gs=0.039)
    Legalizer API calls during this step: 193 succeeded with high effort: 193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.0 real=0:00:01.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.1 real=0:00:01.1)
  CCOpt::Phase::Construction done. (took cpu=0:00:09.4 real=0:00:05.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
      cell areas       : b=11.508um^2, i=0.000um^2, icg=8.657um^2, nicg=0.000um^2, l=0.000um^2, total=20.166um^2
      cell capacitance : b=0.030pF, i=0.000pF, icg=0.012pF, nicg=0.000pF, l=0.000pF, total=0.042pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.032pF, leaf=0.160pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=249.436um, leaf=1059.374um, total=1308.811um
      hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.059ns count=3 avg=0.036ns sd=0.013ns min=0.028ns max=0.051ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.035ns sd=0.014ns min=0.007ns max=0.058ns {8 <= 0.036ns, 2 <= 0.047ns, 0 <= 0.053ns, 2 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD18BWP16P90: 7 CKBD14BWP16P90: 1 CKBD6BWP16P90: 1 CKBD5BWP16P90: 1 
       ICGs: CKLNQD18BWP16P90: 1 CKLNQD14BWP16P90: 1 CKLNQD10BWP16P90: 2 CKLNQD8BWP16P90: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/functional: insertion delay [min=0.081, max=0.143]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/functional: insertion delay [min=0.081, max=0.143]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
      cell areas       : b=7.050um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.634um^2
      cell capacitance : b=0.019pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.160pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=249.659um, leaf=1056.275um, total=1305.933um
      hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.059ns count=3 avg=0.033ns sd=0.015ns min=0.023ns max=0.051ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 3 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 2 <= 0.059ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD18BWP16P90: 1 CKBD10BWP16P90: 4 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 1 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/functional: insertion delay [min=0.095, max=0.142]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/functional: insertion delay [min=0.095, max=0.142]
    Legalizer API calls during this step: 64 succeeded with high effort: 64 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.3)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
      cell areas       : b=7.154um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.738um^2
      cell capacitance : b=0.019pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.160pF, total=0.192pF
      wire lengths     : top=0.000um, trunk=249.659um, leaf=1056.345um, total=1306.003um
      hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.059ns count=3 avg=0.033ns sd=0.015ns min=0.023ns max=0.051ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 3 <= 0.047ns, 4 <= 0.053ns, 4 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD18BWP16P90: 1 BUFFD12BWP16P90: 1 CKBD10BWP16P90: 3 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 1 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/functional: insertion delay [min=0.097, max=0.142, avg=0.132, sd=0.008], skew [0.045 vs 0.046], 100% {0.097, 0.142} (wid=0.029 ws=0.025) (gid=0.121 gs=0.028)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/functional: insertion delay [min=0.097, max=0.142, avg=0.132, sd=0.008], skew [0.045 vs 0.046], 100% {0.097, 0.142} (wid=0.029 ws=0.025) (gid=0.121 gs=0.028)
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 5 fraglets and 7 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 17 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
          cell areas       : b=7.154um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.738um^2
          cell capacitance : b=0.019pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.160pF, total=0.192pF
          wire lengths     : top=0.000um, trunk=249.659um, leaf=1056.345um, total=1306.003um
          hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.059ns count=3 avg=0.033ns sd=0.015ns min=0.023ns max=0.051ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 3 <= 0.047ns, 4 <= 0.053ns, 4 <= 0.056ns, 1 <= 0.059ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD18BWP16P90: 1 BUFFD12BWP16P90: 1 CKBD10BWP16P90: 3 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 1 
           ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=10, i=0, icg=5, nicg=0, l=0, total=15
          cell areas       : b=6.532um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.116um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.027pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.160pF, total=0.192pF
          wire lengths     : top=0.000um, trunk=250.448um, leaf=1056.275um, total=1306.722um
          hp wire lengths  : top=0.000um, trunk=169.650um, leaf=514.960um, total=684.610um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.059ns count=3 avg=0.035ns sd=0.014ns min=0.026ns max=0.051ns {2 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 3 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 2 <= 0.059ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 1 
           ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
        Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
          hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
          hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
    cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
    wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
    hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/functional: insertion delay [min=0.112, max=0.141]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/functional: insertion delay [min=0.112, max=0.141]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 5 fraglets and 7 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
          cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
          hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141, avg=0.133, sd=0.007], skew [0.029 vs 0.046], 100% {0.112, 0.141} (wid=0.029 ws=0.024) (gid=0.135 gs=0.035)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/functional: insertion delay [min=0.112, max=0.141, avg=0.133, sd=0.007], skew [0.029 vs 0.046], 100% {0.112, 0.141} (wid=0.029 ws=0.024) (gid=0.135 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
    Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Tried: 18 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/functional: insertion delay [min=0.112, max=0.142]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/functional: insertion delay [min=0.112, max=0.142]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.0)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=6.739um^2, i=0.000um^2, icg=6.584um^2, nicg=0.000um^2, l=0.000um^2, total=13.323um^2
      cell capacitance : b=0.018pF, i=0.000pF, icg=0.010pF, nicg=0.000pF, l=0.000pF, total=0.028pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.195pF
      wire lengths     : top=0.000um, trunk=251.157um, leaf=1056.451um, total=1307.609um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.059ns count=4 avg=0.030ns sd=0.015ns min=0.014ns max=0.051ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.048ns sd=0.008ns min=0.031ns max=0.058ns {1 <= 0.036ns, 4 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD10BWP16P90: 5 BUFFD8BWP16P90: 1 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD10BWP16P90: 1 CKLNQD5BWP16P90: 4 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/functional: insertion delay [min=0.112, max=0.142, avg=0.133, sd=0.007], skew [0.029 vs 0.046], 100% {0.112, 0.142} (wid=0.029 ws=0.024) (gid=0.134 gs=0.033)
    Skew group summary after 'Improving clock skew':
      skew_group clk/functional: insertion delay [min=0.112, max=0.142, avg=0.133, sd=0.007], skew [0.029 vs 0.046], 100% {0.112, 0.142} (wid=0.029 ws=0.024) (gid=0.134 gs=0.033)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.345pF fall=0.346pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Iteration 1: gate capacitance is (rise=0.341pF fall=0.342pF).
    Resizing gates: ...20% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    40% ...60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=251.718um, leaf=1056.535um, total=1308.253um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.059ns count=4 avg=0.034ns sd=0.015ns min=0.014ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 1 <= 0.047ns, 5 <= 0.053ns, 5 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/functional: insertion delay [min=0.124, max=0.149, avg=0.142, sd=0.006], skew [0.025 vs 0.046], 100% {0.124, 0.149} (wid=0.028 ws=0.023) (gid=0.140 gs=0.027)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/functional: insertion delay [min=0.124, max=0.149, avg=0.142, sd=0.006], skew [0.025 vs 0.046], 100% {0.124, 0.149} (wid=0.028 ws=0.023) (gid=0.140 gs=0.027)
    BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/functional,WC: 0.142 -> 0.149}Legalizer API calls during this step: 90 succeeded with high effort: 90 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.7 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.162pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=251.718um, leaf=1056.535um, total=1308.253um
      hp wire lengths  : top=0.000um, trunk=170.190um, leaf=515.480um, total=685.670um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.059ns count=4 avg=0.034ns sd=0.015ns min=0.014ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.007ns min=0.031ns max=0.058ns {1 <= 0.036ns, 1 <= 0.047ns, 5 <= 0.053ns, 5 <= 0.056ns, 1 <= 0.059ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/functional: insertion delay [min=0.124, max=0.149, avg=0.142, sd=0.006], skew [0.025 vs 0.046], 100% {0.124, 0.149} (wid=0.028 ws=0.023) (gid=0.140 gs=0.027)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/functional: insertion delay [min=0.124, max=0.149, avg=0.142, sd=0.006], skew [0.025 vs 0.046], 100% {0.124, 0.149} (wid=0.028 ws=0.023) (gid=0.140 gs=0.027)
    BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/functional,WC: 0.142 -> 0.149}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.149}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.149}Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=1, resolved=15, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=9, accepted=5
        Max accepted move=21.456um, total accepted move=37.242um, average move=7.448um
        Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=2, resolved=14, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, worse=6, accepted=1
        Max accepted move=6.930um, total accepted move=6.930um, average move=6.930um
        Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=5, resolved=9, predictFail=4, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=2, accepted=2
        Max accepted move=5.508um, total accepted move=7.236um, average move=3.618um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.148}Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A1...
        BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.148}Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=3, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.148}Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.147}Legalizer API calls during this step: 55 succeeded with high effort: 55 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=0, resolved=4, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
        {clk/functional,WC: 0.142 -> 0.147}Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
        cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
        sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
        wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.161pF, total=0.192pF
        wire lengths     : top=0.000um, trunk=232.534um, leaf=1047.898um, total=1280.432um
        hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.059ns count=4 avg=0.034ns sd=0.012ns min=0.021ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
        Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.010ns min=0.022ns max=0.058ns {1 <= 0.036ns, 1 <= 0.047ns, 5 <= 0.053ns, 4 <= 0.056ns, 2 <= 0.059ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
         ICGs: CKLNQD5BWP16P90: 5 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/functional: insertion delay [min=0.125, max=0.147, avg=0.138, sd=0.004], skew [0.021 vs 0.046], 100% {0.125, 0.147} (wid=0.025 ws=0.021) (gid=0.142 gs=0.028)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/functional: insertion delay [min=0.125, max=0.147, avg=0.138, sd=0.004], skew [0.021 vs 0.046], 100% {0.125, 0.147} (wid=0.025 ws=0.021) (gid=0.142 gs=0.028)
      BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
      {clk/functional,WC: 0.142 -> 0.147}Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 18 , Succeeded = 5 , Wirelength increased = 11 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.030pF, leaf=0.161pF, total=0.191pF
      wire lengths     : top=0.000um, trunk=231.067um, leaf=1044.785um, total=1275.852um
      hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.059ns count=4 avg=0.034ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.049ns sd=0.010ns min=0.022ns max=0.058ns {1 <= 0.036ns, 2 <= 0.047ns, 4 <= 0.053ns, 4 <= 0.056ns, 2 <= 0.059ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/functional: insertion delay [min=0.126, max=0.146, avg=0.138, sd=0.004], skew [0.020 vs 0.046], 100% {0.126, 0.146} (wid=0.024 ws=0.020) (gid=0.142 gs=0.028)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/functional: insertion delay [min=0.126, max=0.146, avg=0.138, sd=0.004], skew [0.020 vs 0.046], 100% {0.126, 0.146} (wid=0.024 ws=0.020) (gid=0.142 gs=0.028)
    BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
    {clk/functional,WC: 0.142 -> 0.146}Legalizer API calls during this step: 105 succeeded with high effort: 105 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.5)
  Total capacitance is (rise=0.532pF fall=0.533pF), of which (rise=0.191pF fall=0.191pF) is wire, and (rise=0.341pF fall=0.342pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.3 real=0:00:00.9)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.

*** Starting refinePlace (0:07:51 mem=2745.6M) ***
Total net bbox length = 8.152e+04 (2.866e+04 5.286e+04) (ext = 2.060e+04)
**WARN: (IMPSP-2041):	Found 11 fixed insts that could not be colored.
Type 'man IMPSP-2041' for more detail.
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2745.6MB
Summary Report:
Instances move: 0 (out of 7747 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.152e+04 (2.866e+04 5.286e+04) (ext = 2.060e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 2745.6MB
*** Finished refinePlace (0:07:51 mem=2745.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 633 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:00.6 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.0 real=0:00:02.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        17 (unrouted=17, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29339 (unrouted=20992, trialRouted=8347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20980, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
(ccopt eGR): Start to route 17 all nets
[NR-eGR] #Routing Blockages  : 80
[NR-eGR] #Instance Blockages : 7441
[NR-eGR] #PG Blockages       : 29103
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8374  numIgnoredNets=8357
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 17 clock nets ( 17 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 17 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.297152e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 2.170944e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 10 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 3.056256e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23098
[NR-eGR]     M2  (2H) length: 1.269677e+04um, number of vias: 42476
[NR-eGR]     M3  (3V) length: 2.176083e+04um, number of vias: 9776
[NR-eGR]     M4  (4H) length: 1.177218e+04um, number of vias: 6847
[NR-eGR]     M5  (5V) length: 2.413811e+04um, number of vias: 2923
[NR-eGR]     M6  (6H) length: 1.129921e+04um, number of vias: 1382
[NR-eGR]     M7  (7V) length: 1.144187e+04um, number of vias: 0
[NR-eGR] Total length: 9.310898e+04um, number of vias: 86502
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.333263e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 381
[NR-eGR]     M2  (2H) length: 9.172200e+01um, number of vias: 719
[NR-eGR]     M3  (3V) length: 6.421600e+02um, number of vias: 546
[NR-eGR]     M4  (4H) length: 5.121810e+02um, number of vias: 86
[NR-eGR]     M5  (5V) length: 8.720000e+01um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.333263e+03um, number of vias: 1732
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.333263e+03um, number of vias: 1732
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.20 sec, Curr Mem: 2389.66 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/.rgfjc1trg
        Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
Set FIXED routing status on 17 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29339 (unrouted=20992, trialRouted=8347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20980, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Tile_PE' of instances=9617 and nets=29356 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2389.656M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)

    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.8 real=0:00:00.2)
        Reset bufferability constraints done. (took cpu=0:00:00.8 real=0:00:00.2)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.164pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=232.589um, leaf=1100.674um, total=1333.263um
          hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.059ns count=4 avg=0.034ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.061ns {1 <= 0.036ns, 2 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 0 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD5BWP16P90: 5 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/functional: insertion delay [min=0.127, max=0.147, avg=0.139, sd=0.005], skew [0.020 vs 0.046], 100% {0.127, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.016)
        Skew group summary eGRPC initial state:
          skew_group clk/functional: insertion delay [min=0.127, max=0.147, avg=0.139, sd=0.005], skew [0.020 vs 0.046], 100% {0.127, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.016)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
        
          Nodes to move:         1
          Processed:             1
          Moved (slew improved): 0
          Moved (slew fixed):    0
          Not moved:             1
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=5.806um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.027um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.164pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=232.589um, leaf=1100.674um, total=1333.263um
          hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
        Clock DAG net violations eGRPC after moving buffers:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.059ns count=4 avg=0.034ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.061ns {1 <= 0.036ns, 2 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 0 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 3 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD5BWP16P90: 5 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk/functional: insertion delay [min=0.127, max=0.147, avg=0.139, sd=0.005], skew [0.020 vs 0.046], 100% {0.127, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.016)
        Skew group summary eGRPC after moving buffers:
          skew_group clk/functional: insertion delay [min=0.127, max=0.147, avg=0.139, sd=0.005], skew [0.020 vs 0.046], 100% {0.127, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.016)
        Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          BalancingStep Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
          {clk/functional,WC: 0.142 -> 0.147}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 5, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 10, numSkippedDueToCloseToSkewTarget = 1
        CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=5.754um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=11.975um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.164pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=232.589um, leaf=1100.674um, total=1333.263um
          hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
        Clock DAG net violations eGRPC after downsizing:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.061ns {1 <= 0.036ns, 2 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 0 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD5BWP16P90: 5 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
        Skew group summary eGRPC after downsizing:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 17, tested: 17, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=5.754um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=11.975um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.164pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=232.589um, leaf=1100.674um, total=1333.263um
          hp wire lengths  : top=0.000um, trunk=169.830um, leaf=503.052um, total=672.882um
        Clock DAG net violations eGRPC after DRV fixing:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.061ns {1 <= 0.036ns, 2 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 0 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD5BWP16P90: 5 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Violation analysis done. (took cpu=0:00:00.7 real=0:00:00.2)
        Moving clock insts towards fanout...
        Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=0, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 7 insts, 14 nets
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
          cell areas       : b=5.754um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=11.975um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
          sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
          wire capacitance : top=0.000pF, trunk=0.031pF, leaf=0.164pF, total=0.195pF
          wire lengths     : top=0.000um, trunk=232.589um, leaf=1100.674um, total=1333.263um
          hp wire lengths  : top=0.000um, trunk=169.830um, leaf=502.186um, total=672.016um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {3 <= 0.036ns, 0 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
          Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.061ns {1 <= 0.036ns, 2 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 0 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
           ICGs: CKLNQD5BWP16P90: 5 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
        Skew group summary before routing clock trees:
          skew_group clk/functional: insertion delay [min=0.129, max=0.147, avg=0.140, sd=0.004], skew [0.018 vs 0.046], 100% {0.129, 0.147} (wid=0.022 ws=0.018) (gid=0.131 gs=0.014)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.

*** Starting refinePlace (0:07:55 mem=2734.8M) ***
Total net bbox length = 8.152e+04 (2.866e+04 5.286e+04) (ext = 2.060e+04)
Move report: Detail placement moves 980 insts, mean move: 1.16 um, max move: 5.58 um
	Max move on inst (PE_inst0_WrappedPE_inst0_PE_inst0/RegisterMode_inst0_Register_inst0_reg_PR_inst0_outReg_reg_6_): (33.93, 61.63) --> (36.63, 58.75)
	Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 2734.8MB
Summary Report:
Instances move: 980 (out of 7747 movable)
Instances flipped: 20
Mean displacement: 1.16 um
Max displacement: 5.58 um (Instance: PE_inst0_WrappedPE_inst0_PE_inst0/RegisterMode_inst0_Register_inst0_reg_PR_inst0_outReg_reg_6_) (33.93, 61.632) -> (36.63, 58.752)
	Length: 22 sites, height: 1 rows, site name: core, cell type: DFCNQD2BWP16P90
Total net bbox length = 8.250e+04 (2.935e+04 5.316e+04) (ext = 2.062e+04)
Runtime: CPU: 0:00:03.8 REAL: 0:00:02.0 MEM: 2734.8MB
*** Finished refinePlace (0:07:59 mem=2734.8M) ***
  Moved 182, flipped 99 and cell swapped 0 of 633 clock instance(s) during refinement.
  The largest move was 5.58 microns for PE_inst0_WrappedPE_inst0_PE_inst0/RegisterMode_inst0_Register_inst0_reg_PR_inst0_outReg_reg_6_.
  ClockRefiner done. (took cpu=0:00:04.2 real=0:00:01.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:07.6 real=0:00:03.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29339 (unrouted=20992, trialRouted=8347, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20980, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
(ccopt eGR): Start to route 17 all nets
[NR-eGR] #Routing Blockages  : 80
[NR-eGR] #Instance Blockages : 7439
[NR-eGR] #PG Blockages       : 29103
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=8374  numIgnoredNets=8357
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 17 clock nets ( 17 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 17 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.299456e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 10 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 10 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.148480e+03um
[NR-eGR] 
[NR-eGR] Create a new net group with 9 nets and layer range [3, 7]
[NR-eGR] Layer group 3: route 9 net(s) in layer range [3, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.947392e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23099
[NR-eGR]     M2  (2H) length: 1.269231e+04um, number of vias: 42487
[NR-eGR]     M3  (3V) length: 2.174381e+04um, number of vias: 9720
[NR-eGR]     M4  (4H) length: 1.174908e+04um, number of vias: 6855
[NR-eGR]     M5  (5V) length: 2.417699e+04um, number of vias: 2923
[NR-eGR]     M6  (6H) length: 1.129921e+04um, number of vias: 1382
[NR-eGR]     M7  (7V) length: 1.144187e+04um, number of vias: 0
[NR-eGR] Total length: 9.310327e+04um, number of vias: 86466
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.327551e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1V) length: 0.000000e+00um, number of vias: 382
[NR-eGR]     M2  (2H) length: 8.725900e+01um, number of vias: 730
[NR-eGR]     M3  (3V) length: 6.251360e+02um, number of vias: 490
[NR-eGR]     M4  (4H) length: 4.890760e+02um, number of vias: 94
[NR-eGR]     M5  (5V) length: 1.260800e+02um, number of vias: 0
[NR-eGR]     M6  (6H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M7  (7V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.327551e+03um, number of vias: 1696
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.327551e+03um, number of vias: 1696
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.19 sec, Curr Mem: 2425.28 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/.rgfy1fhlY
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 17 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 17 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-62) Option 'routeExpUseAutoVia' is obsolete. Use 'routeUseAutoVia' in future.
-dbViaWeight ""
-drouteOnGridOnly none
-droutePostRouteSpreadWire auto
-routeConcurrentMinimizeViaCountEffort medium
-routeReserveSpaceForMultiCut true
-routeTopRoutingLayer 0
**WARN: (IMPTCM-77):	Option "-routeExpUseAutoVia" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-62) Option 'routeExpUseAutoVia' is obsolete. Use 'routeUseAutoVia' in future.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=08/09 11:26:05, mem=1970.3M)

globalDetailRoute

#setNanoRouteMode -dbViaWeight "*_P* -1 "
#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -drouteOnGridOnly "wire 4:7 via 3:6"
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "false"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 2
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut false
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 7
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Aug  9 11:26:05 2019
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=29356)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Fri Aug  9 11:26:06 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 8375 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 20961 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:02:23, elapsed time = 00:00:19, memory = 2083.89 (MB), peak = 2283.14 (MB)
#Merging special wires: starts on Fri Aug  9 11:26:25 2019 with memory = 2084.00 (MB), peak = 2283.14 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.2 GB --1.17 [8]--
#
#Connectivity extraction summary:
#8376 (28.53%) nets are without wires.
#20980 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 29356.
#
#Start instance access analysis using 8 threads...
#0 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.66 (MB)
#Total memory = 2087.05 (MB)
#Peak memory = 2290.70 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Fri Aug  9 11:26:25 2019
#
#Cpu time = 00:02:23
#Elapsed time = 00:00:19
#Increased memory = 107.50 (MB)
#Total memory = 2087.08 (MB)
#Peak memory = 2290.70 (MB)
#
#
#Start global routing on Fri Aug  9 11:26:25 2019
#
#
#Start global routing initialization on Fri Aug  9 11:26:25 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Aug  9 11:26:25 2019
#
#Start routing resource analysis on Fri Aug  9 11:26:25 2019
#
#Routing resource analysis is done on Fri Aug  9 11:26:25 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         648          24        4756    99.16%
#  M2             H        1315          34        4756     6.33%
#  M3             V         833          30        4756     5.80%
#  M4             H        1051          28        4756     6.58%
#  M5             V         727          28        4756    12.30%
#  M6             H        1051          28        4756     6.58%
#  M7             V         408         347        4756    17.58%
#  M8             H          13         106        4756    86.12%
#  M9             V          19          64        4756    74.35%
#  --------------------------------------------------------------
#  Total                   6065      25.62%       42804    34.98%
#
#  17 nets (0.06%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 11:26:25 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2090.61 (MB), peak = 2290.70 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Fri Aug  9 11:26:25 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2090.67 (MB), peak = 2290.70 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2091.55 (MB), peak = 2290.70 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2091.64 (MB), peak = 2290.70 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 20980 (skipped).
#Total number of selected nets for routing = 17.
#Total number of unselected nets (but routable) for routing = 8359 (skipped).
#Total number of nets in the design = 29356.
#
#8359 skipped nets do not have any wires.
#17 routable nets have only global wires.
#17 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 17               0  
#------------------------------------------------
#        Total                 17               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 17            1            8358  
#-------------------------------------------------------------
#        Total                 17            1            8358  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            2(0.04%)   (0.04%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1291 um.
#Total half perimeter of net bounding box = 740 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 58 um.
#Total wire length on LAYER M3 = 620 um.
#Total wire length on LAYER M4 = 490 um.
#Total wire length on LAYER M5 = 123 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1466
#Up-Via Summary (total 1466):
#           
#-----------------------
# M1                382
# M2                582
# M3                425
# M4                 77
#-----------------------
#                  1466 
#
#Total number of involved priority nets 17
#Maximum src to sink distance for priority net 73.4
#Average of max src_to_sink distance for priority net 34.6
#Average of ave src_to_sink distance for priority net 21.0
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.74 (MB)
#Total memory = 2096.83 (MB)
#Peak memory = 2290.70 (MB)
#
#Finished global routing on Fri Aug  9 11:26:25 2019
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2092.16 (MB), peak = 2290.70 (MB)
#Start Track Assignment.
#Done with 376 horizontal wires in 1 hboxes and 409 vertical wires in 1 hboxes.
#Done with 365 horizontal wires in 1 hboxes and 394 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1307 um.
#Total half perimeter of net bounding box = 740 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 77 um.
#Total wire length on LAYER M3 = 607 um.
#Total wire length on LAYER M4 = 499 um.
#Total wire length on LAYER M5 = 125 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1466
#Up-Via Summary (total 1466):
#           
#-----------------------
# M1                382
# M2                582
# M3                425
# M4                 77
#-----------------------
#                  1466 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2099.61 (MB), peak = 2290.70 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:02:24
#Elapsed time = 00:00:20
#Increased memory = 120.14 (MB)
#Total memory = 2099.66 (MB)
#Peak memory = 2290.70 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.1% of the total area was rechecked for DRC, and 51.4% required routing.
#   number of violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   DSLSpc   Totals
#	M1            0        0        0        0
#	M2            0        0        0        0
#	M3            1        6        0        7
#	M4            0        2        0        2
#	M5            0        2        1        3
#	Totals        1       10        1       12
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2485.31 (MB), peak = 2496.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2491.60 (MB), peak = 2496.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2470.42 (MB), peak = 2496.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2454.91 (MB), peak = 2496.36 (MB)
#start 4th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2446.82 (MB), peak = 2496.36 (MB)
#start 5th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2435.38 (MB), peak = 2496.36 (MB)
#start 6th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2438.54 (MB), peak = 2496.36 (MB)
#start 7th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2436.32 (MB), peak = 2496.36 (MB)
#start 8th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2443.28 (MB), peak = 2496.36 (MB)
#start 9th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2461.07 (MB), peak = 2496.36 (MB)
#start 10th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.61 (MB), peak = 2496.36 (MB)
#start 11th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2468.02 (MB), peak = 2496.36 (MB)
#start 12th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2468.54 (MB), peak = 2496.36 (MB)
#start 13th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2453.24 (MB), peak = 2496.36 (MB)
#start 14th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.77 (MB), peak = 2496.36 (MB)
#start 15th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.03 (MB), peak = 2496.36 (MB)
#start 16th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2479.01 (MB), peak = 2496.36 (MB)
#start 17th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2484.94 (MB), peak = 2496.36 (MB)
#start 18th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2463.43 (MB), peak = 2496.36 (MB)
#start 19th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2445.23 (MB), peak = 2496.36 (MB)
#start 20th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2462.77 (MB), peak = 2496.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1382 um.
#Total half perimeter of net bounding box = 740 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 19 um.
#Total wire length on LAYER M3 = 742 um.
#Total wire length on LAYER M4 = 509 um.
#Total wire length on LAYER M5 = 112 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1763
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1756 ( 99.6%)
#Up-Via Summary (total 1763):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               382 (100.0%)         0 (  0.0%)        382
# M2               643 ( 98.9%)         7 (  1.1%)        650
# M3               668 (100.0%)         0 (  0.0%)        668
# M4                63 (100.0%)         0 (  0.0%)         63
#-----------------------------------------------------------
#                 1756 ( 99.6%)         7 (  0.4%)       1763 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:05
#Increased memory = 10.38 (MB)
#Total memory = 2110.05 (MB)
#Peak memory = 2496.36 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:05
#Increased memory = 10.38 (MB)
#Total memory = 2110.05 (MB)
#Peak memory = 2496.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:41
#Elapsed time = 00:00:26
#Increased memory = 107.36 (MB)
#Total memory = 2077.71 (MB)
#Peak memory = 2496.36 (MB)
#Number of warnings = 2
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 11:26:31 2019
#
% End globalDetailRoute (date=08/09 11:26:31, total cpu=0:02:41, real=0:00:26.0, peak res=2496.4M, current mem=2064.9M)
        NanoRoute done. (took cpu=0:02:41 real=0:00:25.9)
      Clock detailed routing done.
**WARN: (IMPTCM-77):	Option "-routeExpUseAutoVia" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-62) Option 'routeExpUseAutoVia' is obsolete. Use 'routeUseAutoVia' in future.
Checking guided vs. routed lengths for 17 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            2
       10.000      20.000            0
       20.000      30.000            6
       30.000      40.000            1
       40.000      50.000            6
       50.000      60.000            1
       60.000      70.000            0
       70.000      80.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000           11
       0.000      1.000            3
       1.000      2.000            1
       2.000      3.000            2
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net SB_ID0_5TRACKS_B16_PE/CTS_2 (81 terminals)
    Guided length:  max path =    20.671um, total =    97.502um
    Routed length:  max path =    20.226um, total =   129.440um
    Deviation:      max path =    -2.153%,  total =    32.757%

    Net SB_ID0_5TRACKS_B16_PE/CTS_1 (81 terminals)
    Guided length:  max path =    21.626um, total =    98.501um
    Routed length:  max path =    21.434um, total =   128.683um
    Deviation:      max path =    -0.888%,  total =    30.641%

    Net SB_ID0_5TRACKS_B16_PE/CTS_5 (81 terminals)
    Guided length:  max path =    27.240um, total =   100.401um
    Routed length:  max path =    26.852um, total =   128.535um
    Deviation:      max path =    -1.424%,  total =    28.021%

    Net SB_ID0_5TRACKS_B16_PE/CTS_4 (81 terminals)
    Guided length:  max path =    23.828um, total =   113.192um
    Routed length:  max path =    23.278um, total =   135.531um
    Deviation:      max path =    -2.308%,  total =    19.735%

    Net SB_ID0_5TRACKS_B1_PE/CTS_1 (56 terminals)
    Guided length:  max path =    42.930um, total =    83.695um
    Routed length:  max path =    41.438um, total =    99.717um
    Deviation:      max path =    -3.475%,  total =    19.144%

    Net CTS_2 (51 terminals)
    Guided length:  max path =    29.849um, total =    78.466um
    Routed length:  max path =    26.933um, total =    86.890um
    Deviation:      max path =    -9.769%,  total =    10.736%

    Net PE_inst0_inst_2_Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0_rc_gclk (33 terminals)
    Guided length:  max path =    44.383um, total =    90.919um
    Routed length:  max path =    40.608um, total =    98.866um
    Deviation:      max path =    -8.506%,  total =     8.741%

    Net PE_inst0_inst_1_Register_has_ce_True_has_reset_False_has_async_reset_True_type_Bits_n_32_inst0_rc_gclk (33 terminals)
    Guided length:  max path =    42.711um, total =    88.427um
    Routed length:  max path =    42.896um, total =    95.323um
    Deviation:      max path =     0.433%,  total =     7.798%

    Net PE_inst0_WrappedPE_inst0_PE_inst0/rc_gclk (36 terminals)
    Guided length:  max path =    43.043um, total =    67.434um
    Routed length:  max path =    39.564um, total =    72.377um
    Deviation:      max path =    -8.083%,  total =     7.329%

    Net SB_ID0_5TRACKS_B16_PE/CTS_6 (61 terminals)
    Guided length:  max path =    29.211um, total =    89.629um
    Routed length:  max path =    27.166um, total =    95.919um
    Deviation:      max path =    -7.001%,  total =     7.018%

Set FIXED routing status on 17 net(s)
Set FIXED placed status on 16 instance(s)
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2558.04 MB )
[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7439
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2713
[NR-eGR] Read numTotalNets=8374  numIgnoredNets=17
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 8357 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8357 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.40% H + 2.63% V. EstWL: 8.963942e+04um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.18% H + 1.07% V
[NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 1.23% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 23116
[NR-eGR]     M2  (2H) length: 1.278381e+04um, number of vias: 42533
[NR-eGR]     M3  (3V) length: 2.181933e+04um, number of vias: 10366
[NR-eGR]     M4  (4H) length: 1.211354e+04um, number of vias: 7190
[NR-eGR]     M5  (5V) length: 2.448816e+04um, number of vias: 3075
[NR-eGR]     M6  (6H) length: 1.151068e+04um, number of vias: 1428
[NR-eGR]     M7  (7V) length: 1.158395e+04um, number of vias: 0
[NR-eGR] Total length: 9.429946e+04um, number of vias: 87708
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.32 sec, Curr Mem: 2558.16 MB )
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29340 (unrouted=20983, trialRouted=8357, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20981, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:42 real=0:00:26.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'Tile_PE' of instances=9617 and nets=29357 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design Tile_PE.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 0.98000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2558.164M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:01.0 real=0:00:00.3)
  Clock DAG stats after routing clock trees:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=5.754um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=11.975um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
    wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
    hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.021ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.060ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 1 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD5BWP16P90: 5 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/functional: insertion delay [min=0.129, max=0.144, avg=0.138, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.144} (wid=0.021 ws=0.017) (gid=0.131 gs=0.014)
  Skew group summary after routing clock trees:
    skew_group clk/functional: insertion delay [min=0.129, max=0.144, avg=0.138, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.144} (wid=0.021 ws=0.017) (gid=0.131 gs=0.014)
  CCOpt::Phase::Routing done. (took cpu=0:02:43 real=0:00:27.0)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.

  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 17, tested: 17, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.754um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=11.975um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
      wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
      hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs:
      Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.021ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.022ns max=0.060ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 1 <= 0.059ns} {1 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk/functional: insertion delay [min=0.129, max=0.144, avg=0.138, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.144} (wid=0.021 ws=0.017) (gid=0.131 gs=0.014)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk/functional: insertion delay [min=0.129, max=0.144, avg=0.138, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.144} (wid=0.021 ws=0.017) (gid=0.131 gs=0.014)
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 3 fragments, 5 fraglets and 7 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 17, tested: 17, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              0                    0                    0            0                    0                    0
    leaf               1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total              1 [100.0%]           1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.156um^2 (1.299%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
      wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
      hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.009ns min=0.022ns max=0.057ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 17, nets tested: 17, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
      wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
      hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.009ns min=0.022ns max=0.057ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
      cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
      sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
      wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
      wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
      hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
      Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.009ns min=0.022ns max=0.057ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
       ICGs: CKLNQD5BWP16P90: 5 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
    ClockRefiner...
    Performing Single Pass Refine Place.

*** Starting refinePlace (0:10:43 mem=2913.6M) ***
Total net bbox length = 8.250e+04 (2.935e+04 5.316e+04) (ext = 2.062e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 2913.6MB
Summary Report:
Instances move: 0 (out of 7747 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 8.250e+04 (2.935e+04 5.316e+04) (ext = 2.062e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 2913.6MB
*** Finished refinePlace (0:10:46 mem=2913.6M) ***
    Moved 0, flipped 0 and cell swapped 0 of 633 clock instance(s) during refinement.
    The largest move was 0 microns for .
    ClockRefiner done. (took cpu=0:00:03.6 real=0:00:01.3)
    Set dirty flag on 1 insts, 2 nets
  PostConditioning done.
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 29340 (unrouted=20983, trialRouted=8357, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=20981, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.9 real=0:00:00.2)
  Clock DAG stats after post-conditioning:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
    wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
    hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.009ns min=0.022ns max=0.057ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD5BWP16P90: 5 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
  Skew group summary after post-conditioning:
    skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:05.2 real=0:00:02.1)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------------------------------------
  Cell type                     Count    Area      Capacitance
  ------------------------------------------------------------
  Buffers                        11       5.910       0.015
  Inverters                       0       0.000       0.000
  Integrated Clock Gates          5       6.221       0.009
  Non-Integrated Clock Gates      0       0.000       0.000
  Clock Logic                     0       0.000       0.000
  All                            16      12.131       0.024
  ------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      232.176
  Leaf      1150.323
  Total     1382.499
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       169.830
  Leaf        510.324
  Total       680.154
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.024    0.033    0.057
  Leaf     0.319    0.169    0.488
  Total    0.343    0.202    0.545
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   618     0.319     0.001       0.001      0.000    0.020
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.059       4       0.035       0.012      0.020    0.050    {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}         -
  Leaf        0.059      13       0.050       0.009      0.022    0.057    {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------------
  Name               Type      Inst     Inst Area 
                               Count    (um^2)
  ------------------------------------------------
  CKBD10BWP16P90     buffer      1        0.829
  BUFFD8BWP16P90     buffer      4        2.696
  CKBD6BWP16P90      buffer      2        1.037
  CKBD5BWP16P90      buffer      2        0.933
  BUFFD0BWP16P90     buffer      2        0.415
  CKLNQD5BWP16P90    icg         5        6.221
  ------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  ss_0p72_m40c_dc:setup.late    clk/functional    0.129     0.145     0.016       0.046         0.017           0.009           0.139        0.003     100% {0.129, 0.145}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                   Skew Group        Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  ss_0p72_m40c_dc:setup.late    clk/functional    0.129     0.145     0.016       0.046         0.017           0.009           0.139        0.003     100% {0.129, 0.145}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=2957.77)
Total number of fetched objects 8484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 8484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 8484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3296.32 CPU=0:00:01.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3296.32 CPU=0:00:03.1 REAL=0:00:00.0)
	Clock: clk, View: ff_0p88_0c, Ideal Latency: 0, Propagated Latency: 0.0657417
	 Executing: set_clock_latency -source -early -max -rise -0.0657417 [get_pins clk]
	Clock: clk, View: ff_0p88_0c, Ideal Latency: 0, Propagated Latency: 0.0657417
	 Executing: set_clock_latency -source -late -max -rise -0.0657417 [get_pins clk]
	Clock: clk, View: ff_0p88_0c, Ideal Latency: 0, Propagated Latency: 0.0675252
	 Executing: set_clock_latency -source -early -max -fall -0.0675252 [get_pins clk]
	Clock: clk, View: ff_0p88_0c, Ideal Latency: 0, Propagated Latency: 0.0675252
	 Executing: set_clock_latency -source -late -max -fall -0.0675252 [get_pins clk]
	Clock: clk, View: ss_0p72_m40c, Ideal Latency: 0, Propagated Latency: 0.134623
	 Executing: set_clock_latency -source -early -max -rise -0.134623 [get_pins clk]
	Clock: clk, View: ss_0p72_m40c, Ideal Latency: 0, Propagated Latency: 0.134623
	 Executing: set_clock_latency -source -late -max -rise -0.134623 [get_pins clk]
	Clock: clk, View: ss_0p72_m40c, Ideal Latency: 0, Propagated Latency: 0.133913
	 Executing: set_clock_latency -source -early -max -fall -0.133913 [get_pins clk]
	Clock: clk, View: ss_0p72_m40c, Ideal Latency: 0, Propagated Latency: 0.133913
	 Executing: set_clock_latency -source -late -max -fall -0.133913 [get_pins clk]
	Clock: clk, View: ss_0p72_125c, Ideal Latency: 0, Propagated Latency: 0.116896
	 Executing: set_clock_latency -source -early -max -rise -0.116896 [get_pins clk]
	Clock: clk, View: ss_0p72_125c, Ideal Latency: 0, Propagated Latency: 0.116896
	 Executing: set_clock_latency -source -late -max -rise -0.116896 [get_pins clk]
	Clock: clk, View: ss_0p72_125c, Ideal Latency: 0, Propagated Latency: 0.118087
	 Executing: set_clock_latency -source -early -max -fall -0.118087 [get_pins clk]
	Clock: clk, View: ss_0p72_125c, Ideal Latency: 0, Propagated Latency: 0.118087
	 Executing: set_clock_latency -source -late -max -fall -0.118087 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:04.9 real=0:00:01.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
  cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
  cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
  sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
  wire capacitance : top=0.000pF, trunk=0.033pF, leaf=0.169pF, total=0.202pF
  wire lengths     : top=0.000um, trunk=232.176um, leaf=1150.323um, total=1382.499um
  hp wire lengths  : top=0.000um, trunk=169.830um, leaf=510.324um, total=680.154um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.059ns count=4 avg=0.035ns sd=0.012ns min=0.020ns max=0.050ns {2 <= 0.036ns, 1 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
  Leaf  : target=0.059ns count=13 avg=0.050ns sd=0.009ns min=0.022ns max=0.057ns {1 <= 0.036ns, 1 <= 0.047ns, 3 <= 0.053ns, 6 <= 0.056ns, 2 <= 0.059ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
   ICGs: CKLNQD5BWP16P90: 5 
Primary reporting skew groups after update timingGraph:
  skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
Skew group summary after update timingGraph:
  skew_group clk/functional: insertion delay [min=0.129, max=0.145, avg=0.139, sd=0.003], skew [0.016 vs 0.046], 100% {0.129, 0.145} (wid=0.021 ws=0.017) (gid=0.130 gs=0.013)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.0 real=0:00:01.6)
Runtime done. (took cpu=0:03:21 real=0:00:48.4)
Runtime Summary
===============
Clock Runtime:  (28%) Core CTS          13.77 (Init 5.67, Construction 3.12, Implementation 2.00, eGRPC 1.22, PostConditioning 0.79, Other 0.96)
Clock Runtime:  (66%) CTS services      32.20 (RefinePlace 4.80, EarlyGlobalClock 1.14, NanoRoute 25.89, ExtractRC 0.37)
Clock Runtime:   (4%) Other CTS          2.35 (Init 0.47, CongRepair 0.42, TimingUpdate 1.45)
Clock Runtime: (100%) Total             48.31

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-2041           1  Found %d fixed insts that could not be c...
WARNING   IMPCCOPT-1041        1  The source_output_max_trans is set for %...
WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 0 error(s)

#% End ccopt_design (date=08/09 11:26:36, total cpu=0:03:21, real=0:00:49.0, peak res=2496.4M, current mem=1961.4M)
# saveDesign cts.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 11:26:36, mem=1961.4M)
% Begin Save ccopt configuration ... (date=08/09 11:26:36, mem=1961.4M)
% End Save ccopt configuration ... (date=08/09 11:26:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1962.4M, current mem=1962.4M)
% Begin Save netlist data ... (date=08/09 11:26:36, mem=1962.4M)
Writing Binary DB to cts.enc.dat/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 11:26:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1962.4M, current mem=1961.3M)
Writing Netlist "cts.enc.dat/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 11:26:36, mem=1961.8M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 11:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.8M, current mem=1961.8M)
% Begin Save clock tree data ... (date=08/09 11:26:36, mem=1961.9M)
% End Save clock tree data ... (date=08/09 11:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1961.9M, current mem=1961.9M)
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 6 markers are saved ...
... 6 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'cts.enc.dat/Tile_PE.def.gz', current time is Fri Aug  9 11:26:37 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'cts.enc.dat/Tile_PE.def.gz' is written, current time is Fri Aug  9 11:26:37 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat/Tile_PE.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file cts.enc.dat/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2540.7M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2540.7M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2524.6M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat/Tile_PE.apa ...
#
Saving preRoute extracted patterns in file 'cts.enc.dat/Tile_PE.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 11:26:37, mem=1963.7M)
% End Save power constraints data ... (date=08/09 11:26:37, total cpu=0:00:00.0, real=0:00:01.0, peak res=1963.7M, current mem=1963.7M)
Generated self-contained design cts.enc.dat
#% End save design ... (date=08/09 11:26:39, total cpu=0:00:02.5, real=0:00:03.0, peak res=1963.7M, current mem=1960.8M)
*** Message Summary: 0 warning(s), 0 error(s)

# optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1960.8M, totSessionCpu=0:10:55 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'AON' (tag=1)
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default


**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2076.6M, totSessionCpu=0:10:58 **
**WARN: (IMPOPT-3315):	Common path pessimism removal is not enabled even though timing derates are applied.  This can cause optimization to see more pessimistic timing than expected.   To enable CCPR for both setup and hold use "setAnalysisMode -cppr both".
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false

Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2534.9M)

*** Enable all active views. ***
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:00 mem=2537.4M ***
**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 3 CPU and QThread 5 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (3 T). (MEM=2511.64)
Total number of fetched objects 8484
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2633.71 CPU=0:00:02.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2633.71 CPU=0:00:02.9 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:01.0 totSessionCpu=0:11:05 mem=2584.7M)
Done building cte setup timing graph (fixHold) cpu=0:00:04.1 real=0:00:01.0 totSessionCpu=0:11:05 mem=2584.7M ***
   ____________________________________________________________________
__/ message from Non-Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 5 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (5 T). (MEM=0)
Total number of fetched objects 8484
Total number of fetched objects 8484
Total number of fetched objects 8484
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.1 real=0:00:02.0 totSessionCpu=0:00:10.0 mem=0.0M)

Active hold views:
 ff_0p88_0c
  Dominating endpoints: 1240
  Dominating TNS: -51.696

 ss_0p72_125c
  Dominating endpoints: 100
  Dominating TNS: -11.293


Active hold views:
 ff_0p88_0c
  Dominating endpoints: 1240
  Dominating TNS: -51.696

 ss_0p72_125c
  Dominating endpoints: 100
  Dominating TNS: -11.293

Done building cte hold timing graph (fixHold) cpu=0:00:10.1 real=0:00:02.0 totSessionCpu=0:00:10.1 mem=0.0M ***
Done building hold timer [18334 node(s), 40601 edge(s), 2 view(s)] (fixHold) cpu=0:00:11.7 real=0:00:03.0 totSessionCpu=0:00:11.7 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:11.7/0:00:03.5 (3.3), mem = 0.0M
_______________________________________________________________________
Restoring Auto Hold Views:  ff_0p88_0c ss_0p72_125c
Restoring Hold Target Slack: 0

*Info: minBufDelay = 23.4 ps, libStdDelay = 8.7 ps, minBufSize = 829440 (4.0)
*Info: worst delay setup view: ss_0p72_m40c


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c
Hold  views included:
 ss_0p72_m40c ss_0p72_125c ff_0p88_0c

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.062  | -0.051  |   N/A   | -0.062  |
|           TNS (ns):| -1.733  | -0.741  |   N/A   | -0.992  |
|    Violating Paths:|   40    |   20    |   N/A   |   20    |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.166  | -0.049  |   N/A   | -0.166  |
|           TNS (ns):| -63.271 | -9.905  |   N/A   | -60.235 |
|    Violating Paths:|  1201   |   361   |   N/A   |  1165   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |     4 (146)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.877%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:11, mem = 2101.2M, totSessionCpu=0:11:19 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:18.8/0:04:58.2 (2.3), mem = 2562.7M
*info: Run optDesign holdfix with 8 threads.
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 17 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 17 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


*** Starting Core Fixing (fixHold) cpu=0:00:18.9 real=0:00:06.0 totSessionCpu=0:11:19 mem=2953.4M density=81.877% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.155|   -63.20|    1201|          0|       0(     0)|    81.88%|   0:00:00.0|  2983.9M|
|   1|  -0.155|   -63.20|    1201|          0|       0(     0)|    81.88%|   0:00:00.0|  3079.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.155|   -63.20|    1201|          0|       0(     0)|    81.88%|   0:00:00.0|  3079.3M|
|   1|  -0.155|   -51.09|    1129|        515|     261(    24)|    86.84%|   0:00:04.0|  3324.2M|
|   2|  -0.155|   -43.84|    1012|        371|       7(     1)|    89.78%|   0:00:02.0|  3351.3M|
|   3|  -0.155|   -36.23|     981|        365|      30(     0)|    91.87%|   0:00:03.0|  3351.3M|
|   4|  -0.155|   -34.50|     934|        144|      30(     6)|    92.64%|   0:00:01.0|  3337.3M|
|   5|  -0.155|   -34.16|     926|         21|      45(     3)|    92.76%|   0:00:01.0|  3345.3M|
|   6|  -0.155|   -34.03|     918|          3|      21(    16)|    92.78%|   0:00:01.0|  3345.3M|
|   7|  -0.155|   -34.02|     918|          2|       1(     0)|    92.80%|   0:00:00.0|  3345.3M|
|   8|  -0.155|   -34.00|     918|          1|       0(     0)|    92.80%|   0:00:00.0|  3345.3M|
|   9|  -0.155|   -34.00|     917|          1|       0(     0)|    92.81%|   0:00:00.0|  3345.3M|
|  10|  -0.155|   -34.00|     917|          0|       0(     0)|    92.81%|   0:00:00.0|  3345.3M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 1423 cells added for Phase I
*info:    Total 395 instances resized for Phase I

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.155|   -34.00|     917|          0|       0(     0)|    92.81%|   0:00:00.0|  3389.9M|
|   1|  -0.155|   -33.92|     912|          6|       0(     0)|    92.85%|   0:00:01.0|  3389.9M|
|   2|  -0.155|   -33.88|     909|          4|       0(     0)|    92.88%|   0:00:00.0|  3389.9M|
|   3|  -0.155|   -33.84|     908|          1|       0(     0)|    92.88%|   0:00:01.0|  3389.9M|
|   4|  -0.155|   -33.84|     908|          0|       0(     0)|    92.88%|   0:00:00.0|  3389.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 11 cells added for Phase II

Phase IV ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+
|   0|  -0.155|   -33.84|     908|          0|       0(     0)|    92.88%|   0:00:00.0|  3389.9M|
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|   1|  -0.155|   -29.57|     859|        331|       0(     0)|    95.00%|   0:00:01.0|  3389.9M|
+----+--------+---------+--------+-----------+----------------+----------+------------+---------+

*info:    Total 331 cells added for Phase IV


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 2598 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is clock net.
*info:    38 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:  1275 net(s): Could not be fixed as the net is considered as IPO ignored by the process.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is clock net.
*info:    19 net(s): Could not be fixed because of no legal loc.
*info:    21 net(s): Could not be fixed because of DRV degradation.
*info:     8 net(s): Could not be fixed because of hold view DRV degradation.
*info:    25 net(s): Could not be fixed because of setup WNS degradation on specific instance.
*info:   693 net(s): Could not be fixed because of hold slack degradation.
*info:     8 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:01:33 real=0:00:22.0 totSessionCpu=0:12:34 mem=3389.9M density=95.003% ***

*info:
*info: Added a total of 1765 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          755 cells of type 'BUFFD0BWP16P90' used
*info:          439 cells of type 'BUFFD0P75BWP16P90' used
*info:            6 cells of type 'BUFFSKND0P75BWP16P90' used
*info:            2 cells of type 'BUFFSKND1BWP16P90' used
*info:            7 cells of type 'BUFFSKND2BWP16P90' used
*info:           23 cells of type 'BUFFSKPD0P75BWP16P90' used
*info:           80 cells of type 'BUFFSKPD1BWP16P90' used
*info:           41 cells of type 'BUFFSKPD2BWP16P90' used
*info:           33 cells of type 'BUFFSKPD3BWP16P90' used
*info:           20 cells of type 'BUFFSKPD4BWP16P90' used
*info:           18 cells of type 'CKBD1BWP16P90' used
*info:            1 cell  of type 'CKBD4BWP16P90' used
*info:          181 cells of type 'DEL025D1BWP16P90' used
*info:           70 cells of type 'DEL050D1BWP16P90' used
*info:           89 cells of type 'DEL075D1BWP16P90' used
*info:
*info: Total 395 instances resized
*info:       in which 50 FF resizing
*info:


*** Starting refinePlace (0:12:34 mem=3357.8M) ***
Total net bbox length = 1.157e+05 (4.736e+04 6.832e+04) (ext = 2.270e+04)
Move report: Detail placement moves 4491 insts, mean move: 0.80 um, max move: 30.31 um
	Max move on inst (SB_ID0_5TRACKS_B16_PE/MUX_SB_T1_EAST_SB_OUT_B16/mux_aoi_4_16_inst0/FE_PHC1045_O_int0_4): (22.77, 51.26) --> (43.29, 61.06)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 3389.9MB
Summary Report:
Instances move: 4491 (out of 9496 movable)
Instances flipped: 164
Mean displacement: 0.80 um
Max displacement: 30.31 um (Instance: SB_ID0_5TRACKS_B16_PE/MUX_SB_T1_EAST_SB_OUT_B16/mux_aoi_4_16_inst0/FE_PHC1045_O_int0_4) (22.77, 51.264) -> (43.29, 61.056)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD0BWP16P90
Total net bbox length = 1.189e+05 (4.928e+04 6.963e+04) (ext = 2.272e+04)
Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 3389.9MB
*** Finished refinePlace (0:12:38 mem=3389.9M) ***
*** maximum move = 30.31 um ***
*** Finished re-routing un-routed nets (3325.8M) ***


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=3389.9M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:38 real=0:00:25.0 totSessionCpu=0:12:38 mem=3389.9M density=95.003%) ***
*** HoldOpt [finish] : cpu/real = 0:01:19.7/0:00:19.1 (4.2), totSession cpu/real = 0:12:38.5/0:05:17.3 (2.4), mem = 3178.9M
**INFO: total 2091 insts, 0 nets marked don't touch
**INFO: total 2091 insts, 0 nets marked don't touch DB property
**INFO: total 2091 insts, 0 nets unmarked don't touch


*** Steiner Routed Nets: 27.320%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: -0.052 -> -0.090 (bump = 0.038)
GigaOpt: WNS bump threshold: 0.00435
Begin: GigaOpt postEco optimization
GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 8  -NDROptEffortAuto -nativePathGroupFlow 
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
Info: 17 nets with fixed/cover wires excluded.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 17 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:39.6/0:05:18.4 (2.4), mem = 2701.4M

*info: 1527 don't touch nets excluded
*info: 17 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 4 special nets excluded.
*info: 6373 no-driver nets excluded.
*info: 17 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.127 TNS Slack -11.346 Density 95.00
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.127 TNS -9.664; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.086 TNS -1.682; HEPG WNS -0.086 TNS -1.682; all paths WNS -0.127 TNS -11.346
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.086|   -0.127|  -1.682|  -11.346|    95.00%|   0:00:00.0| 2973.4M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T1_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[3]/D                                          |
|  -0.058|   -0.083|  -0.916|   -5.752|    95.01%|   0:00:01.0| 3344.3M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.053|   -0.075|  -0.841|   -5.427|    95.02%|   0:00:00.0| 3345.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.046|   -0.079|  -0.816|   -4.924|    95.03%|   0:00:01.0| 3345.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.042|   -0.074|  -0.711|   -4.589|    95.04%|   0:00:00.0| 3345.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.038|   -0.073|  -0.626|   -4.263|    95.07%|   0:00:01.0| 3370.0M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.039|   -0.074|  -0.645|   -4.214|    95.11%|   0:00:02.0| 3371.5M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:27.0 real=0:00:05.0 mem=3371.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.074|   -0.074|  -3.569|   -4.214|    95.11%|   0:00:00.0| 3371.5M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.067|   -0.067|  -3.236|   -3.856|    95.12%|   0:00:02.0| 3390.6M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.7 real=0:00:02.0 mem=3390.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:39.8 real=0:00:07.0 mem=3390.6M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.067 TNS -3.236; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.038 TNS -0.620; HEPG WNS -0.038 TNS -0.620; all paths WNS -0.067 TNS -3.856
** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -3.856 Density 95.12

*** Starting refinePlace (0:13:29 mem=3358.6M) ***
Total net bbox length = 1.188e+05 (4.925e+04 6.959e+04) (ext = 2.272e+04)
Move report: Detail placement moves 4 insts, mean move: 0.62 um, max move: 1.15 um
	Max move on inst (CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/inst_8_10): (28.17, 46.08) --> (28.17, 44.93)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 3390.6MB
Summary Report:
Instances move: 4 (out of 9493 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 1.15 um (Instance: CB_data0/CB_data0/mux_aoi_const_20_16_inst0/u_mux_logic/inst_8_10) (28.17, 46.08) -> (28.17, 44.928)
	Length: 9 sites, height: 1 rows, site name: core, cell type: AO22D1BWP16P90
Total net bbox length = 1.188e+05 (4.925e+04 6.960e+04) (ext = 2.272e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 3390.6MB
*** Finished refinePlace (0:13:32 mem=3390.6M) ***
*** maximum move = 1.15 um ***
*** Finished re-routing un-routed nets (3326.6M) ***


*** Finish Physical Update (cpu=0:00:04.0 real=0:00:02.0 mem=3390.6M) ***
** GigaOpt Optimizer WNS Slack -0.067 TNS Slack -3.856 Density 95.12
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 17 constrained nets 
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:44.2 real=0:00:10.0 mem=3390.6M) ***

*** SetupOpt [finish] : cpu/real = 0:00:53.3/0:00:18.3 (2.9), totSession cpu/real = 0:13:32.9/0:05:36.6 (2.4), mem = 3118.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.052 -> -0.041 (bump = -0.011)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 27.437%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt: WNS changes after postEco optimization: -0.052 -> -0.041 (bump = -0.011, threshold = 0.00435)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 ss_0p72_m40c
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] #Routing Blockages  : 24
[NR-eGR] #Instance Blockages : 7444
[NR-eGR] #PG Blockages       : 9701
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2723
[NR-eGR] Read numTotalNets=10136  numIgnoredNets=17
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10119 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10119 net(s) in layer range [2, 7]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.18% H + 8.93% V. EstWL: 1.259856e+05um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.62% H + 5.25% V
[NR-eGR] Overflow after earlyGlobalRoute 0.72% H + 6.88% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.60 sec, Real: 0.26 sec, Curr Mem: 3118.62 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         17.00 |         53.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 17.00, normalized total congestion hotspot area = 53.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    13.82    43.78    23.04    62.21 |       17.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    23.04    27.65    27.65    50.69 |       11.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    13.82    27.65    16.13    43.78 |        7.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |     2.30    50.69     4.61    66.82 |        7.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    13.82    64.51    16.13    71.42 |        3.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:39, real = 0:00:49, mem = 2064.9M, totSessionCpu=0:13:34 **
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.

**INFO: Starting Non-Blocking QThread
**INFO: Distributing 8 CPU to Master 2 CPU and QThread 6 CPU
Multi-CPU acceleration using 2 CPU(s).
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (2 T). (MEM=2613.5)
Total number of fetched objects 10246
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2709.01 CPU=0:00:02.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2709.01 CPU=0:00:02.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:02.0 totSessionCpu=0:13:38 mem=2670.0M)
   ____________________________________________________________________
__/ message from Non-Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 6 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=0)
Total number of fetched objects 10246
Total number of fetched objects 10246
End delay calculation. (MEM=0 CPU=0:00:05.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:06.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:07.3 real=0:00:02.0 totSessionCpu=0:00:19.1 mem=0.0M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:08.3/0:00:02.1 (3.9), mem = 0.0M
_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 
Hold  views included:
 ss_0p72_125c ff_0p88_0c

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.071  | -0.038  |   N/A   | -0.071  |
|           TNS (ns):| -3.811  | -0.609  |   N/A   | -3.202  |
|    Violating Paths:|   158   |   21    |   N/A   |   137   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.155  | -0.049  |   N/A   | -0.155  |
|           TNS (ns):| -29.189 | -4.525  |   N/A   | -26.929 |
|    Violating Paths:|   859   |   116   |   N/A   |   822   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      5 (26)      |   -0.011   |     9 (172)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.118%
Routing Overflow: 0.72% H and 6.88% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:51, real = 0:00:54, mem = 2122.2M, totSessionCpu=0:13:46 **
*** Finished optDesign ***
**WARN: (IMPOPT-3315):	Common path pessimism removal is not enabled even though timing derates are applied.  This can cause optimization to see more pessimistic timing than expected.   To enable CCPR for both setup and hold use "setAnalysisMode -cppr both".
Info: Destroy the CCOpt slew target map.
# saveDesign postcts.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 11:27:33, mem=2050.4M)
% Begin Save ccopt configuration ... (date=08/09 11:27:33, mem=2050.4M)
% End Save ccopt configuration ... (date=08/09 11:27:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2051.2M, current mem=2051.2M)
% Begin Save netlist data ... (date=08/09 11:27:33, mem=2051.2M)
Writing Binary DB to postcts.enc.dat/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 11:27:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=2053.1M, current mem=2053.1M)
Writing Netlist "postcts.enc.dat/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postcts.enc.dat/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 11:27:33, mem=2053.9M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 11:27:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2053.9M, current mem=2053.9M)
% Begin Save clock tree data ... (date=08/09 11:27:33, mem=2054.1M)
% End Save clock tree data ... (date=08/09 11:27:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2054.1M, current mem=2054.1M)
Saving preference file postcts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 6 markers are saved ...
... 6 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'postcts.enc.dat/Tile_PE.def.gz', current time is Fri Aug  9 11:27:34 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 58620 169984 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 69666 168768 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 58620 168704 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 57900 168704 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 62580 169984 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 69666 168768 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 58620 169984 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 69666 168768 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 69666 169984 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 58620 168704 ) on net 'FE_PHN2144_config_config_data_11' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 39066 142272 ) on net 'SB_ID0_5TRACKS_B16_PE/SB_T3_SOUTH_SB_OUT_B16_sel/FE_PHN2143_n_4' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M2' at ( 36240 142336 ) on net 'SB_ID0_5TRACKS_B16_PE/SB_T3_SOUTH_SB_OUT_B16_sel/FE_PHN2143_n_4' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 39066 142272 ) on net 'SB_ID0_5TRACKS_B16_PE/SB_T3_SOUTH_SB_OUT_B16_sel/FE_PHN2143_n_4' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA1_PH' at ( 39066 142272 ) on net 'SB_ID0_5TRACKS_B16_PE/SB_T3_SOUTH_SB_OUT_B16_sel/FE_PHN2143_n_4' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 39066 142336 ) on net 'SB_ID0_5TRACKS_B16_PE/SB_T3_SOUTH_SB_OUT_B16_sel/FE_PHN2143_n_4' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M3' at ( 59586 143488 ) on net 'FE_PHN2142_config_config_data_5' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Route on layer 'M4' at ( 41310 143488 ) on net 'FE_PHN2142_config_config_data_5' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 59586 169920 ) on net 'FE_PHN2142_config_config_data_5' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA3_PH' at ( 41310 143488 ) on net 'FE_PHN2142_config_config_data_5' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (IMPDF-1012):	Via 'NR_VIA2_PV' at ( 41310 143488 ) on net 'FE_PHN2142_config_config_data_5' has been found with unknown routing status so it is ignored.
Type 'man IMPDF-1012' for more detail.
**WARN: (EMS-27):	Message (IMPDF-1012) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
DEF file 'postcts.enc.dat/Tile_PE.def.gz' is written, current time is Fri Aug  9 11:27:34 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file postcts.enc.dat/Tile_PE.pg.gz
Saving property file postcts.enc.dat/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2675.2M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=2675.2M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2659.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file postcts.enc.dat/Tile_PE.apa ...
#
Saving rc congestion map postcts.enc.dat/Tile_PE.congmap.gz ...
Saving preRoute extracted patterns in file 'postcts.enc.dat/Tile_PE.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 11:27:35, mem=2054.7M)
% End Save power constraints data ... (date=08/09 11:27:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=2054.7M, current mem=2054.7M)
Generated self-contained design postcts.enc.dat
#% End save design ... (date=08/09 11:27:36, total cpu=0:00:02.5, real=0:00:03.0, peak res=2054.7M, current mem=2052.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDF-1012       22867  %s at ( %d %d ) on net '%s' has been fou...
*** Message Summary: 22867 warning(s), 0 error(s)

# routeDesign
#% Begin routeDesign (date=08/09 11:27:36, mem=2052.1M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2052.16 (MB), peak = 2501.80 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

Begin checking placement ... (start mem=2621.1M, init mem=2685.6M)
*info: Placed = 11379          (Fixed = 1886)
*info: Unplaced = 0           
Placement Density:95.12%(3884/4084)
Placement Density (including fixed std cells):96.10%(4917/5117)
PowerDomain Density <AON>:74.42%(102/137)
PowerDomain Density <TOP>:91.26%(3602/3947)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2621.1M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (17) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2621.1M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]
#ROUTE-DESIGN-CMD: N3-process: 0 [db_process_node=]
#Start route 17 clock and analog nets...
% Begin globalDetailRoute (date=08/09 11:27:36, mem=2050.2M)

globalDetailRoute

#setNanoRouteMode -dbViaWeight "*_P* -1 "
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteOnGridOnly "wire 4:7 via 3:6"
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "false"
#setNanoRouteMode -routeBottomRoutingLayer 2
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut false
#setNanoRouteMode -routeTopRoutingLayer 7
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Aug  9 11:27:36 2019
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=16493
#need_extraction net=16493 (total=16510)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Fri Aug  9 11:27:37 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 10137 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6353 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:30, elapsed time = 00:00:05, memory = 2110.16 (MB), peak = 2501.80 (MB)
#Merging special wires: starts on Fri Aug  9 11:27:42 2019 with memory = 2110.31 (MB), peak = 2501.80 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.1 GB, peak:2.4 GB --1.20 [8]--
#Start instance access analysis using 8 threads...
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#18 out of 11380(0.16%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#2 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.62 (MB)
#Total memory = 2114.93 (MB)
#Peak memory = 2501.80 (MB)
#
#Finished routing data preparation on Fri Aug  9 11:27:43 2019
#
#Cpu time = 00:00:31
#Elapsed time = 00:00:06
#Increased memory = 58.26 (MB)
#Total memory = 2114.93 (MB)
#Peak memory = 2501.80 (MB)
#
#
#Start global routing on Fri Aug  9 11:27:43 2019
#
#
#Start global routing initialization on Fri Aug  9 11:27:43 2019
#
#Number of eco nets is 12
#
#Start global routing data preparation on Fri Aug  9 11:27:43 2019
#
#Start routing resource analysis on Fri Aug  9 11:27:43 2019
#
#Routing resource analysis is done on Fri Aug  9 11:27:43 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         648          24        4756    99.16%
#  M2             H        1282          34        4756     6.33%
#  M3             V         833          30        4756     5.80%
#  M4             H        1041          28        4756     6.58%
#  M5             V         720          28        4756    12.30%
#  M6             H        1041          28        4756     6.58%
#  M7             V         404         344        4756    17.58%
#  M8             H          12          70        4756    86.12%
#  M9             V          15          42        4756    74.35%
#  --------------------------------------------------------------
#  Total                   5996      24.84%       42804    34.98%
#
#  17 nets (0.10%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 11:27:43 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.21 (MB), peak = 2501.80 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 11:27:43 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.21 (MB), peak = 2501.80 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.27 (MB), peak = 2501.80 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.27 (MB), peak = 2501.80 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6372 (skipped).
#Total number of nets with skipped attribute = 10121 (skipped).
#Total number of routable nets = 17.
#Total number of nets in the design = 16510.
#
#12 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#10121 skipped nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 12               0  
#------------------------------------------------
#        Total                 12               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 17            1           10120  
#-------------------------------------------------------------
#        Total                 17            1           10120  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1397 um.
#Total half perimeter of net bounding box = 743 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 19 um.
#Total wire length on LAYER M3 = 750 um.
#Total wire length on LAYER M4 = 516 um.
#Total wire length on LAYER M5 = 112 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1677
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1670 ( 99.6%)
#Up-Via Summary (total 1677):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               361 (100.0%)         0 (  0.0%)        361
# M2               610 ( 98.9%)         7 (  1.1%)        617
# M3               637 (100.0%)         0 (  0.0%)        637
# M4                62 (100.0%)         0 (  0.0%)         62
#-----------------------------------------------------------
#                 1670 ( 99.6%)         7 (  0.4%)       1677 
#
#Total number of involved priority nets 12
#Maximum src to sink distance for priority net 56.6
#Average of max src_to_sink distance for priority net 34.7
#Average of ave src_to_sink distance for priority net 20.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.79 (MB)
#Total memory = 2123.71 (MB)
#Peak memory = 2501.80 (MB)
#
#Finished global routing on Fri Aug  9 11:27:43 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2119.00 (MB), peak = 2501.80 (MB)
#Start Track Assignment.
#Done with 17 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1434 um.
#Total half perimeter of net bounding box = 743 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER M3 = 773 um.
#Total wire length on LAYER M4 = 528 um.
#Total wire length on LAYER M5 = 112 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1677
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1670 ( 99.6%)
#Up-Via Summary (total 1677):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               361 (100.0%)         0 (  0.0%)        361
# M2               610 ( 98.9%)         7 (  1.1%)        617
# M3               637 (100.0%)         0 (  0.0%)        637
# M4                62 (100.0%)         0 (  0.0%)         62
#-----------------------------------------------------------
#                 1670 ( 99.6%)         7 (  0.4%)       1677 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2129.59 (MB), peak = 2501.80 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:32
#Elapsed time = 00:00:07
#Increased memory = 73.11 (MB)
#Total memory = 2129.78 (MB)
#Peak memory = 2501.80 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 17.1% of the total area was rechecked for DRC, and 40.7% required routing.
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#5786 out of 11379 instances (50.8%) need to be verified(marked ipoed), dirty area = 77.4%.
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:14, elapsed time = 00:00:03, memory = 2548.23 (MB), peak = 2555.48 (MB)
#start 1st optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2552.03 (MB), peak = 2555.48 (MB)
#start 2nd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2553.78 (MB), peak = 2555.48 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2553.78 (MB), peak = 2555.48 (MB)
#start 4th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.10 (MB), peak = 2556.10 (MB)
#start 5th optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	          Short   Totals
#	M1            0        0
#	M2            0        0
#	M3            2        2
#	M4            2        2
#	M5            2        2
#	Totals        6        6
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.34 (MB), peak = 2556.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 1400 um.
#Total half perimeter of net bounding box = 743 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 52 um.
#Total wire length on LAYER M3 = 802 um.
#Total wire length on LAYER M4 = 498 um.
#Total wire length on LAYER M5 = 48 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 1669
#Total number of multi-cut vias = 7 (  0.4%)
#Total number of single cut vias = 1662 ( 99.6%)
#Up-Via Summary (total 1669):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               380 (100.0%)         0 (  0.0%)        380
# M2               634 ( 98.9%)         7 (  1.1%)        641
# M3               625 (100.0%)         0 (  0.0%)        625
# M4                23 (100.0%)         0 (  0.0%)         23
#-----------------------------------------------------------
#                 1662 ( 99.6%)         7 (  0.4%)       1669 
#
#Total number of DRC violations = 6
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 2
#Total number of violations on LAYER M4 = 2
#Total number of violations on LAYER M5 = 2
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 00:00:16
#Elapsed time = 00:00:04
#Increased memory = 5.12 (MB)
#Total memory = 2134.90 (MB)
#Peak memory = 2557.18 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:04
#Increased memory = 5.12 (MB)
#Total memory = 2134.90 (MB)
#Peak memory = 2557.18 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:48
#Elapsed time = 00:00:11
#Increased memory = 21.38 (MB)
#Total memory = 2071.53 (MB)
#Peak memory = 2557.18 (MB)
#Number of warnings = 6
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 11:27:47 2019
#
% End globalDetailRoute (date=08/09 11:27:47, total cpu=0:00:48.5, real=0:00:11.0, peak res=2557.2M, current mem=2008.4M)
% Begin globalDetailRoute (date=08/09 11:27:47, mem=2008.4M)

globalDetailRoute

#setNanoRouteMode -dbViaWeight "*_P* -1 "
#setNanoRouteMode -drouteOnGridOnly "wire 4:7 via 3:6"
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "false"
#setNanoRouteMode -routeBottomRoutingLayer 2
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut false
#setNanoRouteMode -routeTopRoutingLayer 7
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Aug  9 11:27:48 2019
#
#num needed restored net=0
#need_extraction net=0 (total=16510)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Fri Aug  9 11:27:48 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 10137 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6353 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.24 (MB), peak = 2557.18 (MB)
#Merging special wires: starts on Fri Aug  9 11:27:48 2019 with memory = 2049.27 (MB), peak = 2557.18 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.0 GB, peak:2.5 GB --1.05 [8]--
#
#Connectivity extraction summary:
#17 routed net(s) are imported.
#10121 (61.30%) nets are without wires.
#6372 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 16510.
#
#Start instance access analysis using 8 threads...
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#18 out of 11380(0.16%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#2 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.13 (MB)
#Total memory = 2052.65 (MB)
#Peak memory = 2557.18 (MB)
#
#Finished routing data preparation on Fri Aug  9 11:27:49 2019
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 39.21 (MB)
#Total memory = 2052.65 (MB)
#Peak memory = 2557.18 (MB)
#
#
#Start global routing on Fri Aug  9 11:27:49 2019
#
#
#Start global routing initialization on Fri Aug  9 11:27:49 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Aug  9 11:27:49 2019
#
#Start routing resource analysis on Fri Aug  9 11:27:49 2019
#
#Routing resource analysis is done on Fri Aug  9 11:27:49 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         648          24        4756    99.16%
#  M2             H        1282          34        4756     6.33%
#  M3             V         833          30        4756     5.80%
#  M4             H        1041          28        4756     6.58%
#  M5             V         720          28        4756    12.30%
#  M6             H        1041          28        4756     6.58%
#  M7             V         404         344        4756    17.58%
#  M8             H          12          70        4756    86.12%
#  M9             V          15          42        4756    74.35%
#  --------------------------------------------------------------
#  Total                   5996      24.84%       42804    34.98%
#
#  17 nets (0.10%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 11:27:49 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.92 (MB), peak = 2557.18 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 11:27:49 2019
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.92 (MB), peak = 2557.18 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:55, elapsed time = 00:00:55, memory = 2094.79 (MB), peak = 2557.18 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 2096.70 (MB), peak = 2557.18 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6372 (skipped).
#Total number of routable nets = 10138.
#Total number of nets in the design = 16510.
#
#10121 routable nets have only global wires.
#17 routable nets have only detail routed wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default            1           10120  
#------------------------------------------
#        Total            1           10120  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 17            1           10120  
#-------------------------------------------------------------
#        Total                 17            1           10120  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)   OverCon
#  ------------------------------------------------------------
#  M2          190(4.19%)     53(1.17%)     12(0.26%)   (5.62%)
#  M3          458(10.2%)     45(1.00%)      8(0.18%)   (11.4%)
#  M4           88(1.94%)     16(0.35%)      3(0.07%)   (2.36%)
#  M5           63(1.41%)      4(0.09%)      0(0.00%)   (1.50%)
#  M6           70(1.54%)     14(0.31%)      6(0.13%)   (1.99%)
#  M7           13(0.33%)      0(0.00%)      0(0.00%)   (0.33%)
#  ------------------------------------------------------------
#     Total    882(3.33%)    132(0.50%)     29(0.11%)   (3.94%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
#  Overflow after GR: 1.71% H + 2.23% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         17.00 |         53.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 17.00, normalized total congestion hotspot area = 53.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    13.82    43.78    23.04    62.21 |       17.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    23.04    27.65    27.65    50.69 |       11.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    13.82    27.65    16.13    43.78 |        7.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |     2.30    50.69     4.61    66.82 |        7.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    13.82    64.51    16.13    71.42 |        3.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M2(H)   |         65.00 |         77.00 |
[hotspot] |    M3(V)   |         79.00 |        171.00 |
[hotspot] |    M4(H)   |         46.00 |         56.00 |
[hotspot] |    M5(V)   |         30.00 |        108.00 |
[hotspot] |    M6(H)   |         46.00 |         59.00 |
[hotspot] |    M7(V)   |         15.00 |         78.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M3)    79.00 | (M3)   171.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |        101.00 |        233.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 101.00/233.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    -0.12    -0.12    60.60    86.52 |      233.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |    -0.12    27.53    27.53    71.30 |       89.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |    34.44    25.22    48.26    45.96 |       25.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    20.62    27.53    27.53    41.35 |        9.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    -0.12    45.96     6.79    52.87 |        6.00   |
[hotspot] +-----+-------------------------------------+---------------+
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 143106 um.
#Total half perimeter of net bounding box = 123006 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 17571 um.
#Total wire length on LAYER M3 = 24392 um.
#Total wire length on LAYER M4 = 25161 um.
#Total wire length on LAYER M5 = 26915 um.
#Total wire length on LAYER M6 = 26273 um.
#Total wire length on LAYER M7 = 22794 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 79323
#Total number of multi-cut vias = 7 (  0.0%)
#Total number of single cut vias = 79316 (100.0%)
#Up-Via Summary (total 79323):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             26230 (100.0%)         0 (  0.0%)      26230
# M2             24156 (100.0%)         7 (  0.0%)      24163
# M3             13003 (100.0%)         0 (  0.0%)      13003
# M4              7889 (100.0%)         0 (  0.0%)       7889
# M5              4916 (100.0%)         0 (  0.0%)       4916
# M6              3122 (100.0%)         0 (  0.0%)       3122
#-----------------------------------------------------------
#                79316 (100.0%)         7 (  0.0%)      79323 
#
#Max overcon = 6 tracks.
#Total overcon = 3.94%.
#Worst layer Gcell overcon rate = 11.41%.
#
#Global routing statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:01:11
#Increased memory = 50.55 (MB)
#Total memory = 2103.20 (MB)
#Peak memory = 2557.18 (MB)
#
#Finished global routing on Fri Aug  9 11:29:00 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2077.79 (MB), peak = 2557.18 (MB)
#Start Track Assignment.
#Done with 23687 horizontal wires in 1 hboxes and 19834 vertical wires in 1 hboxes.
#Done with 8230 horizontal wires in 1 hboxes and 3676 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         17232.77 	  0.90%  	  0.00% 	  0.16%
# M3         23463.95 	  0.78%  	  0.00% 	  0.56%
# M4         24382.80 	  0.91%  	  0.00% 	  0.59%
# M5         26885.53 	  0.61%  	  0.00% 	  0.48%
# M6         26198.97 	  1.02%  	  0.00% 	  0.43%
# M7         22786.31 	  0.25%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      140950.32  	  0.74% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 144576 um.
#Total half perimeter of net bounding box = 123006 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18822 um.
#Total wire length on LAYER M3 = 24203 um.
#Total wire length on LAYER M4 = 25366 um.
#Total wire length on LAYER M5 = 27038 um.
#Total wire length on LAYER M6 = 26306 um.
#Total wire length on LAYER M7 = 22841 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 79323
#Total number of multi-cut vias = 7 (  0.0%)
#Total number of single cut vias = 79316 (100.0%)
#Up-Via Summary (total 79323):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             26230 (100.0%)         0 (  0.0%)      26230
# M2             24156 (100.0%)         7 (  0.0%)      24163
# M3             13003 (100.0%)         0 (  0.0%)      13003
# M4              7889 (100.0%)         0 (  0.0%)       7889
# M5              4916 (100.0%)         0 (  0.0%)       4916
# M6              3122 (100.0%)         0 (  0.0%)       3122
#-----------------------------------------------------------
#                79316 (100.0%)         7 (  0.0%)      79323 
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2096.08 (MB), peak = 2557.18 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:19
#Increased memory = 83.09 (MB)
#Total memory = 2096.53 (MB)
#Peak memory = 2557.18 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 3797
#
#    By Layer and Type :
#	         EOLSpc    Short    Color   CutSpc      Mar    SLTbl   Others   Totals
#	M1            0        0        0        6        0        0       25       31
#	M2           73      112      109      185        0        0       61      540
#	M3           99      318      108       91        3        0      116      735
#	M4           49      506        0        5       84      109      158      911
#	M5           39      813        0        5       49       40      126     1072
#	M6           11      395        0        3        5       11       58      483
#	M7            3       19        0        0        0        0        3       25
#	Totals      274     2163      217      295      141      160      547     3797
#cpu time = 00:08:00, elapsed time = 00:02:33, memory = 2785.36 (MB), peak = 4588.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 2683
#
#    By Layer and Type :
#	         EOLSpc    Short   CutSpc      Mar   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        1        0        0        0       14       15
#	M2           13        9       27        4        0        0       27       80
#	M3           20      278        8        3        0        0       41      350
#	M4           10      454        5       85       19       89       32      694
#	M5           15      809       35       58       49       24       51     1041
#	M6            5      422        0        2       25       20       23      497
#	M7            1        4        0        0        0        0        1        6
#	Totals       64     1976       76      152       93      133      189     2683
#cpu time = 00:04:24, elapsed time = 00:00:44, memory = 2954.24 (MB), peak = 4588.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2489
#
#    By Layer and Type :
#	         EOLSpc    Short   CutSpc      Mar   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        6        7
#	M2            6       11        4        3        0        0       17       41
#	M3            6      278        3        3        0        0       19      309
#	M4            9      456        6       92        8       96       15      682
#	M5            8      800       22       55       33       27       29      974
#	M6            3      412        0        3       17       15       18      468
#	M7            0        6        0        0        1        1        0        8
#	Totals       32     1964       35      156       59      139      104     2489
#cpu time = 00:02:07, elapsed time = 00:00:24, memory = 2792.01 (MB), peak = 4588.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2414
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        3        0        0        1        5
#	M2            8        3        3        2        0        0        4       20
#	M3          279        0        2        2        0        0       20      303
#	M4          457        5       75        2        7       79       16      641
#	M5          785       27       60       18       33       30       13      966
#	M6          417        0        0        9       15       18       16      475
#	M7            3        0        0        0        0        0        1        4
#	Totals     1950       35      140       36       55      127       71     2414
#cpu time = 00:01:33, elapsed time = 00:00:17, memory = 2663.01 (MB), peak = 4588.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 2364
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        3        4
#	M2            2        4        1        2        0        0        5       14
#	M3            0      278        4        0        0        0        8      290
#	M4            0      446       15       61        4       61        4      591
#	M5           15      821       22       56       30       30       11      985
#	M6            5      449        0        1        9        1        6      471
#	M7            0        8        0        0        0        1        0        9
#	Totals       22     2007       42      120       43       93       37     2364
#cpu time = 00:01:28, elapsed time = 00:00:12, memory = 2647.19 (MB), peak = 4588.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 2558
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            7        3        2        2        0        0        3       17
#	M3          278        2        2        2        0        0       17      301
#	M4          471        4      109        2        4      113        8      711
#	M5          816       25       84       19       25       41        8     1018
#	M6          450        0        0        9       20       18        5      502
#	M7            1        0        0        0        0        0        4        5
#	Totals     2024       34      197       36       49      172       46     2558
#cpu time = 00:01:27, elapsed time = 00:00:12, memory = 2647.22 (MB), peak = 4588.07 (MB)
#start 6th optimization iteration ...
#   number of violations = 2383
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        2        4
#	M2            5        0        1        1        0        0        2        9
#	M3          276        2        1       13        0        0       14      306
#	M4          463        5       69       13        3       94        2      649
#	M5          814       24       74        7       19       23       14      975
#	M6          414        0        0        3        8        7        6      438
#	M7            2        0        0        0        0        0        0        2
#	Totals     1975       31      145       38       30      124       40     2383
#cpu time = 00:01:36, elapsed time = 00:00:14, memory = 2906.62 (MB), peak = 4588.07 (MB)
#start 7th optimization iteration ...
#   number of violations = 2425
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        1        1        0        0        0        0        6
#	M3          277        1        0        7        0        0        6      291
#	M4          464        3       89        7        2      103        2      670
#	M5          795       19       75       13       21       43       12      978
#	M6          429        0        1        8       18       12        5      473
#	M7            3        0        0        0        0        0        1        4
#	Totals     1973       24      166       36       41      158       27     2425
#cpu time = 00:01:44, elapsed time = 00:00:14, memory = 2801.07 (MB), peak = 4588.07 (MB)
#start 8th optimization iteration ...
#   number of violations = 2367
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        1        0        0        0        0        0        5
#	M3          277        2        0       12        0        0        8      299
#	M4          461        3       61       12        1       85        4      627
#	M5          791       17       58        9       16       34       16      941
#	M6          413        0        7       16       10       15        5      466
#	M7           14        0        0        0        1       10        2       27
#	Totals     1961       23      126       49       28      144       36     2367
#cpu time = 00:02:19, elapsed time = 00:00:20, memory = 3050.22 (MB), peak = 4588.07 (MB)
#start 9th optimization iteration ...
#   number of violations = 2411
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        1        0        0        0        0        0        5
#	M3          277        1        0        6        0        0        4      288
#	M4          462        3       89        6        1      101        3      665
#	M5          808       21       80        9       19       40       14      991
#	M6          415        0        4        6       11       12        4      452
#	M7            8        0        0        0        0        0        0        8
#	Totals     1975       26      173       27       31      153       26     2411
#cpu time = 00:02:42, elapsed time = 00:00:27, memory = 2767.37 (MB), peak = 4588.07 (MB)
#start 10th optimization iteration ...
#   number of violations = 2320
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        2        5
#	M2            5        1        2        1        0        0        0        9
#	M3          277        1        2        3        0        0        9      292
#	M4          446        2       59        3        3       65        4      582
#	M5          793       18       58       17       20       33        8      947
#	M6          435        0        0       11       13       16        7      482
#	M7            3        0        0        0        0        0        0        3
#	Totals     1960       22      121       37       36      114       30     2320
#cpu time = 00:01:07, elapsed time = 00:00:10, memory = 2819.72 (MB), peak = 4588.07 (MB)
#start 11th optimization iteration ...
#   number of violations = 2379
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        2        3
#	M2            4        1        0        1        0        0        0        6
#	M3          277        1        0        8        0        0        7      293
#	M4          453        7       79        8        0       92        4      643
#	M5          807       21       48        8       18       28       13      943
#	M6          412        0        7       15       10       12        6      462
#	M7           12        0        0        0        4       11        2       29
#	Totals     1966       30      134       40       32      143       34     2379
#cpu time = 00:01:29, elapsed time = 00:00:12, memory = 2788.18 (MB), peak = 4588.07 (MB)
#start 12th optimization iteration ...
#   number of violations = 2395
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        2        5
#	M2            5        1        2        1        0        0        0        9
#	M3          277        1        1       20        0        0        6      305
#	M4          469        3       65       22        6      105       10      680
#	M5          791       14       71        2       19       43       13      953
#	M6          429        0        0        1        6        1        6      443
#	Totals     1972       19      139       48       31      149       37     2395
#cpu time = 00:01:21, elapsed time = 00:00:12, memory = 2958.83 (MB), peak = 4588.07 (MB)
#start 13th optimization iteration ...
#   number of violations = 2429
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        2        3
#	M2            5        2        0        2        0        0        6       15
#	M3          280        3        0       13        0        0       17      313
#	M4          468        3       73       13        1       99        4      661
#	M5          803        8       57        7       13       40        8      936
#	M6          437        0        6       13        2       12        7      477
#	M7           10        0        0        0        1        9        4       24
#	Totals     2004       16      136       48       17      160       48     2429
#cpu time = 00:02:03, elapsed time = 00:00:18, memory = 2827.68 (MB), peak = 4588.07 (MB)
#start 14th optimization iteration ...
#   number of violations = 2288
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        0        0        0        2        7
#	M3            0      276        0       17        0        0        4      297
#	M4            1      452       64       18        1       98        2      636
#	M5            7      793       58        3       14       38       10      923
#	M6            3      404        0        3        6        4        2      422
#	Totals       11     1930      123       42       21      140       21     2288
#cpu time = 00:02:02, elapsed time = 00:00:17, memory = 2801.64 (MB), peak = 4588.07 (MB)
#start 15th optimization iteration ...
#   number of violations = 2546
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            5        0        0        0        0        0        4        9
#	M3          276        1        0       16        0        0        7      300
#	M4          477        1      114       16        1      146        2      757
#	M5          815       11      113        5       11       55        9     1019
#	M6          444        0        0        3        4        4        3      458
#	M7            1        0        0        0        0        0        0        1
#	Totals     2019       13      227       40       16      205       26     2546
#cpu time = 00:02:31, elapsed time = 00:00:22, memory = 2835.80 (MB), peak = 4588.07 (MB)
#start 16th optimization iteration ...
#   number of violations = 2460
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            4        0        2        1        0        0        1        8
#	M3          276        1        2       12        0        0        8      299
#	M4          460        6       83       13        0      107        1      670
#	M5          794        7       67       11       10       45        9      943
#	M6          409        0       12       27        5       20        7      480
#	M7           28        0        0        0        2       23        3       56
#	Totals     1972       14      166       66       17      195       30     2460
#cpu time = 00:01:18, elapsed time = 00:00:12, memory = 2928.36 (MB), peak = 4588.07 (MB)
#start 17th optimization iteration ...
#   number of violations = 2303
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        0        0        0        0        5
#	M3          276        0        1       15        0        0        6      298
#	M4          462        7       61       15        0       91        0      636
#	M5          790        8       57        9       12       36        5      917
#	M6          433        0        0        2        2        5        2      444
#	Totals     1966       15      120       42       14      132       14     2303
#cpu time = 00:01:13, elapsed time = 00:00:12, memory = 2816.56 (MB), peak = 4588.07 (MB)
#start 18th optimization iteration ...
#   number of violations = 2460
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            1      276        0        9        0        0        6      292
#	M4            0      466       85        9        0      102        3      665
#	M5            8      796       70       12       12       48       13      959
#	M6            1      424       11       23        5       21        2      487
#	M7            0       22        0        0        7       18        4       51
#	Totals       10     1989      166       53       24      189       29     2460
#cpu time = 00:01:44, elapsed time = 00:00:15, memory = 2784.52 (MB), peak = 4588.07 (MB)
#start 19th optimization iteration ...
#   number of violations = 2379
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          278        0        0       14        0        0        4      296
#	M4          472        3       74       14        0      102        3      668
#	M5          790       10       71        7       11       40        8      937
#	M6          451        0        0        5        2        6        2      466
#	M7            3        0        0        0        1        2        0        6
#	Totals     1999       13      145       40       14      150       18     2379
#cpu time = 00:01:35, elapsed time = 00:00:14, memory = 2820.60 (MB), peak = 4588.07 (MB)
#start 20th optimization iteration ...
#   number of violations = 2259
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            5        0        2        0        0        0        1        8
#	M3          276        1        1       17        0        0        8      303
#	M4          463        4       40       19        3       74        9      612
#	M5          783        5       60        7       11       42        9      917
#	M6          399        0        0        2        5        4        3      413
#	M7            0        0        0        0        0        0        2        2
#	Totals     1927       10      103       47       19      120       33     2259
#cpu time = 00:01:50, elapsed time = 00:00:16, memory = 2844.53 (MB), peak = 4588.07 (MB)
#start 21th optimization iteration ...
#   number of violations = 2560
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        1        0        0        1        6
#	M3          277        0        0       12        0        0        4      293
#	M4          466        4       95       12        0      119        0      696
#	M5          801       10       88       11       12       60        5      987
#	M6          386        0       23       33       10       27        2      481
#	M7           42        0        0        0       14       30        9       95
#	Totals     1977       14      206       69       36      236       22     2560
#cpu time = 00:02:30, elapsed time = 00:00:28, memory = 2953.85 (MB), peak = 4588.07 (MB)
#start 22th optimization iteration ...
#   number of violations = 2313
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            4        0        2        0        0        0        2        8
#	M3          276        0        1       16        0        0        6      299
#	M4          467        6       65       16        0       97        1      652
#	M5          775       13       62        4       11       38       10      913
#	M6          418        0        0        4        3        4        1      430
#	M7            3        0        0        0        0        2        2        7
#	Totals     1944       19      130       42       14      141       23     2313
#cpu time = 00:01:05, elapsed time = 00:00:11, memory = 3011.92 (MB), peak = 4588.07 (MB)
#start 23th optimization iteration ...
#   number of violations = 2469
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        0        0        0        0        5
#	M3          277        0        0       14        0        0        4      295
#	M4          464        9       82       15        1      110        4      685
#	M5          796        7       54        5       12       36        9      919
#	M6          386        0       17       34        5       19        1      462
#	M7           47        0        0        0       13       34        6      100
#	Totals     1975       16      154       69       31      199       25     2469
#cpu time = 00:01:28, elapsed time = 00:00:14, memory = 2722.11 (MB), peak = 4588.07 (MB)
#start 24th optimization iteration ...
#   number of violations = 2324
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       17        0        0        4      297
#	M4          472        5       98       17        0      132        0      724
#	M5          782        9       38        3       11       22        7      872
#	M6          383        0        0       10        0        3        5      401
#	M7            9        0        0        0        4        9        2       24
#	Totals     1927       14      136       47       15      166       19     2324
#cpu time = 00:01:21, elapsed time = 00:00:12, memory = 2872.50 (MB), peak = 4588.07 (MB)
#start 25th optimization iteration ...
#   number of violations = 2381
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       19        0        0        3      300
#	M4          477        2       68       18        0      105        1      671
#	M5          792        7       57        4       10       35        7      912
#	M6          452        0        0        9        4        2        3      470
#	M7           10        0        0        0        0        9        0       19
#	Totals     2013        9      127       52       14      151       15     2381
#cpu time = 00:01:32, elapsed time = 00:00:14, memory = 2762.52 (MB), peak = 4588.07 (MB)
#start 26th optimization iteration ...
#   number of violations = 2485
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       17        0        0        6      299
#	M4          468        6       45       20        0       79        4      622
#	M5          792        8       55       10       12       48       10      935
#	M6          361        0       34       52        1       36        1      485
#	M7           67        0        0        0       16       44       11      138
#	Totals     1969       14      134       99       29      207       33     2485
#cpu time = 00:02:06, elapsed time = 00:00:18, memory = 2857.44 (MB), peak = 4588.07 (MB)
#start 27th optimization iteration ...
#   number of violations = 2325
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       17        0        0        3      298
#	M4          475        4       88       17        0      121        2      707
#	M5          789        8       44        7       12       31       13      904
#	M6          386        0        1        6        1        5        0      399
#	M7            4        0        0        0        1        3        0        8
#	Totals     1936       12      135       49       14      160       19     2325
#cpu time = 00:02:28, elapsed time = 00:00:23, memory = 2861.54 (MB), peak = 4588.07 (MB)
#start 28th optimization iteration ...
#   number of violations = 2464
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      277        0       13        0        0        4      294
#	M4            0      467       70       13        0       96        5      651
#	M5            7      786       52        5        9       38        6      903
#	M6            1      378       28       44        3       30        2      486
#	M7            0       58        0        0       16       42        8      124
#	Totals        8     1971      150       75       28      206       26     2464
#cpu time = 00:01:31, elapsed time = 00:00:13, memory = 2918.71 (MB), peak = 4588.07 (MB)
#start 29th optimization iteration ...
#   number of violations = 2277
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       19        0        0        3      300
#	M4          470        5       75       18        0      112        0      680
#	M5          776        9       33        6       12       28        6      870
#	M6          393        0        0        8        3        2        0      406
#	M7            5        0        0        0        1        5        1       12
#	Totals     1926       14      110       53       16      147       11     2277
#cpu time = 00:01:23, elapsed time = 00:00:12, memory = 2743.04 (MB), peak = 4588.07 (MB)
#start 30th optimization iteration ...
#   number of violations = 2517
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1       19        0        0        3      299
#	M4            0      474       67       18        0      104        4      667
#	M5            6      795       71        7       13       61        5      958
#	M6            2      397       22       36        3       20        3      483
#	M7            0       48        0        0       14       35        4      101
#	Totals        8     1995      162       82       30      220       20     2517
#cpu time = 00:01:39, elapsed time = 00:00:16, memory = 2837.30 (MB), peak = 4588.07 (MB)
#start 31th optimization iteration ...
#   number of violations = 2737
#
#    By Layer and Type :
#	          Short   MinStp      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            5        0        0        0        0        0        0        5
#	M3          278        0        0       11        0        0        5      294
#	M4          467        0       49       13        3       71        8      611
#	M5          804        4       82       19       25       82       31     1047
#	M6          382        0       34       71        8       32        8      535
#	M7          113       15        0        0       39       61       15      243
#	Totals     2050       19      165      114       75      246       68     2737
#cpu time = 00:02:46, elapsed time = 00:00:27, memory = 2835.07 (MB), peak = 4588.07 (MB)
#start 32th optimization iteration ...
#   number of violations = 2444
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       18        0        0        4      298
#	M4            0      473       68       18        0      104        4      667
#	M5            0      799       42        5       14       34        9      903
#	M6            2      347       22       42        1       20        3      437
#	M7            6       57        0        0       21       39       10      133
#	Totals        8     1957      132       83       36      197       31     2444
#cpu time = 00:02:02, elapsed time = 00:00:19, memory = 3040.65 (MB), peak = 4588.07 (MB)
#start 33th optimization iteration ...
#   number of violations = 2754
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        6        0        0        0        0        0        6
#	M3            0      280        0       13        0        0        6      299
#	M4            4      469       85       16        5      111        3      693
#	M5           10      801       55       12       24       58        9      969
#	M6            2      328       43       84        1       45        5      508
#	M7            2      126        0        0       46       76       27      277
#	Totals       18     2011      183      125       76      290       51     2754
#cpu time = 00:02:58, elapsed time = 00:00:31, memory = 2785.49 (MB), peak = 4588.07 (MB)
#start 34th optimization iteration ...
#   number of violations = 2590
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          276        0        1       16        0        0        4      297
#	M4          473        6       71       16        0      103        0      669
#	M5          806        0       89        6       10       89       10     1010
#	M6          410        0       21       39        3       23        3      499
#	M7           52        0        0        0       13       37        4      106
#	Totals     2022        6      183       79       26      252       22     2590
#cpu time = 00:02:04, elapsed time = 00:00:20, memory = 2843.12 (MB), peak = 4588.07 (MB)
#start 35th optimization iteration ...
#   number of violations = 2622
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          276        0        1       16        0        0        3      296
#	M4          470        6       77       15        0      108        0      676
#	M5          809        0       67       11       15       69        9      980
#	M6          415        0       25       48        3       27        6      524
#	M7           65        0        0        0       18       46        8      137
#	Totals     2040        6      171       92       36      250       27     2622
#cpu time = 00:02:08, elapsed time = 00:00:19, memory = 2911.07 (MB), peak = 4588.07 (MB)
#start 36th optimization iteration ...
#   number of violations = 2725
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      279        2       12        0        0        4      297
#	M4            6      472       79       13        7      103        3      683
#	M5           10      798       65       16       23       69       12      993
#	M6            1      355       30       78        4       32        6      506
#	M7            2      105        0        0       47       66       15      235
#	Totals       19     2014      178      122       81      270       41     2725
#cpu time = 00:02:57, elapsed time = 00:00:28, memory = 3323.95 (MB), peak = 4588.07 (MB)
#start 37th optimization iteration ...
#   number of violations = 2544
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       16        0        0        4      296
#	M4            0      471       96       17        0      128        6      718
#	M5            4      807       44       14       16       46        9      940
#	M6            2      333       24       50        6       26        2      443
#	M7            4       67        0        0       13       46       11      141
#	Totals       10     1959      164       97       35      246       33     2544
#cpu time = 00:02:49, elapsed time = 00:00:25, memory = 3078.41 (MB), peak = 4588.07 (MB)
#start 38th optimization iteration ...
#   number of violations = 2780
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        6        0        0        0        0        0        6
#	M3            0      280        0       15        0        0        6      301
#	M4            1      469       87       18        5      117        8      705
#	M5            2      804       49       15       22       59       24      975
#	M6            5      312       33       88        8       34       10      490
#	M7           15      135        0        0       51       77       23      301
#	Totals       23     2007      169      136       86      287       72     2780
#cpu time = 00:03:04, elapsed time = 00:00:34, memory = 2814.29 (MB), peak = 4588.07 (MB)
#start 39th optimization iteration ...
#   number of violations = 2515
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       16        0        0        4      296
#	M4            0      474       97       16        0      129        6      722
#	M5            1      797       44        8       10       44       10      914
#	M6            1      325       20       50        5       17        4      422
#	M7            8       66        0        0       30       42        9      155
#	Totals       10     1943      161       90       45      232       34     2515
#cpu time = 00:03:31, elapsed time = 00:00:34, memory = 2918.96 (MB), peak = 4588.07 (MB)
#start 40th optimization iteration ...
#   number of violations = 2488
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       16        0        0        4      296
#	M4            0      472       91       16        0      123        6      708
#	M5            2      799       38        9       12       38        9      907
#	M6            0      326       25       44        3       23        3      424
#	M7            6       68        0        0       26       39        8      147
#	Totals        8     1946      154       85       41      223       31     2488
#cpu time = 00:03:16, elapsed time = 00:00:35, memory = 3052.96 (MB), peak = 4588.07 (MB)
#start 41th optimization iteration ...
#   number of violations = 2203
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            4        0        2        1        0        0        0        7
#	M3          279        0        1        6        0        0        3      289
#	M4          454        4       20        5        0       31        0      514
#	M5          813        9       32       10       14       22        8      908
#	M6          391        0        3       20        6        6        5      431
#	M7           21        0        0        0        6       16        7       50
#	Totals     1963       13       58       44       26       75       24     2203
#cpu time = 00:02:11, elapsed time = 00:00:19, memory = 2811.68 (MB), peak = 4588.07 (MB)
#start 42th optimization iteration ...
#   number of violations = 2328
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            3        0        1        0        0        0        0        4
#	M3          282        0        0        9        0        0        3      294
#	M4          462        4       38       11        0       54        4      573
#	M5          812       11       58        9       13       39        8      950
#	M6          385        0        0       30        1        3        1      420
#	M7           37        0        0        0       11       27       11       86
#	Totals     1981       15       97       60       25      123       27     2328
#cpu time = 00:04:19, elapsed time = 00:00:36, memory = 2669.71 (MB), peak = 4588.07 (MB)
#start 43th optimization iteration ...
#   number of violations = 2418
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      278        0       13        0        0        4      295
#	M4            0      469       51       15        0       77        4      616
#	M5           10      816       69       19       16       55        7      992
#	M6            0      387        3       29        4        7        3      433
#	M7            6       28        0        0       16       21        5       76
#	Totals       16     1983      123       76       36      160       24     2418
#cpu time = 00:04:06, elapsed time = 00:00:39, memory = 2595.77 (MB), peak = 4588.07 (MB)
#start 44th optimization iteration ...
#   number of violations = 2191
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            3        0        1        0        0        0        0        4
#	M3          286        0        0        7        0        0        4      297
#	M4          455        9       24        7        0       35       10      540
#	M5          813       14       33        6       15       11       15      907
#	M6          394        0        1       11        3        4        1      414
#	M7           10        0        0        0        6        8        4       28
#	Totals     1961       23       59       32       24       58       34     2191
#cpu time = 00:03:04, elapsed time = 00:00:28, memory = 2716.46 (MB), peak = 4588.07 (MB)
#start 45th optimization iteration ...
#   number of violations = 2389
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        3        0        0        1        5
#	M2            4        0        3        1        0        0        0        8
#	M3          276        0        1        4        0        0        3      284
#	M4          460        8       77        3        0       80        1      629
#	M5          812       12       48        7       12       25        8      924
#	M6          415        0        1       27        2        2        5      452
#	M7           31        0        0        0       18       24       14       87
#	Totals     1999       20      130       45       32      131       32     2389
#cpu time = 00:02:02, elapsed time = 00:00:17, memory = 2715.69 (MB), peak = 4588.07 (MB)
#start 46th optimization iteration ...
#   number of violations = 2342
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            3        0        0        0        0        0        0        3
#	M3          284        0        0        8        0        0        3      295
#	M4          460        9       34       13        0       47        9      572
#	M5          810        9       69       13       15       48       11      975
#	M6          397        0        0       25        1        3        1      427
#	M7           31        0        1        0       10       21        7       70
#	Totals     1985       18      104       59       26      119       31     2342
#cpu time = 00:04:17, elapsed time = 00:00:36, memory = 2631.88 (MB), peak = 4588.07 (MB)
#start 47th optimization iteration ...
#   number of violations = 2484
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          278        0        0       13        0        0        5      296
#	M4          472        4       65       17        0       92        0      650
#	M5          818        5       74       15       19       55       15     1001
#	M6          409        0        0       31        7        4        1      452
#	M7           33        0        0        0       14       27        5       79
#	Totals     2015        9      139       76       40      178       27     2484
#cpu time = 00:04:02, elapsed time = 00:00:36, memory = 2586.28 (MB), peak = 4588.07 (MB)
#start 48th optimization iteration ...
#   number of violations = 2270
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            4        0        0        0        0        0        0        4
#	M3          295        0        0       13        0        0        7      315
#	M4          463        4       34       15        0       58       13      587
#	M5          810       13       39        3       14       14        9      902
#	M6          409        0        0       13        0        2        1      425
#	M7            8        0        0        0       14        5       10       37
#	Totals     1989       17       73       44       28       79       40     2270
#cpu time = 00:02:53, elapsed time = 00:00:28, memory = 2703.95 (MB), peak = 4588.07 (MB)
#start 49th optimization iteration ...
#   number of violations = 2284
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      279        1        5        0        0        3      288
#	M4            0      449       31        4        0       39        5      528
#	M5           11      804       43       10       17       28       15      928
#	M6            2      398        0       29        6        2        6      443
#	M7            6       34        0        0       18       22        6       86
#	Totals       19     1969       77       51       41       91       36     2284
#cpu time = 00:01:59, elapsed time = 00:00:19, memory = 2730.75 (MB), peak = 4588.07 (MB)
#start 50th optimization iteration ...
#   number of violations = 2396
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      278        1       13        0        0        3      295
#	M4            0      468       39       13        0       64        3      587
#	M5            8      807       73       12       14       41        8      963
#	M6            0      401        0       32        8        3        6      450
#	M7            7       34        0        0       22       23        6       92
#	Totals       15     1993      114       72       44      131       27     2396
#cpu time = 00:02:54, elapsed time = 00:00:25, memory = 2646.12 (MB), peak = 4588.07 (MB)
#start 51th optimization iteration ...
#   number of violations = 2208
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        0        4
#	M3            1      292        0        3        0        0        5      301
#	M4            0      431       16        4        1       17        2      471
#	M5            9      806       62        6       12       37       10      942
#	M6            2      391        3       20        5        3        4      428
#	M7            1       29        0        0        8       18        6       62
#	Totals       13     1953       81       33       26       75       27     2208
#cpu time = 00:05:18, elapsed time = 00:00:49, memory = 2595.45 (MB), peak = 4588.07 (MB)
#start 52th optimization iteration ...
#   number of violations = 2320
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        3        0        0        1        5
#	M2            0        4        3        1        0        0        0        8
#	M3            0      276        1        3        0        0        3      283
#	M4            0      436        8        2        1       13        4      464
#	M5            5      826       45       16       16       47       18      973
#	M6            4      401        0       45        5        1        8      464
#	M7            4       58        0        0       14       42        5      123
#	Totals       13     2002       57       70       36      103       39     2320
#cpu time = 00:02:03, elapsed time = 00:00:20, memory = 2696.00 (MB), peak = 4588.07 (MB)
#start 53th optimization iteration ...
#   number of violations = 2066
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        3        2        0        0        0        0        5
#	M3            2      305        0        1        0        0        3      311
#	M4            0      435        8        3        0        8       11      465
#	M5            8      794       24        3       14       12        7      862
#	M6            0      401        0        4        1        0        1      407
#	M7            1        7        0        0        3        3        0       14
#	Totals       11     1945       34       13       18       23       22     2066
#cpu time = 00:03:25, elapsed time = 00:00:33, memory = 2666.37 (MB), peak = 4588.07 (MB)
#start 54th optimization iteration ...
#   number of violations = 2327
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1        8        0        0        3      288
#	M4            0      443       18        8        0       33        5      507
#	M5            8      811       61        9       12       36       11      948
#	M6            1      385        1       43       12        2        5      449
#	M7            5       58        1        0       16       37        9      126
#	Totals       14     1978       83       70       40      108       34     2327
#cpu time = 00:02:58, elapsed time = 00:00:26, memory = 2594.47 (MB), peak = 4588.07 (MB)
#start 55th optimization iteration ...
#   number of violations = 2566
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      277        2        9        0        0        4      292
#	M4            1      451       48       11        0       66        4      581
#	M5            3      843       81       26       18       79       17     1067
#	M6            2      379        0       57        3        7       10      458
#	M7            8       69        0        0       18       52       10      157
#	Totals       14     2024      133      106       39      204       46     2566
#cpu time = 00:04:02, elapsed time = 00:00:37, memory = 2582.16 (MB), peak = 4588.07 (MB)
#start 56th optimization iteration ...
#   number of violations = 2046
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        4        0        0        0        4
#	M2            0        5        4        0        0        0        0        9
#	M3            6      315        0        2        0        0        6      329
#	M4            0      442       12        4        0       13       12      483
#	M5            6      787       17        6        8       11        4      839
#	M6            0      359        0        6        0        3        1      369
#	M7            2        6        0        0        2        3        0       13
#	Totals       14     1914       33       22       10       30       23     2046
#cpu time = 00:04:35, elapsed time = 00:00:44, memory = 2625.63 (MB), peak = 4588.07 (MB)
#start 57th optimization iteration ...
#   number of violations = 2323
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        4        3        1        0        0        0        8
#	M3            0      276        1        2        0        0        4      283
#	M4            0      434       11        3        0       11        5      464
#	M5            6      840       37       17       13       42        6      961
#	M6            0      370        0       58        3        3        6      440
#	M7           10       67        0        0       28       47       12      164
#	Totals       16     1991       52       84       44      103       33     2323
#cpu time = 00:02:10, elapsed time = 00:00:21, memory = 2654.11 (MB), peak = 4588.07 (MB)
#start 58th optimization iteration ...
#   number of violations = 2100
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        3        0        0        0        0        1        4
#	M3            1      305        0        0        0        0        6      312
#	M4            2      419       11        1        0        9        4      446
#	M5            0      802       40        5        8       24        9      888
#	M6            2      378        0       20        0        4        1      405
#	M7            2       19        0        0        6       14        4       45
#	Totals        7     1926       51       26       14       51       25     2100
#cpu time = 00:04:55, elapsed time = 00:00:44, memory = 2631.94 (MB), peak = 4588.07 (MB)
#start 59th optimization iteration ...
#   number of violations = 2277
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0        0        0        0        5      281
#	M4            0      431       11        0        0       10        3      455
#	M5            5      821       71        8       12       42       13      972
#	M6            0      384        0       45        1        5        6      441
#	M7            6       59        0        0       15       35        9      124
#	Totals       11     1975       82       53       28       92       36     2277
#cpu time = 00:03:53, elapsed time = 00:00:35, memory = 2564.69 (MB), peak = 4588.07 (MB)
#start 60th optimization iteration ...
#   number of violations = 2311
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        4        2        0        0        0        0        6
#	M3            0      277        0        0        0        0        5      282
#	M4            0      433       10        2        0        8        3      456
#	M5            2      831       40       20       15       42       18      968
#	M6            5      362        0       55        6        4       12      444
#	M7           11       68        0        0       18       46       10      153
#	Totals       18     1975       52       79       39      100       48     2311
#cpu time = 00:02:13, elapsed time = 00:00:22, memory = 2675.20 (MB), peak = 4588.07 (MB)
#start 61th optimization iteration ...
#   number of violations = 2049
#
#    By Layer and Type :
#	          Short   CutInr      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        4        0        0        0        4
#	M2            5        0        4        0        0        0        1       10
#	M3          313        0        0        0        0        0        8      321
#	M4          435        3       10        0        0        8        8      464
#	M5          789        7       15        5        8        9        7      840
#	M6          345        0        0       17        0        4        4      370
#	M7           17        0        0        0        8       13        2       40
#	Totals     1904       10       29       26       16       34       30     2049
#cpu time = 00:04:28, elapsed time = 00:00:41, memory = 2676.45 (MB), peak = 4588.07 (MB)
#start 62th optimization iteration ...
#   number of violations = 2128
#
#    By Layer and Type :
#	          Short   CutInr      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            4        0        1        1        0        0        1        7
#	M3          299        0        1        0        0        0        7      307
#	M4          437        3       11        5        0        9        7      472
#	M5          811        4       29       14       10       29        8      905
#	M6          352        0        0       22        0        4        3      381
#	M7           24        0        0        0       10       18        3       55
#	Totals     1927        7       42       43       20       60       29     2128
#cpu time = 00:03:08, elapsed time = 00:00:27, memory = 2579.41 (MB), peak = 4588.07 (MB)
#start 63th optimization iteration ...
#   number of violations = 2068
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        5        0        1        0        0        1        7
#	M3            2      310        1        0        0        0        6      319
#	M4            0      439       12        2        0       10        9      472
#	M5            2      804       23        8        8       16        8      869
#	M6            0      352        0       12        0        4        3      371
#	M7            2       14        0        0        5        9        0       30
#	Totals        6     1924       36       23       13       39       27     2068
#cpu time = 00:05:21, elapsed time = 00:00:47, memory = 2589.37 (MB), peak = 4588.07 (MB)
#start 64th optimization iteration ...
#   number of violations = 2098
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        4        2        1        0        0        1        8
#	M3            0      302        1        1        0        0        7      311
#	M4            4      439       10        2        0        9        6      470
#	M5            2      806       19        8        8       19        9      871
#	M6            0      354        0       20        0        4        3      381
#	M7            1       23        0        0        9       17        5       55
#	Totals        7     1928       32       34       17       49       31     2098
#cpu time = 00:02:07, elapsed time = 00:00:20, memory = 2669.21 (MB), peak = 4588.07 (MB)
#start 65th optimization iteration ...
#   number of violations = 2109
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            2      301        0        0        0        0        7      310
#	M4            0      436       10        2        0        8        9      465
#	M5            2      806       18        7       10       16        8      867
#	M6            0      344        0       29        0        4        4      381
#	M7            3       31        0        0       17       24        6       81
#	Totals        7     1922       28       38       27       52       35     2109
#cpu time = 00:02:18, elapsed time = 00:00:19, memory = 2691.34 (MB), peak = 4588.07 (MB)
#start 66th optimization iteration ...
#   number of violations = 2061
#
#    By Layer and Type :
#	          Short   CutInr      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            4        0        0        0        0        0        1        5
#	M3          302        0        0        0        0        0        9      311
#	M4          436        2       10        2        0        8        9      467
#	M5          799        6       13        5        9       11        6      849
#	M6          352        0        0       18        0        4        4      378
#	M7           18        0        0        0       12       15        6       51
#	Totals     1911        8       23       25       21       38       35     2061
#cpu time = 00:04:49, elapsed time = 00:00:41, memory = 2604.17 (MB), peak = 4588.07 (MB)
#start 67th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:04:05, elapsed time = 00:00:36, memory = 2613.20 (MB), peak = 4588.07 (MB)
#start 68th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:03:00, elapsed time = 00:00:28, memory = 2706.89 (MB), peak = 4588.07 (MB)
#start 69th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:02:09, elapsed time = 00:00:20, memory = 2675.06 (MB), peak = 4588.07 (MB)
#start 70th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:03:10, elapsed time = 00:00:27, memory = 2595.71 (MB), peak = 4588.07 (MB)
#start 71th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:06:06, elapsed time = 00:00:56, memory = 2590.47 (MB), peak = 4588.07 (MB)
#start 72th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:02:12, elapsed time = 00:00:19, memory = 2667.48 (MB), peak = 4588.07 (MB)
#start 73th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:03:13, elapsed time = 00:00:28, memory = 2672.40 (MB), peak = 4588.07 (MB)
#start 74th optimization iteration ...
#   number of violations = 2056
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:03:13, elapsed time = 00:00:28, memory = 2583.11 (MB), peak = 4588.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 145418 um.
#Total half perimeter of net bounding box = 123006 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16906 um.
#Total wire length on LAYER M3 = 28867 um.
#Total wire length on LAYER M4 = 24107 um.
#Total wire length on LAYER M5 = 27943 um.
#Total wire length on LAYER M6 = 25186 um.
#Total wire length on LAYER M7 = 22410 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 105608
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 105568 (100.0%)
#Up-Via Summary (total 105608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             26725 (100.0%)         8 (  0.0%)      26733
# M2             38452 ( 99.9%)        27 (  0.1%)      38479
# M3             19716 (100.0%)         0 (  0.0%)      19716
# M4             10538 (100.0%)         0 (  0.0%)      10538
# M5              6666 (100.0%)         0 (  0.0%)       6666
# M6              3471 ( 99.9%)         5 (  0.1%)       3476
#-----------------------------------------------------------
#               105568 (100.0%)        40 (  0.0%)     105608 
#
#Total number of DRC violations = 2056
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 310
#Total number of violations on LAYER M4 = 468
#Total number of violations on LAYER M5 = 867
#Total number of violations on LAYER M6 = 377
#Total number of violations on LAYER M7 = 29
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 03:27:00
#Elapsed time = 00:33:01
#Increased memory = 41.54 (MB)
#Total memory = 2138.20 (MB)
#Peak memory = 4588.07 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      301        0        0        0        0        9      310
#	M4            6      437       10        2        0        8        5      468
#	M5            1      806       15        8       11       15       11      867
#	M6            1      355        0       12        0        4        5      377
#	M7            1       11        0        0        6        9        2       29
#	Totals        9     1914       25       22       17       36       33     2056
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2140.02 (MB), peak = 4588.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 145418 um.
#Total half perimeter of net bounding box = 123006 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16906 um.
#Total wire length on LAYER M3 = 28867 um.
#Total wire length on LAYER M4 = 24107 um.
#Total wire length on LAYER M5 = 27943 um.
#Total wire length on LAYER M6 = 25186 um.
#Total wire length on LAYER M7 = 22410 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 105608
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 105568 (100.0%)
#Up-Via Summary (total 105608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             26725 (100.0%)         8 (  0.0%)      26733
# M2             38452 ( 99.9%)        27 (  0.1%)      38479
# M3             19716 (100.0%)         0 (  0.0%)      19716
# M4             10538 (100.0%)         0 (  0.0%)      10538
# M5              6666 (100.0%)         0 (  0.0%)       6666
# M6              3471 ( 99.9%)         5 (  0.1%)       3476
#-----------------------------------------------------------
#               105568 (100.0%)        40 (  0.0%)     105608 
#
#Total number of DRC violations = 2056
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 310
#Total number of violations on LAYER M4 = 468
#Total number of violations on LAYER M5 = 867
#Total number of violations on LAYER M6 = 377
#Total number of violations on LAYER M7 = 29
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 17
#Total wire length = 145418 um.
#Total half perimeter of net bounding box = 123006 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16906 um.
#Total wire length on LAYER M3 = 28867 um.
#Total wire length on LAYER M4 = 24107 um.
#Total wire length on LAYER M5 = 27943 um.
#Total wire length on LAYER M6 = 25186 um.
#Total wire length on LAYER M7 = 22410 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 105608
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 105568 (100.0%)
#Up-Via Summary (total 105608):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             26725 (100.0%)         8 (  0.0%)      26733
# M2             38452 ( 99.9%)        27 (  0.1%)      38479
# M3             19716 (100.0%)         0 (  0.0%)      19716
# M4             10538 (100.0%)         0 (  0.0%)      10538
# M5              6666 (100.0%)         0 (  0.0%)       6666
# M6              3471 ( 99.9%)         5 (  0.1%)       3476
#-----------------------------------------------------------
#               105568 (100.0%)        40 (  0.0%)     105608 
#
#Total number of DRC violations = 2056
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 310
#Total number of violations on LAYER M4 = 468
#Total number of violations on LAYER M5 = 867
#Total number of violations on LAYER M6 = 377
#Total number of violations on LAYER M7 = 29
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#
#detailRoute Statistics:
#Cpu time = 03:27:02
#Elapsed time = 00:33:02
#Increased memory = 47.18 (MB)
#Total memory = 2143.84 (MB)
#Peak memory = 4588.07 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 03:28:23
#Elapsed time = 00:34:22
#Increased memory = 71.21 (MB)
#Total memory = 2079.65 (MB)
#Peak memory = 4588.07 (MB)
#Number of warnings = 6
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 12:02:09 2019
#
% End globalDetailRoute (date=08/09 12:02:09, total cpu=3:28:23, real=0:34:21, peak res=4588.1M, current mem=2040.2M)
#Default setup view is reset to ss_0p72_m40c.
#routeDesign: cpu time = 03:29:12, elapsed time = 00:34:33, memory = 1993.75 (MB), peak = 4588.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=08/09 12:02:10, total cpu=3:29:12, real=0:34:34, peak res=4588.1M, current mem=1993.8M)
# saveDesign route.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 12:02:10, mem=1993.8M)
% Begin Save ccopt configuration ... (date=08/09 12:02:10, mem=1993.8M)
% End Save ccopt configuration ... (date=08/09 12:02:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1994.7M, current mem=1994.7M)
% Begin Save netlist data ... (date=08/09 12:02:10, mem=1994.7M)
Writing Binary DB to route.enc.dat/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 12:02:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=1994.7M, current mem=1994.3M)
Writing Netlist "route.enc.dat/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 12:02:10, mem=1995.6M)
Saving AAE Data ...
AAE DB initialization (MEM=4204.66 CPU=0:00:00.2 REAL=0:00:00.0) 
% End Save AAE data ... (date=08/09 12:02:10, total cpu=0:00:00.3, real=0:00:00.0, peak res=1998.2M, current mem=1998.2M)
% Begin Save clock tree data ... (date=08/09 12:02:11, mem=1998.3M)
% End Save clock tree data ... (date=08/09 12:02:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1998.3M, current mem=1998.3M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2056 markers are saved ...
... 2056 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'route.enc.dat/Tile_PE.def.gz', current time is Fri Aug  9 12:02:11 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'route.enc.dat/Tile_PE.def.gz' is written, current time is Fri Aug  9 12:02:12 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat/Tile_PE.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file route.enc.dat/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4258.7M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4258.7M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=4242.7M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat/Tile_PE.apa ...
#
Saving preRoute extracted patterns in file 'route.enc.dat/Tile_PE.techData.gz' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 12:02:12, mem=1999.3M)
% End Save power constraints data ... (date=08/09 12:02:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1999.3M, current mem=1999.3M)
Generated self-contained design route.enc.dat
#% End save design ... (date=08/09 12:02:14, total cpu=0:00:03.5, real=0:00:04.0, peak res=1999.3M, current mem=1998.7M)
*** Message Summary: 0 warning(s), 0 error(s)

# optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1998.7M, totSessionCpu=3:43:04 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.
[GPS-MSV] UPF Flow. Number of Power Domains: 2
[GPS-MSV]   Power Domain 'AON' (tag=1)
[GPS-MSV]   Power Domain 'TOP' (tag=2) Default
GigaOpt running with 8 threads.

Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.

**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2035.2M, totSessionCpu=3:43:08 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=4214.2M, init mem=4254.2M)
*info: Placed = 11379          (Fixed = 1886)
*info: Unplaced = 0           
Placement Density:95.12%(3884/4084)
Placement Density (including fixed std cells):96.10%(4917/5117)
PowerDomain Density <AON>:74.42%(102/137)
PowerDomain Density <TOP>:91.26%(3602/3947)
Finished checkPlace (total: cpu=0:00:01.6, real=0:00:02.0; vio checks: cpu=0:00:01.4, real=0:00:01.0; mem=4213.7M)
**WARN: (IMPOPT-3315):	Common path pessimism removal is not enabled even though timing derates are applied.  This can cause optimization to see more pessimistic timing than expected.   To enable CCPR for both setup and hold use "setAnalysisMode -cppr both".
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
setExtractRCMode -engine postRoute
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0

Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
#num needed restored net=0
#need_extraction net=0 (total=16510)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#Start routing data preparation on Fri Aug  9 12:02:19 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 10137 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6353 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2079.18 (MB), peak = 4588.07 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#Generating the tQuantus model file automatically.
#num_tile=75444 avg_aspect_ratio=2.301488 
#Vertical num_row 97 per_row= 776 halo= 20000 
#hor_num_col = 102 final aspect_ratio= 2.198932
#Build RC corners: cpu time = 00:01:24, elapsed time = 00:01:25, memory = 2980.34 (MB), peak = 4588.07 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Fri Aug  9 12:03:49 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 10137 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6353 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2290.84 (MB), peak = 4588.07 (MB)
#Start routing data preparation on Fri Aug  9 12:03:49 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 10137 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6353 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2290.86 (MB), peak = 4588.07 (MB)
#Init Design Signature = -12451178
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6 hboxes with 8 threads on machine with  3.39GHz 16384KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 10136 nets were built. 1706 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:18, elapsed time = 00:00:09 .
#   Increased memory =   226.84 (MB), total memory =  2517.79 (MB), peak memory =  4588.07 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2314.02 (MB), peak = 4588.07 (MB)
#RC Statistics: 62429 Res, 38912 Ground Cap, 32320 XCap (Edge to Edge)
#RC V/H edge ratio: 0.49, Avg V/H Edge Length: 2320.54 (35953), Avg L-Edge Length: 3591.19 (24647)
#Start writing rcdb into /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_TlMoCC.rcdb.d
#Finish writing rcdb with 72707 nodes, 62571 edges, and 83526 xcaps
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2322.86 (MB), peak = 4588.07 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_TlMoCC.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4333.590M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_TlMoCC.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Tile_PE has rcdb /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_TlMoCC.rcdb.d specified
Cell Tile_PE, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 4301.590M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:01:51
#Elapsed time = 00:01:40
#Increased memory = 236.33 (MB)
#Total memory = 2315.52 (MB)
#Peak memory = 4588.07 (MB)
#
#1706 inserted nodes are removed
#Final Design Signature = -12451178
*** Enable all active views. ***
Reading RCDB with compressed RC data.
siFlow : Timing analysis mode is single, using late cdB files
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.2M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 10246
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 10246
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=224.875 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=113.18 CPU=0:00:06.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:02.0 totSessionCpu=0:00:26.5 mem=2.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.4 real=0:00:02.0 totSessionCpu=0:00:26.5 mem=2.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.1/0:00:02.4 (3.8), mem = 32.7M
_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=4264.47)
Total number of fetched objects 10246
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 10246
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4711.23 CPU=0:00:05.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4599.54 CPU=0:00:06.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:06.9 real=0:00:01.0 totSessionCpu=3:45:19 mem=4486.5M)

Optimization is working on the following views:
  Setup views: ss_0p72_m40c 
  Hold  views: ss_0p72_m40c ff_0p88_0c 

Active setup views:
 ss_0p72_m40c
  Dominating endpoints: 0
  Dominating TNS: -0.000



------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.275  | -0.206  |   N/A   | -0.275  |
|           TNS (ns):| -76.006 | -24.488 |   N/A   | -51.518 |
|    Violating Paths:|   669   |   329   |   N/A   |   340   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     82 (267)     |   -0.078   |    105 (484)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.118%
------------------------------------------------------------
**optDesign ... cpu = 0:02:17, real = 0:01:52, mem = 2086.9M, totSessionCpu=3:45:21 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16493 (unrouted=6372, trialRouted=0, noStatus=0, routed=10121, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6372, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 16 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.

  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: ss_0p72_m40c_dc (default: )
    route_type is set for at least one key
    source_output_max_trans is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1041):	The source_output_max_trans is set for clock_tree clk, but source_max_capacitance is not. Innovus will assume a maximum driven capacitance of 0.042.
Type 'man IMPCCOPT-1041' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain AON:
      Buffers:     {CKBD18BWP16P90 CKBD14BWP16P90 CKBD12BWP16P90 BUFFD12BWP16P90 CKBD10BWP16P90 CKBD8BWP16P90 BUFFD8BWP16P90 CKBD6BWP16P90 CKBD5BWP16P90 BUFFD4BWP16P90 CKBD3BWP16P90 CKBD2BWP16P90 BUFFD2BWP16P90 CKBD1BWP16P90 BUFFD0BWP16P90}
      Inverters:   {INVD18BWP16P90 INVD14BWP16P90 INVD12BWP16P90 INVD10BWP16P90 INVD8BWP16P90 INVD6BWP16P90 INVD5BWP16P90 INVD4BWP16P90 INVD3BWP16P90 INVD2BWP16P90 INVD1BWP16P90}
      Clock gates: CKLNQD18BWP16P90 CKLNQOPTBBD18BWP16P90 CKLNQD14BWP16P90 CKLNQOPTBBD14BWP16P90 CKLNQD12BWP16P90 CKLNQOPTBBD12BWP16P90 CKLNQD10BWP16P90 CKLNQOPTBBD10BWP16P90 CKLNQD8BWP16P90 CKLNQOPTBBD8BWP16P90 CKLNQD6BWP16P90 CKLNQOPTBBD6BWP16P90 CKLNQD5BWP16P90 CKLNQOPTBBD5BWP16P90 CKLNQOPTBBD4BWP16P90 CKLNQD4BWP16P90 CKLNQOPTBBD3BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQOPTBBD2BWP16P90 CKLNQD1BWP16P90 CKLNQOPTBBD1BWP16P90 
    For power domain AON (effective TOP):
      Buffers:     PTBUFFHDCWD8BWP16P90 PTBUFFHDCWD4BWP16P90 PTBUFFHDCWD2BWP16P90 
      Inverters:   PTINVHDCWD8BWP16P90 PTINVHDCWD4BWP16P90 PTINVHDCWD2BWP16P90 
    For power domain TOP (effective AON):
      Buffers:     PTBUFFHDCWD8BWP16P90 PTBUFFHDCWD4BWP16P90 PTBUFFHDCWD2BWP16P90 
      Inverters:   PTINVHDCWD8BWP16P90 PTINVHDCWD4BWP16P90 PTINVHDCWD2BWP16P90 
    For power domain TOP:
      Buffers:     {CKBD18BWP16P90 CKBD14BWP16P90 CKBD12BWP16P90 BUFFD12BWP16P90 CKBD10BWP16P90 CKBD8BWP16P90 BUFFD8BWP16P90 CKBD6BWP16P90 CKBD5BWP16P90 BUFFD4BWP16P90 CKBD3BWP16P90 CKBD2BWP16P90 BUFFD2BWP16P90 CKBD1BWP16P90 BUFFD0BWP16P90}
      Inverters:   {INVD18BWP16P90 INVD14BWP16P90 INVD12BWP16P90 INVD10BWP16P90 INVD8BWP16P90 INVD6BWP16P90 INVD5BWP16P90 INVD4BWP16P90 INVD3BWP16P90 INVD2BWP16P90 INVD1BWP16P90}
      Clock gates: CKLNQD18BWP16P90 CKLNQOPTBBD18BWP16P90 CKLNQD14BWP16P90 CKLNQOPTBBD14BWP16P90 CKLNQD12BWP16P90 CKLNQOPTBBD12BWP16P90 CKLNQD10BWP16P90 CKLNQOPTBBD10BWP16P90 CKLNQD8BWP16P90 CKLNQOPTBBD8BWP16P90 CKLNQD6BWP16P90 CKLNQOPTBBD6BWP16P90 CKLNQD5BWP16P90 CKLNQOPTBBD5BWP16P90 CKLNQOPTBBD4BWP16P90 CKLNQD4BWP16P90 CKLNQOPTBBD3BWP16P90 CKLNQD3BWP16P90 CKLNQD2BWP16P90 CKLNQOPTBBD2BWP16P90 CKLNQD1BWP16P90 CKLNQOPTBBD1BWP16P90 
      Unblocked area available for placement of any clock cells in power_domain AON: 136.598um^2
      Unblocked area available for placement of any clock cells in power_domain TOP: 4592.091um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner ss_0p72_m40c_dc:setup, late and power domains AON (effective TOP), TOP (effective AON):
      Slew time target (leaf):    0.059ns
      Slew time target (trunk):   0.059ns
      Slew time target (top):     0.059ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.046ns
      Buffer max distance: 182.444um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:PTBUFFHDCWD8BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=182.444um, saturatedSlew=0.049ns, speed=2371.220um per ns, cellArea=4.262um^2 per 1000um}
      Inverter  : {lib_cell:PTINVHDCWD8BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=152.690um, saturatedSlew=0.048ns, speed=2773.475um per ns, cellArea=3.395um^2 per 1000um}
    For timing_corner ss_0p72_m40c_dc:setup, late and power domains AON, TOP:
      Slew time target (leaf):    0.059ns
      Slew time target (trunk):   0.059ns
      Slew time target (top):     0.059ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.045ns
      Buffer max distance: 195.955um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD10BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=190.787um, saturatedSlew=0.049ns, speed=2530.466um per ns, cellArea=4.347um^2 per 1000um}
      Inverter  : {lib_cell:INVD10BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=142.746um, saturatedSlew=0.044ns, speed=2851.612um per ns, cellArea=4.358um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQOPTBBD14BWP16P90, fastest_considered_half_corner=ss_0p72_m40c_dc:setup.late, optimalDrivingDistance=194.458um, saturatedSlew=0.050ns, speed=2157.648um per ns, cellArea=11.996um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/functional:
      Sources:                     pin clk
      Total number of sinks:       618
      Delay constrained sinks:     617
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner ss_0p72_m40c_dc:setup.late:
      Skew target:                 0.046ns
    Primary reporting skew groups are:
    skew_group clk/functional with 618 clock sinks
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -------------------------------------------------------------------------
       0          0        15      [min=5, max=93, avg=41, sd=22, total=610]
       0          1         2      [min=58, max=72, avg=65, sd=10, total=130]
    -------------------------------------------------------------------------
    
    
    Via Selection for Estimated Routes (rule default):
    
    -----------------------------------------------------------------
    Layer    Via Cell        Res.      Cap.     RC       Top of Stack
    Range                    (Ohm)     (fF)     (fs)     Only
    -----------------------------------------------------------------
    M1-M2    VIA12_1cut      18.564    0.021    0.389    false
    M2-M3    VIA23_1cut      18.564    0.023    0.428    false
    M3-M4    VIA34_1cut      18.483    0.042    0.784    false
    M4-M5    VIA45_1cut      15.393    0.062    0.958    false
    M5-M6    VIA56_1cut      15.393    0.064    0.984    false
    M6-M7    VIA67_1cut      15.393    0.061    0.943    false
    M7-M8    VIA78_1cut       0.293    0.414    0.121    false
    M8-M9    VIA89_1cut       0.293    0.277    0.081    false
    M9-AP    NR_VIA9_VH_N     0.041    6.468    0.263    false
    -----------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:04.9 real=0:00:04.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=5.910um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.131um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.024pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.193pF, total=0.230pF
    wire lengths     : top=0.000um, trunk=232.475um, leaf=1168.899um, total=1401.374um
    hp wire lengths  : top=0.000um, trunk=169.830um, leaf=512.178um, total=682.008um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.004ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.059ns count=4 avg=0.037ns sd=0.011ns min=0.022ns max=0.050ns {1 <= 0.036ns, 2 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.053ns sd=0.010ns min=0.024ns max=0.062ns {1 <= 0.036ns, 0 <= 0.047ns, 4 <= 0.053ns, 3 <= 0.056ns, 2 <= 0.059ns} {3 <= 0.062ns, 0 <= 0.065ns, 0 <= 0.071ns, 0 <= 0.089ns, 0 > 0.089ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD10BWP16P90: 1 BUFFD8BWP16P90: 4 CKBD6BWP16P90: 2 CKBD5BWP16P90: 2 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD5BWP16P90: 5 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/functional: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/functional: insertion delay [min=0.133, max=0.150, avg=0.144, sd=0.004], skew [0.017 vs 0.046], 100% {0.133, 0.150} (wid=0.022 ws=0.018) (gid=0.132 gs=0.012)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 3 fragments, 5 fraglets and 7 vertices; 37 variables and 106 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20%   ...40% ...60% ...80%   ...100% 
  CCOpt-PRO: considered: 17, tested: 17, violation detected: 3, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 3
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ----------------------------------------------------------------------------------------------------------------------------
  Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
  ----------------------------------------------------------------------------------------------------------------------------
  top                0                    0                    0            0                    0                    0
  trunk              0                    0                    0            0                    0                    0
  leaf               3 [100.0%]           3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
  ----------------------------------------------------------------------------------------------------------------------------
  Total              3 [100.0%]           3 (100.0%)           0            0                    3 (100.0%)           0 (0.0%)
  ----------------------------------------------------------------------------------------------------------------------------
  
  Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.311um^2 (2.564%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=6.221um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.442um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.025pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.193pF, total=0.230pF
    wire lengths     : top=0.000um, trunk=232.475um, leaf=1168.899um, total=1401.374um
    hp wire lengths  : top=0.000um, trunk=169.830um, leaf=512.178um, total=682.008um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.059ns count=4 avg=0.037ns sd=0.011ns min=0.022ns max=0.050ns {1 <= 0.036ns, 2 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.024ns max=0.059ns {1 <= 0.036ns, 1 <= 0.047ns, 5 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD12BWP16P90: 1 BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD5BWP16P90: 5 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/functional: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/functional: insertion delay [min=0.131, max=0.150, avg=0.143, sd=0.005], skew [0.019 vs 0.046], 100% {0.131, 0.150} (wid=0.022 ws=0.018) (gid=0.132 gs=0.014)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 4 insts, 8 nets
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late...
  Clock tree timing engine global stage delay update for ss_0p72_m40c_dc:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=11, i=0, icg=5, nicg=0, l=0, total=16
    cell areas       : b=6.221um^2, i=0.000um^2, icg=6.221um^2, nicg=0.000um^2, l=0.000um^2, total=12.442um^2
    cell capacitance : b=0.016pF, i=0.000pF, icg=0.009pF, nicg=0.000pF, l=0.000pF, total=0.025pF
    sink capacitance : count=618, total=0.319pF, avg=0.001pF, sd=0.001pF, min=0.000pF, max=0.020pF
    wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.193pF, total=0.230pF
    wire lengths     : top=0.000um, trunk=232.475um, leaf=1168.899um, total=1401.374um
    hp wire lengths  : top=0.000um, trunk=169.830um, leaf=512.178um, total=682.008um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.059ns count=4 avg=0.037ns sd=0.011ns min=0.022ns max=0.050ns {1 <= 0.036ns, 2 <= 0.047ns, 1 <= 0.053ns, 0 <= 0.056ns, 0 <= 0.059ns}
    Leaf  : target=0.059ns count=13 avg=0.051ns sd=0.009ns min=0.024ns max=0.059ns {1 <= 0.036ns, 1 <= 0.047ns, 5 <= 0.053ns, 3 <= 0.056ns, 3 <= 0.059ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD12BWP16P90: 1 BUFFD8BWP16P90: 5 CKBD6BWP16P90: 2 CKBD5BWP16P90: 1 BUFFD0BWP16P90: 2 
     ICGs: CKLNQD5BWP16P90: 5 
  Primary reporting skew groups PRO final:
    skew_group default.clk/functional: unconstrained
  Skew group summary PRO final:
    skew_group clk/functional: insertion delay [min=0.131, max=0.150, avg=0.143, sd=0.005], skew [0.019 vs 0.046], 100% {0.131, 0.150} (wid=0.022 ws=0.018) (gid=0.132 gs=0.014)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 16493 (unrouted=6372, trialRouted=0, noStatus=0, routed=10121, fixed=0, [crossesIlmBoundary=0, tooFewTerms=6372, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.2 real=0:00:05.7)
**INFO: Start fixing DRV (Mem = 4248.39M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 17 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:45:27.7/0:42:20.7 (5.3), mem = 4248.4M

DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   159|   783|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -72.32|       0|       0|       0|  95.13|          |         |
|    46|   422|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -71.58|      12|       0|     107|  95.23| 0:00:01.0|  4963.4M|
|    40|   409|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -71.54|       5|       0|       1|  95.26| 0:00:01.0|  4963.4M|
|    40|   409|    -0.09|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -71.54|       0|       0|       2|  95.26| 0:00:00.0|  4963.4M|
|    25|   252|    -0.08|     0|     0|     0.00|     0|     0|     0|     0|    -0.27|   -71.54|       0|       0|       0|  95.26| 0:00:00.0|  4963.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 17 constrained nets 
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 40 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the gain is not enough.
*info:     6 net(s): Could not be fixed because runNbfOptimizer fail.
*info:     3 net(s): Could not be fixed because of exceeding max local density.
*info:    22 net(s): Could not be fixed as the net is considered as IPO ignored by the process.


*** Finish DRV Fixing (cpu=0:00:11.2 real=0:00:02.0 mem=4963.4M) ***

*** DrvOpt [finish] : cpu/real = 0:00:17.9/0:00:08.4 (2.1), totSession cpu/real = 3:45:45.5/0:42:29.1 (5.3), mem = 4690.0M

*** Starting refinePlace (3:45:46 mem=4722.0M) ***
Move report: Detail placement moves 43 insts, mean move: 5.53 um, max move: 31.91 um
	Max move on inst (PE_inst0_WrappedPE_inst0_PE_inst0/FE_PHC1880_n_16): (22.77, 53.57) --> (40.86, 39.74)
	Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 4754.0MB
Summary Report:
Instances move: 43 (out of 9513 movable)
Instances flipped: 0
Mean displacement: 5.53 um
Max displacement: 31.91 um (Instance: PE_inst0_WrappedPE_inst0_PE_inst0/FE_PHC1880_n_16) (22.77, 53.568) -> (40.86, 39.744)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFSKPD1BWP16P90
Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 4754.0MB
*** Finished refinePlace (3:45:49 mem=4754.0M) ***
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:22, Mem = 4354.96M).
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.36min real=0.17min mem=4355.0M)                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.270  | -0.200  |   N/A   | -0.270  |
|           TNS (ns):| -71.543 | -22.524 |   N/A   | -49.019 |
|    Violating Paths:|   663   |   323   |   N/A   |   340   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (52)      |   -0.033   |     25 (252)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.261%
------------------------------------------------------------
**optDesign ... cpu = 0:02:45, real = 0:02:08, mem = 2243.2M, totSessionCpu=3:45:50 **
*** Timing NOT met, worst failing slack is -0.270
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 8 -postRoute -usefulSkew -nativePathGroupFlow
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 17 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:45:50.2/0:42:31.1 (5.3), mem = 4351.9M

*info: 1527 don't touch nets excluded
*info: 17 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 4 special nets excluded.
*info: 6372 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.270 TNS Slack -71.541 Density 95.26
OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.270 TNS -49.018; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.200 TNS -22.523; HEPG WNS -0.200 TNS -22.523; all paths WNS -0.270 TNS -71.541
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.200|   -0.270| -22.523|  -71.541|    95.26%|   0:00:00.0| 4641.4M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.188|   -0.264| -20.121|  -66.720|    95.26%|   0:00:01.0| 4949.7M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.182|   -0.258| -19.301|  -65.242|    95.26%|   0:00:00.0| 4968.0M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.183|   -0.258| -19.057|  -64.527|    95.27%|   0:00:01.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.178|   -0.258| -18.913|  -64.288|    95.27%|   0:00:00.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.177|   -0.258| -18.933|  -64.447|    95.27%|   0:00:00.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.173|   -0.253| -18.663|  -63.779|    95.27%|   0:00:00.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.172|   -0.253| -18.637|  -63.760|    95.27%|   0:00:00.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.170|   -0.248| -18.431|  -63.225|    95.27%|   0:00:01.0| 4971.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.170|   -0.248| -18.093|  -62.211|    95.28%|   0:00:01.0| 5007.7M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.170|   -0.248| -17.401|  -61.733|    95.27%|   0:00:00.0| 5007.7M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.163|   -0.248| -17.192|  -61.524|    95.27%|   0:00:01.0| 4974.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T1_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.163|   -0.235| -17.899|  -61.924|    95.26%|   0:00:02.0| 4974.6M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T1_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.5 real=0:00:07.0 mem=4974.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.235|   -0.235| -44.025|  -61.924|    95.26%|   0:00:00.0| 4974.6M|ss_0p72_m40c|  default| SB_T3_SOUTH_SB_OUT_B16[5]                          |
|  -0.226|   -0.226| -43.890|  -61.644|    95.26%|   0:00:01.0| 4974.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.222|   -0.222| -43.648|  -61.034|    95.26%|   0:00:00.0| 4974.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.221|   -0.221| -43.427|  -60.720|    95.24%|   0:00:00.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.219|   -0.219| -42.879|  -59.636|    95.24%|   0:00:01.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.220|   -0.220| -42.626|  -59.117|    95.26%|   0:00:01.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.220|   -0.220| -42.553|  -58.976|    95.26%|   0:00:00.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.220|   -0.220| -42.500|  -58.831|    95.26%|   0:00:01.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.220|   -0.220| -42.500|  -58.831|    95.26%|   0:00:00.0| 4993.6M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.9 real=0:00:04.0 mem=4993.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.4 real=0:00:11.0 mem=4993.6M) ***
OptDebug: End of Optimizer WNS Pass 0: default* WNS -0.220 TNS -42.500; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.161 TNS -16.330; HEPG WNS -0.161 TNS -16.330; all paths WNS -0.220 TNS -58.831
** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -58.831 Density 95.26
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 23 constrained nets 
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.8 real=0:00:11.0 mem=4993.6M) ***
*** SetupOpt [finish] : cpu/real = 0:00:47.8/0:00:20.4 (2.3), totSession cpu/real = 3:46:38.0/0:42:51.5 (5.3), mem = 4776.9M

*** Starting refinePlace (3:46:38 mem=4808.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:01.0 MEM: 4841.0MB
Summary Report:
Instances move: 0 (out of 9527 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:01.0 MEM: 4841.0MB
*** Finished refinePlace (3:46:42 mem=4841.0M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 1527 don't touch nets, 0 undriven net  excluded from IPO operation.
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
Info: 23 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:46:41.7/0:42:53.0 (5.3), mem = 4372.9M

*info: 1527 don't touch nets excluded
*info: 23 clock nets excluded
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 isolation instances dont touch
*info: 4 special nets excluded.
*info: 6372 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -58.831 Density 95.29
OptDebug: Start of Optimizer TNS Pass: default* WNS -0.220 TNS -42.500; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.161 TNS -16.330; HEPG WNS -0.161 TNS -16.330; all paths WNS -0.220 TNS -58.831
Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.161|   -0.220| -16.330|  -58.831|    95.29%|   0:00:00.0| 4648.4M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T1_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.161|   -0.220| -15.998|  -58.028|    95.29%|   0:00:01.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T1_SOUTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.161|   -0.220| -15.877|  -57.496|    95.29%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.161|   -0.220| -15.840|  -57.421|    95.29%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T3_NORTH_B1/value_outReg_ |
|        |         |        |         |          |            |        |            |         | reg[0]/D                                           |
|  -0.161|   -0.220| -15.723|  -57.197|    95.28%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T4_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
|  -0.161|   -0.220| -15.035|  -55.769|    95.22%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T2_SOUTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220| -14.701|  -55.148|    95.22%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T4_SOUTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[3]/D                                         |
|  -0.161|   -0.220| -14.446|  -54.656|    95.20%|   0:00:01.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_WEST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[14]/D                                         |
|  -0.161|   -0.220| -14.307|  -54.393|    95.19%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220| -14.194|  -54.179|    95.18%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[14]/D                                         |
|  -0.161|   -0.220| -14.058|  -53.904|    95.18%|   0:00:00.0| 4978.1M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[14]/D                                         |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.161|   -0.220| -12.803|  -51.495|    95.12%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T0_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220| -12.663|  -51.217|    95.11%|   0:00:01.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T4_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[4]/D                                         |
|  -0.161|   -0.220| -12.611|  -51.126|    95.11%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T1_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220| -12.473|  -50.856|    95.10%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_WEST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[14]/D                                         |
|  -0.161|   -0.220| -12.327|  -50.556|    95.07%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T4_SOUTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[9]/D                                         |
|  -0.161|   -0.220| -12.100|  -50.104|    95.02%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T1_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[15]/D                                        |
|  -0.161|   -0.220| -11.094|  -48.107|    94.93%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_WEST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[14]/D                                         |
|  -0.161|   -0.220|  -9.894|  -45.707|    94.85%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T0_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220|  -9.541|  -44.996|    94.84%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T0_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[14]/D                                        |
|  -0.161|   -0.220|  -8.069|  -42.050|    94.64%|   0:00:01.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T1_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[4]/D                                         |
|  -0.161|   -0.220|  -7.918|  -41.728|    94.62%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T1_NORTH_B16/value_outRe |
|        |         |        |         |          |            |        |            |         | g_reg[4]/D                                         |
|  -0.161|   -0.220|  -5.603|  -36.857|    94.27%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[8]/D                                          |
|  -0.161|   -0.220|  -5.536|  -36.719|    94.26%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[4]/D                                          |
|  -0.161|   -0.220|  -4.894|  -35.115|    94.13%|   0:00:00.0| 4981.2M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B16_PE/REG_T3_EAST_B16/value_outReg |
|        |         |        |         |          |            |        |            |         | _reg[4]/D                                          |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.161|   -0.220|  -3.073|  -33.294|    94.13%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  reg2reg| SB_ID0_5TRACKS_B1_PE/REG_T1_WEST_B1/value_outReg_r |
|        |         |        |         |          |            |        |            |         | eg[0]/D                                            |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:12.4 real=0:00:05.0 mem=4955.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+
|  -0.220|   -0.220| -30.221|  -33.294|    94.13%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.217|   -0.217| -29.448|  -32.465|    94.14%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
|  -0.217|   -0.217| -29.429|  -32.424|    94.14%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_NORTH_SB_OUT_B1[0]                           |
|  -0.217|   -0.217| -29.398|  -32.384|    94.14%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_EAST_SB_OUT_B1[0]                            |
|  -0.217|   -0.217| -29.296|  -32.219|    94.13%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_SOUTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -29.092|  -31.997|    94.12%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_EAST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -28.507|  -31.412|    94.12%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_SOUTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -28.484|  -31.389|    94.12%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_SOUTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -27.470|  -30.374|    94.11%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -27.444|  -30.348|    94.11%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -27.396|  -30.301|    94.11%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -26.175|  -29.080|    94.12%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -25.783|  -28.688|    94.10%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_EAST_SB_OUT_B16[5]                           |
|  -0.217|   -0.217| -25.582|  -28.487|    94.09%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T1_NORTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -25.537|  -28.442|    94.09%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T1_NORTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -24.367|  -27.272|    94.09%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_EAST_SB_OUT_B16[4]                           |
|  -0.217|   -0.217| -24.344|  -27.249|    94.09%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_EAST_SB_OUT_B16[4]                           |
|  -0.217|   -0.217| -24.192|  -27.097|    94.09%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T3_EAST_SB_OUT_B16[4]                           |
|  -0.217|   -0.217| -23.372|  -26.277|    94.08%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_SOUTH_SB_OUT_B16[6]                          |
|  -0.217|   -0.217| -23.277|  -26.182|    94.06%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_NORTH_SB_OUT_B16[12]                         |
|  -0.217|   -0.217| -23.113|  -26.018|    94.05%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B16[6]                          |
|  -0.217|   -0.217| -22.697|  -25.602|    94.05%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_SOUTH_SB_OUT_B16[6]                          |
|  -0.217|   -0.217| -22.529|  -25.434|    94.03%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -22.397|  -25.302|    94.02%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -22.001|  -24.906|    93.94%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_WEST_SB_OUT_B16[14]                          |
|  -0.217|   -0.217| -20.385|  -23.290|    93.80%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B16[4]                          |
|  -0.217|   -0.217| -19.854|  -22.758|    93.68%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_NORTH_SB_OUT_B16[4]                          |
|  -0.217|   -0.217| -16.996|  -19.901|    93.25%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_NORTH_SB_OUT_B16[4]                          |
|  -0.217|   -0.217| -16.986|  -19.891|    93.25%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_NORTH_SB_OUT_B16[4]                          |
|  -0.217|   -0.217| -16.956|  -19.861|    93.24%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T2_NORTH_SB_OUT_B16[4]                          |
|  -0.217|   -0.217| -15.462|  -18.367|    93.02%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_WEST_SB_OUT_B16[4]                           |
|  -0.217|   -0.217| -13.904|  -16.809|    92.69%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B16[6]                          |
|  -0.217|   -0.217| -12.936|  -15.841|    92.47%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T1_NORTH_SB_OUT_B16[2]                          |
|  -0.217|   -0.217| -12.183|  -15.087|    92.24%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T4_SOUTH_SB_OUT_B16[9]                          |
|  -0.217|   -0.217| -11.885|  -14.790|    92.11%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_SOUTH_SB_OUT_B16[14]                         |
|  -0.217|   -0.217| -11.811|  -14.716|    92.05%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T1_EAST_SB_OUT_B16[11]                          |
|  -0.217|   -0.217| -11.806|  -14.710|    92.01%|   0:00:01.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_WEST_SB_OUT_B16[5]                           |
|  -0.217|   -0.217| -11.806|  -14.710|    92.01%|   0:00:00.0| 4955.3M|ss_0p72_m40c|  default| SB_T0_NORTH_SB_OUT_B1[0]                           |
+--------+---------+--------+---------+----------+------------+--------+------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:07.0 mem=4955.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:35.0 real=0:00:12.0 mem=4955.3M) ***
OptDebug: End of Optimizer TNS Pass: default* WNS -0.217 TNS -11.806; reg2cgate* WNS - TNS 0.000; reg2reg* WNS -0.159 TNS -2.905; HEPG WNS -0.159 TNS -2.905; all paths WNS -0.217 TNS -14.710
** GigaOpt Optimizer WNS Slack -0.217 TNS Slack -14.710 Density 92.01
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 25 constrained nets 
Layer 4 has 1 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:35.3 real=0:00:12.0 mem=4955.3M) ***
*** SetupOpt [finish] : cpu/real = 0:00:45.2/0:00:21.7 (2.1), totSession cpu/real = 3:47:26.9/0:43:14.7 (5.3), mem = 4726.8M

*** Starting refinePlace (3:47:27 mem=4758.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 4790.9MB
Summary Report:
Instances move: 0 (out of 8976 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:01.0 MEM: 4790.9MB
*** Finished refinePlace (3:47:31 mem=4790.9M) ***
End: GigaOpt Optimization in TNS mode
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:04:26, real = 0:02:54, mem = 2281.3M, totSessionCpu=3:47:31 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4373.36M, totSessionCpu=3:47:31).
**optDesign ... cpu = 0:04:27, real = 0:02:54, mem = 2280.4M, totSessionCpu=3:47:31 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.159 ns
Total 0 nets layer assigned (0.1).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 48 (0.3%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.217 ns
Total 0 nets layer assigned (0.2).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 326 (2.0%)
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.217  | -0.159  |   N/A   | -0.217  |
|           TNS (ns):| -14.711 | -2.905  |   N/A   | -11.806 |
|    Violating Paths:|   252   |   22    |   N/A   |   230   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      8 (52)      |   -0.033   |     26 (269)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.028%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:04:28, real = 0:02:55, mem = 2222.0M, totSessionCpu=3:47:32 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 396
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 396

globalDetailRoute

#setNanoRouteMode -dbViaWeight "*_P* -1 "
#setNanoRouteMode -drouteOnGridOnly "wire 4:7 via 3:6"
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "false"
#setNanoRouteMode -routeBottomRoutingLayer 2
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut false
#setNanoRouteMode -routeTopRoutingLayer 7
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Aug  9 12:05:09 2019
#
#num needed restored net=0
#need_extraction net=0 (total=15989)
#Processed 1240 dirty instances, 1564 dirty terms, 1 dirty fterm, 0 dirty pgterms, 0 misc dirty regions, 6 same cell-size swaps
#(357 insts marked dirty, reset pre-exisiting dirty flag on 652 insts, 830 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Fri Aug  9 12:05:09 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:03, memory = 2252.43 (MB), peak = 4588.07 (MB)
#Merging special wires: starts on Fri Aug  9 12:05:12 2019 with memory = 2252.56 (MB), peak = 4588.07 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:4.5 GB --1.21 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 3.98200 28.51200 ) on M1 for NET SB_ID0_5TRACKS_B1_PE/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 3.34200 25.63200 ) on M1 for NET SB_ID0_5TRACKS_B1_PE/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 4.07200 23.90400 ) on M1 for NET SB_ID0_5TRACKS_B1_PE/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 4.60200 23.32800 ) on M1 for NET SB_ID0_5TRACKS_B1_PE/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 31.53000 27.34300 ) on M2 for NET PE_inst0__alu_res[5]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 27.75000 28.49500 ) on M2 for NET PE_inst0__alu_res[11]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 14.00900 53.83900 ) on M2 for NET PE_inst0__alu_res[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 30.69100 27.36000 ) on M2 for NET PE_inst0__alu_res[2]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 19.13900 48.68800 ) on M2 for NET PE_inst0__alu_res[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 21.27000 31.95100 ) on M2 for NET PE_inst0__alu_res[8]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 27.48000 42.31900 ) on M2 for NET PE_inst0__alu_res[13]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 27.75000 37.71100 ) on M2 for NET PE_inst0__alu_res[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 30.18000 36.55900 ) on M2 for NET PE_inst0__alu_res[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 30.45000 38.32000 ) on M2 for NET PE_inst0__alu_res[9]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B2 at ( 19.92000 50.99200 ) on M2 for NET PE_inst0__alu_res[7]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 41.44600 54.45100 ) on M1 for NET SB_ID0_5TRACKS_B16_PE/RMUX_T4_EAST_B16_sel__O[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 34.51400 56.75500 ) on M1 for NET SB_ID0_5TRACKS_B16_PE/RMUX_T3_EAST_B16_sel__O[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 35.32600 53.83600 ) on M1 for NET SB_ID0_5TRACKS_B16_PE/RMUX_T3_EAST_B16_sel__O[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 33.79400 53.83600 ) on M1 for NET SB_ID0_5TRACKS_B16_PE/RMUX_T3_EAST_B16_sel__O[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 3.46400 63.05200 ) on M1 for NET SB_ID0_5TRACKS_B16_PE/RMUX_T4_WEST_B16_sel__O[0]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#819 routed nets are extracted.
#    496 (3.10%) extracted nets are partially routed.
#8791 routed net(s) are imported.
#8 (0.05%) nets are without wires.
#6371 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15989.
#
#Start instance access analysis using 8 threads...
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#18 out of 10860(0.17%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#2 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.34 (MB)
#Total memory = 2257.12 (MB)
#Peak memory = 4588.07 (MB)
#
#Finished routing data preparation on Fri Aug  9 12:05:13 2019
#
#Cpu time = 00:00:10
#Elapsed time = 00:00:04
#Increased memory = 46.54 (MB)
#Total memory = 2257.12 (MB)
#Peak memory = 4588.07 (MB)
#
#
#Start global routing on Fri Aug  9 12:05:13 2019
#
#
#Start global routing initialization on Fri Aug  9 12:05:13 2019
#
#Number of eco nets is 728
#
#Start global routing data preparation on Fri Aug  9 12:05:13 2019
#
#Start routing resource analysis on Fri Aug  9 12:05:13 2019
#
#Routing resource analysis is done on Fri Aug  9 12:05:14 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         648          24        4756    99.16%
#  M2             H        1282          34        4756     6.33%
#  M3             V         833          30        4756     5.80%
#  M4             H        1041          28        4756     6.58%
#  M5             V         720          28        4756    12.30%
#  M6             H        1041          28        4756     6.58%
#  M7             V         404         344        4756    17.58%
#  M8             H          12          70        4756    86.12%
#  M9             V          15          42        4756    74.35%
#  --------------------------------------------------------------
#  Total                   5996      24.84%       42804    34.98%
#
#  25 nets (0.16%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 12:05:14 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2259.84 (MB), peak = 4588.07 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 12:05:14 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2259.84 (MB), peak = 4588.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.49 (MB), peak = 4588.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2265.49 (MB), peak = 4588.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6371 (skipped).
#Total number of routable nets = 9618.
#Total number of nets in the design = 15989.
#
#736 routable nets have only global wires.
#8882 routable nets have only detail routed wires.
#12 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#14 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 12             724  
#------------------------------------------------
#        Total                 12             724  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 25            1            9592  
#-------------------------------------------------------------
#        Total                 25            1            9592  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M2           14(0.31%)      2(0.04%)      1(0.02%)   (0.37%)
#  M3            3(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     17(0.06%)      2(0.01%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.06% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 143807 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16657 um.
#Total wire length on LAYER M3 = 28428 um.
#Total wire length on LAYER M4 = 23784 um.
#Total wire length on LAYER M5 = 27666 um.
#Total wire length on LAYER M6 = 24945 um.
#Total wire length on LAYER M7 = 22327 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 103493
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 103453 (100.0%)
#Up-Via Summary (total 103493):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25719 (100.0%)         8 (  0.0%)      25727
# M2             37731 ( 99.9%)        27 (  0.1%)      37758
# M3             19483 (100.0%)         0 (  0.0%)      19483
# M4             10439 (100.0%)         0 (  0.0%)      10439
# M5              6613 (100.0%)         0 (  0.0%)       6613
# M6              3468 ( 99.9%)         5 (  0.1%)       3473
#-----------------------------------------------------------
#               103453 (100.0%)        40 (  0.0%)     103493 
#
#Total number of involved priority nets 12
#Maximum src to sink distance for priority net 56.1
#Average of max src_to_sink distance for priority net 19.8
#Average of ave src_to_sink distance for priority net 14.5
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.07%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.82 (MB)
#Total memory = 2271.95 (MB)
#Peak memory = 4588.07 (MB)
#
#Finished global routing on Fri Aug  9 12:05:14 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2267.27 (MB), peak = 4588.07 (MB)
#Start Track Assignment.
#Done with 215 horizontal wires in 1 hboxes and 126 vertical wires in 1 hboxes.
#Done with 23 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144325 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 17016 um.
#Total wire length on LAYER M3 = 28523 um.
#Total wire length on LAYER M4 = 23822 um.
#Total wire length on LAYER M5 = 27675 um.
#Total wire length on LAYER M6 = 24957 um.
#Total wire length on LAYER M7 = 22333 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 103493
#Total number of multi-cut vias = 40 (  0.0%)
#Total number of single cut vias = 103453 (100.0%)
#Up-Via Summary (total 103493):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25719 (100.0%)         8 (  0.0%)      25727
# M2             37731 ( 99.9%)        27 (  0.1%)      37758
# M3             19483 (100.0%)         0 (  0.0%)      19483
# M4             10439 (100.0%)         0 (  0.0%)      10439
# M5              6613 (100.0%)         0 (  0.0%)       6613
# M6              3468 ( 99.9%)         5 (  0.1%)       3473
#-----------------------------------------------------------
#               103453 (100.0%)        40 (  0.0%)     103493 
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2315.98 (MB), peak = 4588.07 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	6         6         12        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:07
#Increased memory = 105.89 (MB)
#Total memory = 2316.43 (MB)
#Peak memory = 4588.07 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 20.0% of the total area was rechecked for DRC, and 75.0% required routing.
#   number of violations = 2210
#
#    By Layer and Type :
#	         EOLSpc    Short   CutSpc      Mar      Enc    SLTbl   Others   Totals
#	M1            2        3        1        0        3        0       33       42
#	M2           10       34       18        4        1        0       20       87
#	M3            5      303        8        2        0        0       22      340
#	M4            5      437        3       11        2        8        5      471
#	M5            1      791        0       19        8       16       22      857
#	M6            1      363        0        0       11        4        5      384
#	M7            1       11        0        0        0        9        8       29
#	Totals       25     1942       30       36       25       37      115     2210
#357 out of 10859 instances (3.3%) need to be verified(marked ipoed), dirty area = 4.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 2214
#
#    By Layer and Type :
#	         EOLSpc    Short   CutSpc      Mar      Enc    SLTbl   Others   Totals
#	M1            2        3        1        0        3        0       33       42
#	M2           10       34       18        4        1        0       20       87
#	M3            5      303        8        2        0        0       26      344
#	M4            5      437        3       11        2        8        5      471
#	M5            1      791        0       19        8       16       22      857
#	M6            1      363        0        0       11        4        5      384
#	M7            1       11        0        0        0        9        8       29
#	Totals       25     1942       30       36       25       37      119     2214
#cpu time = 00:01:07, elapsed time = 00:00:10, memory = 3143.48 (MB), peak = 4588.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 2364
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        5        0        0        1        7
#	M2            8        0        5        3        0        0        4       20
#	M3          278        0        4        4        0        0        6      292
#	M4          449        3       84        3        2       91        2      634
#	M5          787       25       56       18        9       28        9      932
#	M6          430        0        0       10        9       17       10      476
#	M7            1        0        0        0        0        0        2        3
#	Totals     1954       28      149       43       20      136       34     2364
#cpu time = 00:01:29, elapsed time = 00:00:14, memory = 2941.65 (MB), peak = 4588.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 2420
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            6        0        2        1        0        0        2       11
#	M3          276        0        2        4        0        0        5      287
#	M4          450        3       88        4        0       96        4      645
#	M5          791        9       57        9       10       33        7      916
#	M6          391        0       22       33        6       31        6      489
#	M7           34        0        0        0        7       26        1       68
#	Totals     1949       12      171       53       23      186       26     2420
#cpu time = 00:01:01, elapsed time = 00:00:14, memory = 2906.05 (MB), peak = 4588.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 2320
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        3        0        0        1        5
#	M2            6        0        3        2        0        0        0       11
#	M3          278        0        2        2        0        0        6      288
#	M4          451        4       76        2        0       80        1      614
#	M5          782       13       58       20        9       31        4      917
#	M6          429        0        1       11        7       20       11      479
#	M7            3        0        0        0        1        1        1        6
#	Totals     1950       17      140       40       17      132       24     2320
#cpu time = 00:00:56, elapsed time = 00:00:13, memory = 2859.42 (MB), peak = 4588.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 2345
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            4        0        2        0        0        0        1        7
#	M3          277        0        0        1        0        0        4      282
#	M4          447       10       60        1        0       60        1      579
#	M5          820       16       63        0       10       30        5      944
#	M6          416        0       17       23        2       16        3      477
#	M7           29        0        0        0        2       21        0       52
#	Totals     1994       26      142       27       14      127       15     2345
#cpu time = 00:01:04, elapsed time = 00:00:10, memory = 2838.70 (MB), peak = 4588.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 2480
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        2        0        0        1        4
#	M2            6        0        2        2        0        0        0       10
#	M3          278        0        2        3        0        0        4      287
#	M4          469        3      121        3        0      127        1      724
#	M5          816       23       79       17        8       32        3      978
#	M6          441        0        0       10        4       17        2      474
#	M7            0        0        0        0        0        0        3        3
#	Totals     2011       26      204       37       12      176       14     2480
#cpu time = 00:01:08, elapsed time = 00:00:10, memory = 2836.39 (MB), peak = 4588.07 (MB)
#start 6th optimization iteration ...
#   number of violations = 2552
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          276        0        1       11        0        0        4      292
#	M4          462        3       86       12        0      106        0      669
#	M5          804        7       72        9        8       47        8      955
#	M6          402        0       37       42        4       41        4      530
#	M7           44        0        0        0       13       38        2       97
#	Totals     1993       10      197       76       25      232       19     2552
#cpu time = 00:01:22, elapsed time = 00:00:11, memory = 3036.40 (MB), peak = 4588.07 (MB)
#start 7th optimization iteration ...
#   number of violations = 2367
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          277        0        0        5        0        0        4      286
#	M4          456        1       96        5        0      106        0      664
#	M5          795       15       61       13        8       35        7      934
#	M6          433        0        0        8        7       12       11      471
#	M7            4        0        0        0        0        0        2        6
#	Totals     1970       16      157       31       15      153       25     2367
#cpu time = 00:01:31, elapsed time = 00:00:13, memory = 3281.88 (MB), peak = 4588.07 (MB)
#start 8th optimization iteration ...
#   number of violations = 2392
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       14        0        0        4      294
#	M4            1      467       59       15        1       87        2      632
#	M5            6      797       54       10       10       41        5      923
#	M6            2      384       23       29        4       26        2      470
#	M7            0       32        0        0        6       26        3       67
#	Totals        9     1961      136       68       21      180       17     2392
#cpu time = 00:01:59, elapsed time = 00:00:20, memory = 3198.96 (MB), peak = 4588.07 (MB)
#start 9th optimization iteration ...
#   number of violations = 2280
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          277        0        0        5        0        0        4      286
#	M4          460        3       83        6        1       93        1      647
#	M5          793        7       43       10        9       30        5      897
#	M6          402        0        3        7        7       12        4      435
#	M7            9        0        0        0        0        0        0        9
#	Totals     1946       10      129       28       17      135       15     2280
#cpu time = 00:02:23, elapsed time = 00:00:24, memory = 2979.48 (MB), peak = 4588.07 (MB)
#start 10th optimization iteration ...
#   number of violations = 2242
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        0        0        0        0        5
#	M3          276        0        1        3        0        0        4      284
#	M4          447        2       59        3        0       65        1      577
#	M5          789       10       57       14        9       34        5      918
#	M6          414        0        0       10        6       14        5      449
#	M7            6        0        0        0        0        0        0        6
#	Totals     1937       12      118       31       15      113       16     2242
#cpu time = 00:00:58, elapsed time = 00:00:10, memory = 2956.15 (MB), peak = 4588.07 (MB)
#start 11th optimization iteration ...
#   number of violations = 2392
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          277        0        1        8        0        0        5      291
#	M4          452        9       72       10        2       88        1      634
#	M5          804        6       60        8        9       38        6      931
#	M6          387        0       22       27        3       28        5      472
#	M7           30        0        0        0        3       24        1       58
#	Totals     1955       15      155       53       17      178       19     2392
#cpu time = 00:01:21, elapsed time = 00:00:12, memory = 3171.97 (MB), peak = 4588.07 (MB)
#start 12th optimization iteration ...
#   number of violations = 2338
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       15        0        0        4      295
#	M4          469        2       88       18        3      118        3      701
#	M5          788        6       65        5        9       35        4      912
#	M6          412        0        0        3        2        5        1      423
#	M7            1        0        0        0        0        0        0        1
#	Totals     1951        8      153       41       14      158       13     2338
#cpu time = 00:01:15, elapsed time = 00:00:10, memory = 2947.95 (MB), peak = 4588.07 (MB)
#start 13th optimization iteration ...
#   number of violations = 2409
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      277        0       12        0        0        4      293
#	M4            1      460       74       13        1       98        3      650
#	M5            4      795       59        7        9       39        3      916
#	M6            1      385       25       31        2       26        2      472
#	M7            0       35        0        0        9       27        1       72
#	Totals        6     1957      158       63       21      190       14     2409
#cpu time = 00:01:43, elapsed time = 00:00:16, memory = 3223.32 (MB), peak = 4588.07 (MB)
#start 14th optimization iteration ...
#   number of violations = 2257
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       14        0        0        4      294
#	M4          451        2       67       14        0       95        2      631
#	M5          795        9       62        8        9       36        5      924
#	M6          384        0        0        5        3        6        3      401
#	M7            1        0        0        0        0        0        0        1
#	Totals     1912       11      129       41       12      137       15     2257
#cpu time = 00:01:46, elapsed time = 00:00:16, memory = 3053.18 (MB), peak = 4588.07 (MB)
#start 15th optimization iteration ...
#   number of violations = 2550
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       15        0        0        4      295
#	M4          472        3      110       15        0      140        1      741
#	M5          812        7      117        5       10       67       11     1029
#	M6          463        0        0        4        3        5        2      477
#	M7            1        0        0        0        0        0        1        2
#	Totals     2029       10      227       39       13      212       20     2550
#cpu time = 00:02:16, elapsed time = 00:00:25, memory = 2931.21 (MB), peak = 4588.07 (MB)
#start 16th optimization iteration ...
#   number of violations = 2591
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      276        2       11        0        0        4      293
#	M4            0      456       80       12        0      102        6      656
#	M5            1      794       64       11       15       57       11      953
#	M6            1      374       39       61        2       45        3      525
#	M7            9       69        0        0       17       55        3      153
#	Totals       11     1974      187       98       34      259       28     2591
#cpu time = 00:01:10, elapsed time = 00:00:11, memory = 3355.23 (MB), peak = 4588.07 (MB)
#start 17th optimization iteration ...
#   number of violations = 2311
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        1       14        0        0        4      295
#	M4          467        5       60       14        0       88        0      634
#	M5          783        5       64        7        9       43        7      918
#	M6          425        0        0        7        4        7        5      448
#	M7            5        0        0        0        1        4        0       10
#	Totals     1961       10      125       42       14      142       17     2311
#cpu time = 00:01:14, elapsed time = 00:00:14, memory = 2910.74 (MB), peak = 4588.07 (MB)
#start 18th optimization iteration ...
#   number of violations = 2404
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       10        0        0        4      290
#	M4          460        4       79       10        0       98        0      651
#	M5          795        3       49       10       11       36       10      914
#	M6          360        0       22       36        2       25        1      446
#	M7           46        0        0        0       15       32        4       97
#	Totals     1942        7      150       66       28      191       20     2404
#cpu time = 00:01:25, elapsed time = 00:00:13, memory = 3007.03 (MB), peak = 4588.07 (MB)
#start 19th optimization iteration ...
#   number of violations = 2340
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          278        0        0       14        0        0        4      296
#	M4          467        4       77       15        0      105        1      669
#	M5          793        5       61        7       11       44        4      925
#	M6          418        0        0        7        1        6        2      434
#	M7            4        0        0        0        2        3        1       10
#	Totals     1965        9      138       43       14      158       13     2340
#cpu time = 00:01:32, elapsed time = 00:00:14, memory = 3228.16 (MB), peak = 4588.07 (MB)
#start 20th optimization iteration ...
#   number of violations = 2194
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       16        0        0        4      296
#	M4          472        2       46       16        0       78        1      615
#	M5          776        8       37        6       11       28        7      873
#	M6          390        0        0        3        2        4        4      403
#	M7            1        0        0        0        0        0        0        1
#	Totals     1920       10       83       41       13      110       17     2194
#cpu time = 00:01:46, elapsed time = 00:00:15, memory = 3418.65 (MB), peak = 4588.07 (MB)
#start 21th optimization iteration ...
#   number of violations = 2674
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       10        0        0        4      290
#	M4            0      465       90       11        0      110        2      678
#	M5            6      803       94       13       12       90        6     1024
#	M6            1      405       35       52        4       41        5      543
#	M7            2       62        0        0       18       44        7      133
#	Totals        9     2016      219       86       34      285       25     2674
#cpu time = 00:02:30, elapsed time = 00:00:29, memory = 3061.82 (MB), peak = 4588.07 (MB)
#start 22th optimization iteration ...
#   number of violations = 2331
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        0        0        0        0        5
#	M3            0      276        1       13        0        0        4      294
#	M4            0      462       80       13        0      106        2      663
#	M5            5      789       63        8        8       40        3      916
#	M6            0      400        0       13        5        7        4      429
#	M7            0        9        0        0        3        8        1       21
#	Totals        5     1941      145       48       16      161       15     2331
#cpu time = 00:00:58, elapsed time = 00:00:09, memory = 2971.81 (MB), peak = 4588.07 (MB)
#start 23th optimization iteration ...
#   number of violations = 2568
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      277        1       12        0        0        4      294
#	M4            0      465       74       13        1       97        6      656
#	M5            0      797       66        5        9       57        8      942
#	M6            1      382       34       59        3       37        4      520
#	M7            8       71        0        0       11       55        5      150
#	Totals        9     1997      175       89       24      246       28     2568
#cpu time = 00:01:23, elapsed time = 00:00:14, memory = 2873.38 (MB), peak = 4588.07 (MB)
#start 24th optimization iteration ...
#   number of violations = 2369
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            4        0        0        0        0        0        0        4
#	M3          276        0        0       15        0        0        4      295
#	M4          471        5      117       15        0      147        0      755
#	M5          786        3       50        5        9       32        5      890
#	M6          390        0        0        9        1        5        4      409
#	M7            9        0        0        0        1        4        0       14
#	Totals     1937        8      167       44       11      188       14     2369
#cpu time = 00:01:16, elapsed time = 00:00:11, memory = 3246.18 (MB), peak = 4588.07 (MB)
#start 25th optimization iteration ...
#   number of violations = 2444
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       15        0        0        3      296
#	M4          470        1       81       14        0      110        0      676
#	M5          802        6       80        6        8       52        3      957
#	M6          452        0        0       15        2        6        1      476
#	M7           16        0        0        0        2       12        0       30
#	Totals     2022        7      163       52       12      180        8     2444
#cpu time = 00:01:30, elapsed time = 00:00:13, memory = 3094.72 (MB), peak = 4588.07 (MB)
#start 26th optimization iteration ...
#   number of violations = 2478
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       14        0        0        4      294
#	M4            0      465       56       14        0       84        5      624
#	M5            3      781       43        9        9       41        6      892
#	M6            1      350       39       59        2       38        2      491
#	M7            7       84        0        0       18       52       10      171
#	Totals       11     1961      138       96       29      215       28     2478
#cpu time = 00:02:00, elapsed time = 00:00:18, memory = 3400.47 (MB), peak = 4588.07 (MB)
#start 27th optimization iteration ...
#   number of violations = 2324
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       18        0        0        3      299
#	M4          473        5       89       17        0      124        0      708
#	M5          791        2       49        5        9       35        7      898
#	M6          370        0        0       11        1        3        1      386
#	M7           12        0        0        0        3        8        1       24
#	Totals     1928        7      140       53       13      170       13     2324
#cpu time = 00:02:21, elapsed time = 00:00:22, memory = 3050.41 (MB), peak = 4588.07 (MB)
#start 28th optimization iteration ...
#   number of violations = 2520
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      277        0        8        0        0        4      289
#	M4            0      457       70        8        0       86        3      624
#	M5            6      796       52       13       12       51        3      933
#	M6            1      379       33       60        5       41        7      526
#	M7            1       66        0        0       16       54        5      142
#	Totals        8     1980      155       89       33      232       23     2520
#cpu time = 00:01:26, elapsed time = 00:00:14, memory = 2948.39 (MB), peak = 4588.07 (MB)
#start 29th optimization iteration ...
#   number of violations = 2304
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          277        0        1       17        0        0        3      298
#	M4          470        5       68       16        0      101        0      660
#	M5          787        3       50        6       11       33        7      897
#	M6          402        0        0       12        1        4        1      420
#	M7           10        0        0        0        1        9        0       20
#	Totals     1951        8      120       53       13      147       12     2304
#cpu time = 00:01:20, elapsed time = 00:00:11, memory = 3281.92 (MB), peak = 4588.07 (MB)
#start 30th optimization iteration ...
#   number of violations = 2524
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1       18        0        0        3      298
#	M4            0      468       72       17        0      107        5      669
#	M5            6      799       56        9       12       50        4      936
#	M6            1      370       26       55        2       29        2      485
#	M7            2       56        0        0       18       46        5      127
#	Totals        9     1974      156      101       32      232       20     2524
#cpu time = 00:01:34, elapsed time = 00:00:15, memory = 3034.76 (MB), peak = 4588.07 (MB)
#start 31th optimization iteration ...
#   number of violations = 2713
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        5        0        0        0        0        0        5
#	M3            0      278        0        8        0        0        5      291
#	M4            3      456       65       10        3       81        5      623
#	M5            9      802       68       19       21       71       19     1009
#	M6            0      359       28       87       10       33        9      526
#	M7            7      118        0        0       41       66       25      257
#	Totals       19     2019      161      124       75      251       64     2713
#cpu time = 00:02:21, elapsed time = 00:00:23, memory = 2944.57 (MB), peak = 4588.07 (MB)
#start 32th optimization iteration ...
#   number of violations = 2475
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1       18        0        0        3      298
#	M4            0      470       67       17        0      102        4      660
#	M5            1      789       41        5        9       40        7      892
#	M6            2      358       28       53        2       29        4      476
#	M7            6       64        0        0       13       48        9      140
#	Totals        9     1962      138       95       24      219       28     2475
#cpu time = 00:01:57, elapsed time = 00:00:17, memory = 3416.13 (MB), peak = 4588.07 (MB)
#start 33th optimization iteration ...
#   number of violations = 2722
#
#    By Layer and Type :
#	          Short   MinStp      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        0        0        0        1        2
#	M2            6        0        0        0        0        0        0        6
#	M3          280        0        0       12        0        0        6      298
#	M4          466        0       93       15        5      117        7      703
#	M5          802        7       45       16       24       53       21      968
#	M6          327        1       40       83        2       42        3      498
#	M7          111        7        0        0       44       70       15      247
#	Totals     1993       15      178      126       75      282       53     2722
#cpu time = 00:03:01, elapsed time = 00:00:30, memory = 3178.77 (MB), peak = 4588.07 (MB)
#start 34th optimization iteration ...
#   number of violations = 2606
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       16        0        0        4      296
#	M4            0      473       75       16        0      107        6      677
#	M5            6      802       75       11       11       72        3      980
#	M6            0      399       24       51        4       25        3      506
#	M7            2       61        0        0       20       47       11      141
#	Totals        8     2016      174       94       35      251       28     2606
#cpu time = 00:02:02, elapsed time = 00:00:19, memory = 3020.69 (MB), peak = 4588.07 (MB)
#start 35th optimization iteration ...
#   number of violations = 2718
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        1        0        0        0        6
#	M3          276        0        1       15        0        0        4      296
#	M4          472        7       77       15        0      107        0      678
#	M5          822        1      109       10       10      106        7     1065
#	M6          430        0       22       50        5       26        4      537
#	M7           61        0        0        0       20       42       10      133
#	Totals     2066        8      210       92       35      281       26     2718
#cpu time = 00:02:05, elapsed time = 00:00:19, memory = 3281.23 (MB), peak = 4588.07 (MB)
#start 36th optimization iteration ...
#   number of violations = 2722
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        5        2        1        0        0        0        8
#	M3            0      280        2       14        0        0        5      301
#	M4            4      472       80       15        4      108        3      686
#	M5            9      808       67       13       20       71       15     1003
#	M6            1      342       25       77        6       30       10      491
#	M7            2      106        0        0       37       66       18      229
#	Totals       16     2014      176      122       67      275       52     2722
#cpu time = 00:03:03, elapsed time = 00:00:34, memory = 3279.38 (MB), peak = 4588.07 (MB)
#start 37th optimization iteration ...
#   number of violations = 2518
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1       18        0        0        3      298
#	M4            0      474       86       17        0      121        6      704
#	M5            0      798       41       11       10       41        7      908
#	M6            2      332       26       55        4       25        2      446
#	M7            7       72        0        0       18       49        7      153
#	Totals        9     1957      155      103       32      236       26     2518
#cpu time = 00:02:46, elapsed time = 00:00:27, memory = 3165.36 (MB), peak = 4588.07 (MB)
#start 38th optimization iteration ...
#   number of violations = 2675
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        6        0        0        0        0        1        7
#	M3            0      281        0       12        0        0        6      299
#	M4            6      468       83       17        8      108        0      690
#	M5           11      802       51       19       23       61       18      985
#	M6            2      332       26       78        6       26        5      475
#	M7            0      106        0        0       30       66       15      217
#	Totals       19     1996      160      126       67      261       46     2675
#cpu time = 00:03:00, elapsed time = 00:00:29, memory = 3250.18 (MB), peak = 4588.07 (MB)
#start 39th optimization iteration ...
#   number of violations = 2528
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        1        0        0        1        3
#	M2            0        4        1        1        0        0        0        6
#	M3            0      276        1       18        0        0        3      298
#	M4            0      476      102       17        0      137        4      736
#	M5            6      790       40       10       14       37        3      900
#	M6            1      324       27       48        5       26        2      433
#	M7            3       73        0        0       25       43        8      152
#	Totals       10     1944      171       95       44      243       21     2528
#cpu time = 00:03:35, elapsed time = 00:00:34, memory = 3148.61 (MB), peak = 4588.07 (MB)
#start 40th optimization iteration ...
#   number of violations = 2537
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        0        0        0        1        2
#	M2            0        4        0        0        0        0        0        4
#	M3            0      276        0       17        0        0        4      297
#	M4            0      470       99       17        0      133        5      724
#	M5            6      794       47        8       13       46        2      916
#	M6            1      333       25       52        6       28        6      451
#	M7            0       69        0        0       18       49        7      143
#	Totals        7     1947      171       94       37      256       25     2537
#cpu time = 00:03:22, elapsed time = 00:00:32, memory = 3215.14 (MB), peak = 4588.07 (MB)
#start 41th optimization iteration ...
#   number of violations = 2378
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        4        0        0        1        6
#	M2            0        4        4        1        0        0        0        9
#	M3            0      276        1        9        0        0        3      289
#	M4            0      471       68        8        0       82        6      635
#	M5            4      800       48        4       13       34        5      908
#	M6            0      418        1       28        0        1        2      450
#	M7            8       30        1        0       17       21        4       81
#	Totals       12     2000      123       54       30      138       21     2378
#cpu time = 00:02:16, elapsed time = 00:00:19, memory = 3039.02 (MB), peak = 4588.07 (MB)
#start 42th optimization iteration ...
#   number of violations = 2540
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            3        0        1        0        0        0        0        4
#	M3          286        0        0       11        0        0        5      302
#	M4          477        6      129       11        0      146        2      771
#	M5          815        4       78        6       11       55        7      976
#	M6          397        0        0       22        0        1        3      423
#	M7           28        0        0        0       10       21        4       63
#	Totals     2006       10      208       51       21      223       21     2540
#cpu time = 00:04:08, elapsed time = 00:00:36, memory = 2833.77 (MB), peak = 4588.07 (MB)
#start 43th optimization iteration ...
#   number of violations = 2720
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      279        2       13        0        0        5      299
#	M4            0      479      149       13        0      175        2      818
#	M5            8      821       96       14       19       72        9     1039
#	M6            1      411        2       36        5        7        2      464
#	M7            2       40        0        0       12       33        2       89
#	Totals       11     2035      251       79       36      287       21     2720
#cpu time = 00:04:01, elapsed time = 00:00:38, memory = 2773.45 (MB), peak = 4588.07 (MB)
#start 44th optimization iteration ...
#   number of violations = 2332
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc      Mar      Enc    SLTbl   Others   Totals
#	M1            0        0        0        0        2        0        0        2
#	M2            0        3        0        2        0        0        0        5
#	M3            5      291        0        0       13        0        3      312
#	M4            0      475        6       77       13      103        5      679
#	M5            6      798       10       43        2       16       11      886
#	M6            1      413        0        0        8        1        4      427
#	M7            0       10        0        0        0        8        3       21
#	Totals       12     1990       16      122       38      128       26     2332
#cpu time = 00:02:57, elapsed time = 00:00:24, memory = 2878.38 (MB), peak = 4588.07 (MB)
#start 45th optimization iteration ...
#   number of violations = 2409
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        3        0        0        1        5
#	M2            0        4        3        1        0        0        0        8
#	M3            0      276        1        5        0        0        3      285
#	M4            1      466       77        4        0       83        7      638
#	M5           10      805       48        8       18       36       16      941
#	M6            0      397        0       36        1        0        4      438
#	M7            5       37        0        0       20       28        4       94
#	Totals       16     1986      129       57       39      147       35     2409
#cpu time = 00:01:59, elapsed time = 00:00:17, memory = 2889.76 (MB), peak = 4588.07 (MB)
#start 46th optimization iteration ...
#   number of violations = 2548
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            5        0        3        0        0        0        2       10
#	M3          296        0        1       14        0        0       11      322
#	M4          484        7      126       14        0      153        3      787
#	M5          806        9       70        6       13       35        9      948
#	M6          396        0        0       21        1        1        2      421
#	M7           26        0        0        0        7       20        4       57
#	Totals     2013       16      200       58       21      209       31     2548
#cpu time = 00:04:22, elapsed time = 00:00:37, memory = 2823.46 (MB), peak = 4588.07 (MB)
#start 47th optimization iteration ...
#   number of violations = 2644
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        2        5
#	M2            0        4        2        1        0        0        0        7
#	M3            0      279        2       12        0        0        4      297
#	M4            0      470      136       13        0      160        4      783
#	M5            9      826       96       14       12       61       11     1029
#	M6            1      412        0       26        3        5        2      449
#	M7            3       32        0        0       11       23        5       74
#	Totals       13     2024      236       68       26      249       28     2644
#cpu time = 00:03:55, elapsed time = 00:00:37, memory = 2778.13 (MB), peak = 4588.07 (MB)
#start 48th optimization iteration ...
#   number of violations = 2303
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            3        0        3        0        0        0        0        6
#	M3          297        0        0       17        0        0        8      322
#	M4          479        4       79       17        0      112        7      698
#	M5          776       13       30        2       12       10       10      853
#	M6          392        0        0        8        0        1        1      402
#	M7            6        0        0        0        4        6        3       19
#	Totals     1953       17      112       47       16      129       29     2303
#cpu time = 00:02:50, elapsed time = 00:00:24, memory = 2844.37 (MB), peak = 4588.07 (MB)
#start 49th optimization iteration ...
#   number of violations = 2437
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        3        0        0        1        5
#	M2            4        0        3        1        0        0        0        8
#	M3          276        0        1       10        0        0        3      290
#	M4          469        7       83        9        0      101        5      674
#	M5          812        9       42        7       13       26       13      922
#	M6          421        0        1       27        8        1       11      469
#	M7           30        0        0        0       11       24        4       69
#	Totals     2013       16      130       57       32      152       37     2437
#cpu time = 00:02:00, elapsed time = 00:00:17, memory = 2864.40 (MB), peak = 4588.07 (MB)
#start 50th optimization iteration ...
#   number of violations = 2552
#
#    By Layer and Type :
#	          Short   CutSpc      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            1        0        0        1        0        0        1        3
#	M2            4        0        1        0        0        0        0        5
#	M3          276        0        0       12        0        0        4      292
#	M4          480        5      124       12        0      148        1      770
#	M5          811       14       67        7       13       39       11      962
#	M6          429        0        0       22        2        5        6      464
#	M7           24        0        0        0        7       19        6       56
#	Totals     2025       19      192       54       22      211       29     2552
#cpu time = 00:02:51, elapsed time = 00:00:25, memory = 2808.11 (MB), peak = 4588.07 (MB)
#start 51th optimization iteration ...
#   number of violations = 2357
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        6        3        2        0        0        0       11
#	M3            0      286        3        1        0        0        7      297
#	M4            0      432       62        3        0       60        5      562
#	M5            7      815       69       10       14       52       11      978
#	M6            0      385        1       29        0        2        1      418
#	M7            0       40        0        0       13       26        9       88
#	Totals        7     1964      138       48       27      140       33     2357
#cpu time = 00:05:07, elapsed time = 00:00:49, memory = 2757.53 (MB), peak = 4588.07 (MB)
#start 52th optimization iteration ...
#   number of violations = 2489
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        4        0        0        1        6
#	M2            0        4        4        1        0        0        0        9
#	M3            0      277        1        8        0        0        3      289
#	M4            0      463       62        9        0       76        8      618
#	M5            4      811       52       10       13       50       12      952
#	M6            3      431        0       43        2        1       11      491
#	M7            5       57        0        0       16       36       10      124
#	Totals       12     2044      119       75       31      163       45     2489
#cpu time = 00:02:04, elapsed time = 00:00:18, memory = 2869.05 (MB), peak = 4588.07 (MB)
#start 53th optimization iteration ...
#   number of violations = 2220
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        3        3        0        0        0        0        6
#	M3            3      300        0        2        0        0        3      308
#	M4            0      445       50        2        0       52       17      566
#	M5            7      788       43        4       12       18        8      880
#	M6            2      414        0        7        0        1        8      432
#	M7            2       12        0        0        6        5        0       25
#	Totals       14     1962       96       18       18       76       36     2220
#cpu time = 00:03:30, elapsed time = 00:00:29, memory = 2861.46 (MB), peak = 4588.07 (MB)
#start 54th optimization iteration ...
#   number of violations = 2591
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        5        2        2        0        0        0        9
#	M3            0      279        2        6        0        0        5      292
#	M4            0      452       73        5        0       84        7      621
#	M5            8      811       84       17       13       70        4     1007
#	M6            0      401        0       60        4        7        9      481
#	M7            3       76        0        0       31       52       15      177
#	Totals       11     2025      161       92       48      213       41     2591
#cpu time = 00:02:52, elapsed time = 00:00:26, memory = 2764.86 (MB), peak = 4588.07 (MB)
#start 55th optimization iteration ...
#   number of violations = 2617
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        1        0        2        0        0        1        4
#	M2            0        4        2        1        0        0        0        7
#	M3            0      276        2        8        0        0        4      290
#	M4            0      449       53        9        0       69        7      587
#	M5            6      830       86       13       12       81        8     1036
#	M6            1      402        0       65        8        4       10      490
#	M7            6       90        0        0       35       58       14      203
#	Totals       13     2052      143       98       55      212       44     2617
#cpu time = 00:04:06, elapsed time = 00:00:37, memory = 2834.98 (MB), peak = 4588.07 (MB)
#start 56th optimization iteration ...
#   number of violations = 2117
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            0        5        1        0        0        0        0        6
#	M3            0      328        0        1        0        0       12      341
#	M4           14      444       31        1        0       31        4      525
#	M5            2      759       22        7       10       14       13      827
#	M6            1      353        1       14        3        5        3      380
#	M7            2       16        0        0        5       10        4       37
#	Totals       19     1905       55       24       18       60       36     2117
#cpu time = 00:04:28, elapsed time = 00:00:41, memory = 2876.28 (MB), peak = 4588.07 (MB)
#start 57th optimization iteration ...
#   number of violations = 2354
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        5        2        0        0        0        0        7
#	M3            0      279        0        1        0        0        5      285
#	M4            0      433       16        3        0       17        3      472
#	M5            7      811       50       14       14       49       16      961
#	M6            0      398        1       57        4        5        1      466
#	M7            5       70        0        0       21       51       14      161
#	Totals       12     1996       69       77       39      122       39     2354
#cpu time = 00:02:20, elapsed time = 00:00:20, memory = 2902.14 (MB), peak = 4588.07 (MB)
#start 58th optimization iteration ...
#   number of violations = 2148
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        1        0        0        1        6
#	M3            2      319        0        1        0        0       13      335
#	M4            0      415       21        2        0       21        7      466
#	M5            6      774       47        6        9       32        5      879
#	M6            1      378        1       20        1        5        2      408
#	M7            1       23        0        0        8       17        5       54
#	Totals       10     1913       69       30       18       75       33     2148
#cpu time = 00:04:49, elapsed time = 00:00:42, memory = 2815.84 (MB), peak = 4588.07 (MB)
#start 59th optimization iteration ...
#   number of violations = 2327
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        4        3        1        0        0        0        8
#	M3            0      289        2        1        0        0        5      297
#	M4            0      425       22        2        0       23        3      475
#	M5            3      804       80       16       13       62        8      986
#	M6            2      406        1       37        1        8        5      460
#	M7            4       44        0        0       13       31        6       98
#	Totals        9     1972      108       60       27      124       27     2327
#cpu time = 00:03:55, elapsed time = 00:00:38, memory = 2787.17 (MB), peak = 4588.07 (MB)
#start 60th optimization iteration ...
#   number of violations = 2358
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        4        3        1        0        0        0        8
#	M3            0      277        1        1        0        0        3      282
#	M4            0      432       18        0        0       18        4      472
#	M5            6      820       55       19       14       54       20      988
#	M6            4      378        0       55       11        6        6      460
#	M7            6       65        0        0       19       43       12      145
#	Totals       16     1976       77       79       44      121       45     2358
#cpu time = 00:02:12, elapsed time = 00:00:20, memory = 2872.82 (MB), peak = 4588.07 (MB)
#start 61th optimization iteration ...
#   number of violations = 2038
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        5        2        0        0        0        1        8
#	M3            5      319        0        0        0        0        6      330
#	M4            0      432       18        0        0       17       12      479
#	M5            7      765       14        9       10       10        4      819
#	M6            0      340        0       14        3        6        7      370
#	M7            0       18        0        0        0       11        1       30
#	Totals       12     1879       34       25       13       44       31     2038
#cpu time = 00:04:17, elapsed time = 00:00:36, memory = 2844.50 (MB), peak = 4588.07 (MB)
#start 62th optimization iteration ...
#   number of violations = 2062
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            0        4        1        1        0        0        1        7
#	M3            5      313        1        1        0        0        4      324
#	M4            0      436       18        0        0       18        9      481
#	M5            8      765       16       11       12       14        3      829
#	M6            0      351        1       16        3        7        7      385
#	M7            1       18        0        0        4       12        0       35
#	Totals       14     1887       37       30       19       51       24     2062
#cpu time = 00:02:59, elapsed time = 00:00:27, memory = 2768.19 (MB), peak = 4588.07 (MB)
#start 63th optimization iteration ...
#   number of violations = 2071
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        1        0        0        0        1
#	M2            0        4        1        1        0        0        1        7
#	M3            3      309        2        0        0        0        5      319
#	M4            0      430       19        1        0       18       10      478
#	M5            9      774       25       12       12       16        6      854
#	M6            1      337        1       17        4        7        8      375
#	M7            0       20        0        0        3       14        0       37
#	Totals       13     1874       48       32       19       55       30     2071
#cpu time = 00:05:02, elapsed time = 00:00:49, memory = 2747.09 (MB), peak = 4588.07 (MB)
#start 64th optimization iteration ...
#   number of violations = 2173
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        3        0        0        0        3
#	M2            0        4        3        1        0        0        1        9
#	M3            3      301        1        1        0        0        4      310
#	M4            0      432       18        1        0       18        8      477
#	M5            7      788       29       13       13       26       13      889
#	M6            0      341        0       39        3        6        8      397
#	M7            4       40        0        0       15       26        3       88
#	Totals       14     1906       51       58       31       76       37     2173
#cpu time = 00:02:12, elapsed time = 00:00:21, memory = 2855.09 (MB), peak = 4588.07 (MB)
#start 65th optimization iteration ...
#   number of violations = 2165
#
#    By Layer and Type :
#	         MetSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        2        0        0        0        2
#	M2            0        4        2        1        0        0        1        8
#	M3            3      302        1        1        0        0        5      312
#	M4            0      433       18        2        0       18        8      479
#	M5            7      786       28       16       13       29        5      884
#	M6            0      347        0       32        3        6        9      397
#	M7            2       37        0        0       13       27        4       83
#	Totals       12     1909       49       54       29       80       32     2165
#cpu time = 00:02:14, elapsed time = 00:00:20, memory = 2842.14 (MB), peak = 4588.07 (MB)
#start 66th optimization iteration ...
#   number of violations = 2086
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      302        0        0        0        0       10      312
#	M4            5      432       18        0        0       17        3      475
#	M5            1      783       18       12       10       16       10      850
#	M6            1      347        0       23        3        6        7      387
#	M7            4       24        0        0        9       18        2       57
#	Totals       11     1892       36       35       22       57       33     2086
#cpu time = 00:04:32, elapsed time = 00:00:40, memory = 2789.78 (MB), peak = 4588.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 143066 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16429 um.
#Total wire length on LAYER M3 = 28154 um.
#Total wire length on LAYER M4 = 23586 um.
#Total wire length on LAYER M5 = 27606 um.
#Total wire length on LAYER M6 = 24951 um.
#Total wire length on LAYER M7 = 22341 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 103196
#Total number of multi-cut vias = 47 (  0.0%)
#Total number of single cut vias = 103149 (100.0%)
#Up-Via Summary (total 103196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25658 (100.0%)         8 (  0.0%)      25666
# M2             37517 ( 99.9%)        36 (  0.1%)      37553
# M3             19470 (100.0%)         0 (  0.0%)      19470
# M4             10410 (100.0%)         0 (  0.0%)      10410
# M5              6591 (100.0%)         0 (  0.0%)       6591
# M6              3503 ( 99.9%)         3 (  0.1%)       3506
#-----------------------------------------------------------
#               103149 (100.0%)        47 (  0.0%)     103196 
#
#Total number of DRC violations = 2086
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 312
#Total number of violations on LAYER M4 = 475
#Total number of violations on LAYER M5 = 850
#Total number of violations on LAYER M6 = 387
#Total number of violations on LAYER M7 = 57
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#Cpu time = 02:42:05
#Elapsed time = 00:25:07
#Increased memory = -5.74 (MB)
#Total memory = 2310.81 (MB)
#Peak memory = 4588.07 (MB)
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar      Enc   DSLSpc    SLTbl   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        4        0        0        0        0        1        5
#	M3            0      302        0        0        0        0       14      316
#	M4            5      432       18        0        0       17        3      475
#	M5            1      783       18       12       10       16       10      850
#	M6            1      347        0       23        3        6        7      387
#	M7            4       24        0        0        9       18        2       57
#	Totals       11     1892       36       35       22       57       37     2090
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2312.61 (MB), peak = 4588.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 143066 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16429 um.
#Total wire length on LAYER M3 = 28154 um.
#Total wire length on LAYER M4 = 23586 um.
#Total wire length on LAYER M5 = 27606 um.
#Total wire length on LAYER M6 = 24951 um.
#Total wire length on LAYER M7 = 22341 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 103196
#Total number of multi-cut vias = 47 (  0.0%)
#Total number of single cut vias = 103149 (100.0%)
#Up-Via Summary (total 103196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25658 (100.0%)         8 (  0.0%)      25666
# M2             37517 ( 99.9%)        36 (  0.1%)      37553
# M3             19470 (100.0%)         0 (  0.0%)      19470
# M4             10410 (100.0%)         0 (  0.0%)      10410
# M5              6591 (100.0%)         0 (  0.0%)       6591
# M6              3503 ( 99.9%)         3 (  0.1%)       3506
#-----------------------------------------------------------
#               103149 (100.0%)        47 (  0.0%)     103196 
#
#Total number of DRC violations = 2090
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 316
#Total number of violations on LAYER M4 = 475
#Total number of violations on LAYER M5 = 850
#Total number of violations on LAYER M6 = 387
#Total number of violations on LAYER M7 = 57
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 143066 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16429 um.
#Total wire length on LAYER M3 = 28154 um.
#Total wire length on LAYER M4 = 23586 um.
#Total wire length on LAYER M5 = 27606 um.
#Total wire length on LAYER M6 = 24951 um.
#Total wire length on LAYER M7 = 22341 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 103196
#Total number of multi-cut vias = 47 (  0.0%)
#Total number of single cut vias = 103149 (100.0%)
#Up-Via Summary (total 103196):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25658 (100.0%)         8 (  0.0%)      25666
# M2             37517 ( 99.9%)        36 (  0.1%)      37553
# M3             19470 (100.0%)         0 (  0.0%)      19470
# M4             10410 (100.0%)         0 (  0.0%)      10410
# M5              6591 (100.0%)         0 (  0.0%)       6591
# M6              3503 ( 99.9%)         3 (  0.1%)       3506
#-----------------------------------------------------------
#               103149 (100.0%)        47 (  0.0%)     103196 
#
#Total number of DRC violations = 2090
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 5
#Total number of violations on LAYER M3 = 316
#Total number of violations on LAYER M4 = 475
#Total number of violations on LAYER M5 = 850
#Total number of violations on LAYER M6 = 387
#Total number of violations on LAYER M7 = 57
#Total number of violations on LAYER M8 = 0
#Total number of violations on LAYER M9 = 0
#Total number of violations on LAYER AP = 0
#
#detailRoute Statistics:
#Cpu time = 02:42:06
#Elapsed time = 00:25:08
#Increased memory = 0.02 (MB)
#Total memory = 2316.57 (MB)
#Peak memory = 4588.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 02:42:22
#Elapsed time = 00:25:16
#Increased memory = 16.88 (MB)
#Total memory = 2238.91 (MB)
#Peak memory = 4588.07 (MB)
#Number of warnings = 26
#Total number of warnings = 70
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 12:30:24 2019
#
**optDesign ... cpu = 2:46:50, real = 0:28:10, mem = 2165.8M, totSessionCpu=6:29:55 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
#num needed restored net=0
#need_extraction net=0 (total=15989)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#Start routing data preparation on Fri Aug  9 12:30:25 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2200.43 (MB), peak = 4588.07 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile
#found CAPMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile
#found RESMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 
#found RESMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 
#number model r/c [2,2] [76,7398] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2296.87 (MB), peak = 4588.07 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile
#found CAPMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile
#found RESMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 
#found RESMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 
#number model r/c [2,2] [76,7398] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2313.91 (MB), peak = 4588.07 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Fri Aug  9 12:30:34 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2229.13 (MB), peak = 4588.07 (MB)
#Start routing data preparation on Fri Aug  9 12:30:35 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2229.13 (MB), peak = 4588.07 (MB)
#Init Design Signature = 5312385
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6 hboxes with 8 threads on machine with  3.39GHz 16384KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9616 nets were built. 1694 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:18, elapsed time = 00:00:09 .
#   Increased memory =   237.49 (MB), total memory =  2466.71 (MB), peak memory =  4588.07 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2261.93 (MB), peak = 4588.07 (MB)
#RC Statistics: 61220 Res, 38224 Ground Cap, 31558 XCap (Edge to Edge)
#RC V/H edge ratio: 0.49, Avg V/H Edge Length: 2317.62 (35279), Avg L-Edge Length: 3579.89 (24189)
#Start writing rcdb into /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_Ti4G1m.rcdb.d
#Finish writing rcdb with 70979 nodes, 61363 edges, and 81680 xcaps
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2273.08 (MB), peak = 4588.07 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_Ti4G1m.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5493.582M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_Ti4G1m.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Tile_PE has rcdb /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_Ti4G1m.rcdb.d specified
Cell Tile_PE, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 5461.582M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:31
#Elapsed time = 00:00:20
#Increased memory = 64.52 (MB)
#Total memory = 2265.04 (MB)
#Peak memory = 4588.07 (MB)
#
#1694 inserted nodes are removed
#Final Design Signature = 5312385
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: Tile_PE
# Design Mode: 16nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=5345.39)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 9726
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=5708 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5708 CPU=0:00:02.8 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:01.0 totSessionCpu=6:30:32 mem=5612.0M)
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.164  |   N/A   | -0.231  |
|           TNS (ns):| -15.514 | -2.992  |   N/A   | -12.522 |
|    Violating Paths:|   276   |   22    |   N/A   |   254   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     12 (76)      |   -0.036   |     30 (289)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.028%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 2:47:29, real = 0:28:34, mem = 2429.3M, totSessionCpu=6:30:33 **
**optDesign ... cpu = 2:47:29, real = 0:28:34, mem = 2429.3M, totSessionCpu=6:30:33 **
Executing marking Critical Nets1
Reported timing to dir ./timingReports
**optDesign ... cpu = 2:47:29, real = 0:28:34, mem = 2429.3M, totSessionCpu=6:30:33 **
**WARN: (IMPOPT-3668):	There are 32 nets with MSV violations, timing and DRV optimization of such nets is limited.  Please use verifyPowerDomain to analyze these further.


------------------------------------------------------------
     optDesign Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 ss_0p72_m40c 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.231  | -0.164  |   N/A   | -0.231  |
|           TNS (ns):| -15.514 | -2.992  |   N/A   | -12.522 |
|    Violating Paths:|   276   |   22    |   N/A   |   254   |
|          All Paths:|  1340   |   521   |   N/A   |  1340   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     12 (76)      |   -0.036   |     30 (289)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 92.028%
------------------------------------------------------------
**optDesign ... cpu = 2:47:30, real = 0:28:35, mem = 2428.1M, totSessionCpu=6:30:35 **
*** Finished optDesign ***
**WARN: (IMPOPT-3315):	Common path pessimism removal is not enabled even though timing derates are applied.  This can cause optimization to see more pessimistic timing than expected.   To enable CCPR for both setup and hold use "setAnalysisMode -cppr both".
Info: Destroy the CCOpt slew target map.
# saveDesign postRoute.enc -def -tcon -verilog
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=08/09 12:30:49, mem=2420.4M)
% Begin Save ccopt configuration ... (date=08/09 12:30:50, mem=2420.4M)
% End Save ccopt configuration ... (date=08/09 12:30:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2420.6M, current mem=2420.6M)
% Begin Save netlist data ... (date=08/09 12:30:50, mem=2420.7M)
Writing Binary DB to postRoute.enc.dat/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 12:30:50, total cpu=0:00:00.2, real=0:00:00.0, peak res=2421.7M, current mem=2421.7M)
Writing Netlist "postRoute.enc.dat/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file postRoute.enc.dat/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 12:30:50, mem=2422.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 12:30:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2422.4M, current mem=2422.4M)
% Begin Save clock tree data ... (date=08/09 12:30:50, mem=2422.2M)
% End Save clock tree data ... (date=08/09 12:30:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2422.2M, current mem=2422.2M)
Saving preference file postRoute.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 2090 markers are saved ...
... 2090 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving Def ...
Writing DEF file 'postRoute.enc.dat/Tile_PE.def.gz', current time is Fri Aug  9 12:30:51 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'postRoute.enc.dat/Tile_PE.def.gz' is written, current time is Fri Aug  9 12:30:51 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file postRoute.enc.dat/Tile_PE.pg.gz
Saving property file postRoute.enc.dat/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=5390.0M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=5390.0M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=5374.0M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file postRoute.enc.dat/Tile_PE.apa ...
#
Saving preRoute extracted patterns in file 'postRoute.enc.dat/Tile_PE.techData.gz' ...
Saving preRoute extraction data in directory 'extraction' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 12:30:52, mem=2423.4M)
% End Save power constraints data ... (date=08/09 12:30:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2423.4M, current mem=2423.4M)
Generated self-contained design postRoute.enc.dat
#% End save design ... (date=08/09 12:30:53, total cpu=0:00:03.4, real=0:00:03.0, peak res=2423.5M, current mem=2423.5M)
*** Message Summary: 0 warning(s), 0 error(s)

# deletePlaceBlockage pb1
# deletePlaceBlockage pb2
# deletePlaceBlockage pb3
# deletePlaceBlockage pb4
# deleteRouteBlk -name rb1
# deleteRouteBlk -name rb2
# deleteRouteBlk -name rb3
# deleteRouteBlk -name rb4
# editDeleteViolations
# ecoRoute
#% Begin globalDetailRoute (date=08/09 12:30:54, mem=2423.5M)

globalDetailRoute

#setNanoRouteMode -dbViaWeight "*_P* -1 "
#setNanoRouteMode -drouteOnGridOnly "wire 4:7 via 3:6"
#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -droutePostRouteSwapVia "false"
#setNanoRouteMode -routeBottomRoutingLayer 2
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut false
#setNanoRouteMode -routeTopRoutingLayer 7
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#setNanoRouteMode -routeWithViaInPin "1:1"
#Start globalDetailRoute on Fri Aug  9 12:30:54 2019
#
#num needed restored net=0
#need_extraction net=0 (total=15989)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.10-p002_1 NR190418-1643/19_10-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Fri Aug  9 12:30:54 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2460.98 (MB), peak = 4588.07 (MB)
#Merging special wires: starts on Fri Aug  9 12:30:54 2019 with memory = 2461.02 (MB), peak = 4588.07 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:4.5 GB --1.09 [8]--
#
#Connectivity extraction summary:
#8757 routed net(s) are imported.
#861 (5.38%) nets are without wires.
#6371 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 15989.
#
#Start instance access analysis using 8 threads...
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance CB_bit2/g109 and Instance CB_data0/g109. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#WARNING (NRDB-2085) Pin access impeded near Instance read_data_mux/g540 and Instance read_data_mux/g522. Please inspect the area near the pin for any obstacle.
#18 out of 10860(0.17%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#2 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.33 (MB)
#Total memory = 2464.42 (MB)
#Peak memory = 4588.07 (MB)
#
#Finished routing data preparation on Fri Aug  9 12:30:55 2019
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 43.48 (MB)
#Total memory = 2464.42 (MB)
#Peak memory = 4588.07 (MB)
#
#
#Start global routing on Fri Aug  9 12:30:55 2019
#
#
#Start global routing initialization on Fri Aug  9 12:30:55 2019
#
#Number of eco nets is 0
#
#Start global routing data preparation on Fri Aug  9 12:30:55 2019
#
#Start routing resource analysis on Fri Aug  9 12:30:55 2019
#
#Routing resource analysis is done on Fri Aug  9 12:30:55 2019
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V         672           0        4756    99.16%
#  M2             H        1316           0        4756     0.00%
#  M3             V         863           0        4756     0.00%
#  M4             H        1069           0        4756     0.00%
#  M5             V         748           0        4756     6.54%
#  M6             H        1069           0        4756     0.00%
#  M7             V         432         316        4756    12.07%
#  M8             H          16          66        4756    80.49%
#  M9             V          17          40        4756    70.27%
#  --------------------------------------------------------------
#  Total                   6202      21.43%       42804    29.84%
#
#  25 nets (0.16%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Fri Aug  9 12:30:55 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2467.20 (MB), peak = 4588.07 (MB)
#
#
#Global routing initialization is done on Fri Aug  9 12:30:55 2019
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2467.20 (MB), peak = 4588.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2474.48 (MB), peak = 4588.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2474.69 (MB), peak = 4588.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 6371 (skipped).
#Total number of routable nets = 9618.
#Total number of nets in the design = 15989.
#
#861 routable nets have only global wires.
#8757 routable nets have only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2             859  
#------------------------------------------------
#        Total                  2             859  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                 25            1            9592  
#-------------------------------------------------------------
#        Total                 25            1            9592  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2          100(2.10%)      9(0.19%)   (2.29%)
#  M3          133(2.80%)     23(0.48%)   (3.28%)
#  M4           22(0.46%)      0(0.00%)   (0.46%)
#  M5           23(0.48%)      0(0.00%)   (0.48%)
#  M6           25(0.53%)      1(0.02%)   (0.55%)
#  M7            1(0.02%)      0(0.00%)   (0.02%)
#  ----------------------------------------------
#     Total    304(1.09%)     33(0.12%)   (1.21%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.56% H + 0.64% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144269 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16712 um.
#Total wire length on LAYER M3 = 28541 um.
#Total wire length on LAYER M4 = 23641 um.
#Total wire length on LAYER M5 = 26666 um.
#Total wire length on LAYER M6 = 26291 um.
#Total wire length on LAYER M7 = 22417 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 98329
#Total number of multi-cut vias = 38 (  0.0%)
#Total number of single cut vias = 98291 (100.0%)
#Up-Via Summary (total 98329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25656 (100.0%)         8 (  0.0%)      25664
# M2             36247 ( 99.9%)        30 (  0.1%)      36277
# M3             18604 (100.0%)         0 (  0.0%)      18604
# M4              9235 (100.0%)         0 (  0.0%)       9235
# M5              5489 (100.0%)         0 (  0.0%)       5489
# M6              3060 (100.0%)         0 (  0.0%)       3060
#-----------------------------------------------------------
#                98291 (100.0%)        38 (  0.0%)      98329 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 75.5
#Average of max src_to_sink distance for priority net 68.3
#Average of ave src_to_sink distance for priority net 41.5
#Max overcon = 2 tracks.
#Total overcon = 1.21%.
#Worst layer Gcell overcon rate = 3.28%.
#
#Global routing statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:30
#Increased memory = 16.72 (MB)
#Total memory = 2481.14 (MB)
#Peak memory = 4588.07 (MB)
#
#Finished global routing on Fri Aug  9 12:31:25 2019
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2474.37 (MB), peak = 4588.07 (MB)
#Start Track Assignment.
#Done with 4776 horizontal wires in 1 hboxes and 3918 vertical wires in 1 hboxes.
#Done with 1334 horizontal wires in 1 hboxes and 522 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144796 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16918 um.
#Total wire length on LAYER M3 = 28603 um.
#Total wire length on LAYER M4 = 23752 um.
#Total wire length on LAYER M5 = 26720 um.
#Total wire length on LAYER M6 = 26333 um.
#Total wire length on LAYER M7 = 22470 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 98329
#Total number of multi-cut vias = 38 (  0.0%)
#Total number of single cut vias = 98291 (100.0%)
#Up-Via Summary (total 98329):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25656 (100.0%)         8 (  0.0%)      25664
# M2             36247 ( 99.9%)        30 (  0.1%)      36277
# M3             18604 (100.0%)         0 (  0.0%)      18604
# M4              9235 (100.0%)         0 (  0.0%)       9235
# M5              5489 (100.0%)         0 (  0.0%)       5489
# M6              3060 (100.0%)         0 (  0.0%)       3060
#-----------------------------------------------------------
#                98291 (100.0%)        38 (  0.0%)      98329 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2517.86 (MB), peak = 4588.07 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	1         5         6         
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:36
#Elapsed time = 00:00:34
#Increased memory = 97.50 (MB)
#Total memory = 2518.43 (MB)
#Peak memory = 4588.07 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 198
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short    Color EOLColor   CutSpc   Others   Totals
#	M1            0        0        0        0        0        0        5        5
#	M2            4       11       22       16        7       13        3       76
#	M3            0        5       10        6        3       11        2       37
#	M4            1        9        7        0        0        0       13       30
#	M5            8        8        5        0        0        1        3       25
#	M6            0        3       15        0        0        0        4       22
#	M7            1        1        1        0        0        0        0        3
#	Totals       14       37       60       22       10       25       30      198
#cpu time = 00:01:14, elapsed time = 00:00:11, memory = 3133.97 (MB), peak = 4588.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	          Short    Color EOLColor   CutSpc      Mar   DSLSpc   Others   Totals
#	M1            0        0        0        0        0        0        0        0
#	M2            0        1        1        1        0        0        1        4
#	M3            1        1        0        1        1        0        2        6
#	M4            1        0        0        0        0        1        1        3
#	M5            0        0        0        0        0        1        0        1
#	M6            1        0        0        0        0        0        1        2
#	Totals        3        2        1        2        1        2        5       16
#cpu time = 00:00:27, elapsed time = 00:00:08, memory = 3108.09 (MB), peak = 4588.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 7
#
#    By Layer and Type :
#	         MetSpc   EOLSpc     Loop   CutSpc   DSLSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            1        1        1        0        0        3
#	M3            0        0        0        2        0        2
#	M4            0        0        0        0        0        0
#	M5            0        0        0        0        1        1
#	M6            0        1        0        0        0        1
#	Totals        1        2        1        2        1        7
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3097.07 (MB), peak = 4588.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 6
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutOrt   DSLSpc   Totals
#	M1            0        0        0        0        0        0
#	M2            0        0        0        0        0        0
#	M3            0        0        0        0        0        0
#	M4            1        1        0        1        0        3
#	M5            1        0        0        0        1        2
#	M6            0        0        1        0        0        1
#	Totals        2        1        1        1        1        6
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3078.03 (MB), peak = 4588.07 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            0        0
#	M3            1        1
#	Totals        1        1
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3049.88 (MB), peak = 4588.07 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3059.63 (MB), peak = 4588.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144881 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16291 um.
#Total wire length on LAYER M3 = 28883 um.
#Total wire length on LAYER M4 = 23809 um.
#Total wire length on LAYER M5 = 27077 um.
#Total wire length on LAYER M6 = 26259 um.
#Total wire length on LAYER M7 = 22561 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 102217
#Total number of multi-cut vias = 45 (  0.0%)
#Total number of single cut vias = 102172 (100.0%)
#Up-Via Summary (total 102217):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25652 (100.0%)         8 (  0.0%)      25660
# M2             37146 ( 99.9%)        36 (  0.1%)      37182
# M3             19349 (100.0%)         0 (  0.0%)      19349
# M4             10111 (100.0%)         0 (  0.0%)      10111
# M5              6516 (100.0%)         0 (  0.0%)       6516
# M6              3398 (100.0%)         1 (  0.0%)       3399
#-----------------------------------------------------------
#               102172 (100.0%)        45 (  0.0%)     102217 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:47
#Elapsed time = 00:00:23
#Increased memory = -24.05 (MB)
#Total memory = 2494.38 (MB)
#Peak memory = 4588.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2496.18 (MB), peak = 4588.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144881 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16291 um.
#Total wire length on LAYER M3 = 28883 um.
#Total wire length on LAYER M4 = 23809 um.
#Total wire length on LAYER M5 = 27077 um.
#Total wire length on LAYER M6 = 26259 um.
#Total wire length on LAYER M7 = 22561 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 102217
#Total number of multi-cut vias = 45 (  0.0%)
#Total number of single cut vias = 102172 (100.0%)
#Up-Via Summary (total 102217):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25652 (100.0%)         8 (  0.0%)      25660
# M2             37146 ( 99.9%)        36 (  0.1%)      37182
# M3             19349 (100.0%)         0 (  0.0%)      19349
# M4             10111 (100.0%)         0 (  0.0%)      10111
# M5              6516 (100.0%)         0 (  0.0%)       6516
# M6              3398 (100.0%)         1 (  0.0%)       3399
#-----------------------------------------------------------
#               102172 (100.0%)        45 (  0.0%)     102217 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 25
#Total wire length = 144881 um.
#Total half perimeter of net bounding box = 118138 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 16291 um.
#Total wire length on LAYER M3 = 28883 um.
#Total wire length on LAYER M4 = 23809 um.
#Total wire length on LAYER M5 = 27077 um.
#Total wire length on LAYER M6 = 26259 um.
#Total wire length on LAYER M7 = 22561 um.
#Total wire length on LAYER M8 = 0 um.
#Total wire length on LAYER M9 = 0 um.
#Total wire length on LAYER AP = 0 um.
#Total number of vias = 102217
#Total number of multi-cut vias = 45 (  0.0%)
#Total number of single cut vias = 102172 (100.0%)
#Up-Via Summary (total 102217):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             25652 (100.0%)         8 (  0.0%)      25660
# M2             37146 ( 99.9%)        36 (  0.1%)      37182
# M3             19349 (100.0%)         0 (  0.0%)      19349
# M4             10111 (100.0%)         0 (  0.0%)      10111
# M5              6516 (100.0%)         0 (  0.0%)       6516
# M6              3398 (100.0%)         1 (  0.0%)       3399
#-----------------------------------------------------------
#               102172 (100.0%)        45 (  0.0%)     102217 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:49
#Elapsed time = 00:00:24
#Increased memory = -18.32 (MB)
#Total memory = 2500.11 (MB)
#Peak memory = 4588.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:27
#Elapsed time = 00:00:59
#Increased memory = 9.06 (MB)
#Total memory = 2432.57 (MB)
#Peak memory = 4588.07 (MB)
#Number of warnings = 5
#Total number of warnings = 77
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Aug  9 12:31:52 2019
#
#% End globalDetailRoute (date=08/09 12:31:53, total cpu=0:02:27, real=0:00:59.0, peak res=3305.2M, current mem=2304.7M)
# addFiller -fitGap -cell "DCAP8BWP64P90 DCAP32BWP32P90 DCAP16BWP32P90 DCAP8BWP16P90 DCAP4BWP16P90 FILL64BWP16P90 FILL32BWP16P90 FILL16BWP16P90 FILL8BWP16P90 FILL4BWP16P90 FILL3BWP16P90 FILL2BWP16P90 FILL1BWP16P90"
**WARN: (IMPSP-5123):	Cell DCAP8BWP64P90 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP32BWP32P90 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5123):	Cell DCAP16BWP32P90 is not found.
Type 'man IMPSP-5123' for more detail.
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to module PowerDomainOR of PD AON.
*INFO:   Added 0 filler inst  (cell FILL64BWP16P90 / prefix FILLER_AON).
*INFO:   Added 7 filler insts (cell FILL32BWP16P90 / prefix FILLER_AON).
*INFO:   Added 7 filler insts (cell FILL16BWP16P90 / prefix FILLER_AON).
*INFO:   Added 13 filler insts (cell DCAP8BWP16P90 / prefix FILLER_AON).
*INFO:   Added 0 filler inst  (cell FILL8BWP16P90 / prefix FILLER_AON).
*INFO:   Added 15 filler insts (cell DCAP4BWP16P90 / prefix FILLER_AON).
*INFO:   Added 0 filler inst  (cell FILL4BWP16P90 / prefix FILLER_AON).
*INFO:   Added 14 filler insts (cell FILL3BWP16P90 / prefix FILLER_AON).
*INFO:   Added 19 filler insts (cell FILL2BWP16P90 / prefix FILLER_AON).
*INFO:   Added 38 filler insts (cell FILL1BWP16P90 / prefix FILLER_AON).
*INFO: Total 113 filler insts added - prefix FILLER_AON (CPU: 0:00:03.2).
*INFO: Adding fillers to module CB_bit0.
*INFO:   Added 10 filler insts (cell FILL64BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 10 filler insts (cell FILL32BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 13 filler insts (cell FILL16BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 116 filler insts (cell DCAP8BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 0 filler inst  (cell FILL8BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 405 filler insts (cell DCAP4BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 0 filler inst  (cell FILL4BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 271 filler insts (cell FILL3BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 501 filler insts (cell FILL2BWP16P90 / prefix FILLER_TOP).
*INFO:   Added 1363 filler insts (cell FILL1BWP16P90 / prefix FILLER_TOP).
*INFO: Total 2689 filler insts added - prefix FILLER_TOP (CPU: 0:00:04.1).
For 2802 new insts, *** Applied 14 GNC rules (cpu = 0:00:00.0)
# saveDesign final.enc -def -tcon -verilog
#% Begin save design ... (date=08/09 12:31:54, mem=2303.3M)
% Begin Save ccopt configuration ... (date=08/09 12:31:54, mem=2303.3M)
% End Save ccopt configuration ... (date=08/09 12:31:54, total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.3M, current mem=2303.3M)
% Begin Save netlist data ... (date=08/09 12:31:54, mem=2303.3M)
Writing Binary DB to final.enc.dat/vbin/Tile_PE.v.bin in multi-threaded mode...
% End Save netlist data ... (date=08/09 12:31:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.3M, current mem=2303.3M)
Writing Netlist "final.enc.dat/Tile_PE.v.gz" ...
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file final.enc.dat/Tile_PE.route.congmap.gz ...
% Begin Save AAE data ... (date=08/09 12:31:55, mem=2304.1M)
Saving AAE Data ...
% End Save AAE data ... (date=08/09 12:31:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2304.4M, current mem=2304.4M)
% Begin Save clock tree data ... (date=08/09 12:31:55, mem=2304.3M)
% End Save clock tree data ... (date=08/09 12:31:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2304.3M, current mem=2304.3M)
Saving preference file final.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving Def ...
Writing DEF file 'final.enc.dat/Tile_PE.def.gz', current time is Fri Aug  9 12:31:55 2019 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'final.enc.dat/Tile_PE.def.gz' is written, current time is Fri Aug  9 12:31:56 2019 ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file final.enc.dat/Tile_PE.pg.gz
Saving property file final.enc.dat/Tile_PE.prop
Save Adaptive View Pruing View Names to Binary file
ss_0p72_m40c
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=5377.3M) ***
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=5377.3M) ***
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=5361.2M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file final.enc.dat/Tile_PE.apa ...
#
Saving preRoute extracted patterns in file 'final.enc.dat/Tile_PE.techData.gz' ...
Saving PSO file ...
Saving power intent database ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=08/09 12:31:56, mem=2305.7M)
% End Save power constraints data ... (date=08/09 12:31:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=2305.7M, current mem=2305.7M)
Generated self-contained design final.enc.dat
#% End save design ... (date=08/09 12:31:58, total cpu=0:00:03.2, real=0:00:04.0, peak res=2305.7M, current mem=2302.6M)
*** Message Summary: 0 warning(s), 0 error(s)

# saveNetlist pnr.v
Writing Netlist "pnr.v" ...
# if $::env(PWR_AWARE) {
   saveNetlist -includePowerGround pnr.pg.v
}
Writing Netlist "pnr.pg.v" ...
Pwr name (VDD).
Pwr name (VDD_SW).
Gnd name (VSS).
2 Pwr names and 1 Gnd names.
# extractRC
#num needed restored net=0
#need_extraction net=0 (total=15989)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#Start routing data preparation on Fri Aug  9 12:31:58 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
# M1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.06400
# M2           H   Track-Pitch = 0.06400    Line-2-Via Pitch = 0.06400
# M3           V   Track-Pitch = 0.07000    Line-2-Via Pitch = 0.07000
# M4           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M5           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M6           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M7           V   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# M8           H   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# M9           V   Track-Pitch = 0.72000    Line-2-Via Pitch = 0.72000
# AP           H   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.50000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2354.25 (MB), peak = 4588.07 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile
#found CAPMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile
#found RESMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 
#found RESMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 
#number model r/c [2,2] [76,7398] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2448.08 (MB), peak = 4588.07 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner max_rc_corner /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 (real) 
#Corner min_rc_corner /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#M7 -> M7 (7)
#M8 -> M8 (8)
#M9 -> M9 (9)
#AP -> AP (10)
#SADV_On
# Corner(s) : 
#max_rc_corner [-40.00] 
#min_rc_corner [ 0.00]
# Corner id: 0
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : -40.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 0.980000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#
#layer[3] tech width 76 != ict width  64.0
#
#layer[8] tech spc 720 != ict spc 781.0
#
#layer[9] tech spc 720 != ict spc 781.0
#total pattern=220 [76, 7398]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile
#found CAPMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile
#found RESMODEL /tsmc16/download/TECH16FFC/cworst/Tech/cworst_CCworst_T/qrcTechFile -40.000000 
#found RESMODEL /tsmc16/download/TECH16FFC/cbest/Tech/cbest_CCbest_T/qrcTechFile 0.000000 
#number model r/c [2,2] [76,7398] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:03, memory = 2464.89 (MB), peak = 4588.07 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#Start routing data preparation on Fri Aug  9 12:32:08 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2385.41 (MB), peak = 4588.07 (MB)
#Start routing data preparation on Fri Aug  9 12:32:08 2019
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.880.
#Voltage range [0.000 - 0.720] has 9617 nets.
#Voltage range [0.720 - 0.720] has 2 nets.
#Voltage range [0.000 - 0.000] has 9 nets.
#Voltage range [0.000 - 0.880] has 6352 nets.
#Voltage range [0.720 - 0.880] has 9 nets.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.07000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2385.41 (MB), peak = 4588.07 (MB)
#Init Design Signature = -2134048140
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 6 hboxes with 8 threads on machine with  3.39GHz 16384KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Total 9616 nets were built. 1776 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:17, elapsed time = 00:00:09 .
#   Increased memory =   229.59 (MB), total memory =  2615.06 (MB), peak memory =  4588.07 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2416.11 (MB), peak = 4588.07 (MB)
#RC Statistics: 61803 Res, 38804 Ground Cap, 30663 XCap (Edge to Edge)
#RC V/H edge ratio: 0.51, Avg V/H Edge Length: 2378.10 (36072), Avg L-Edge Length: 3488.15 (23972)
#Start writing rcdb into /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_EqZ0F9.rcdb.d
#Finish writing rcdb with 71559 nodes, 61943 edges, and 79106 xcaps
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2426.45 (MB), peak = 4588.07 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_EqZ0F9.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5419.578M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_EqZ0F9.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell Tile_PE has rcdb /tmp/innovus_temp_17744_r7arm-aha_steveri_ubuhjL/nr17744_EqZ0F9.rcdb.d specified
Cell Tile_PE, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 5386.578M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:29
#Elapsed time = 00:00:20
#Increased memory = 63.82 (MB)
#Total memory = 2418.30 (MB)
#Peak memory = 4588.07 (MB)
#
#1776 inserted nodes are removed
#Final Design Signature = -2134048140
# rcOut -setload pnr.setload
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC-typical 
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 69 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 5322.6M)
# lefOut pnr.lef -5.7 -specifyTopLayer 7 
**WARN: (IMPSYC-189):	lefOut command is replaced by write_lef_abstract command.
It still works in this release but will be removed in future release. Please update
your script to use the new command.
Initializing DRC checker...
It may take a few minutes. The runtime penalty happens only in the first time DRC checker is needed and when it is not initialized before.
Ending "Init FGC" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2457.2M, current mem=2328.2M)
# set gds_files [list \
/tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds \
/sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds
]
# streamOut pnr.gds -uniquifyCellNames -mode ALL -merge ${gds_files} -mapFile /tsmc16/pdk/latest/pnr/innovus/PR_tech/Cadence/GdsOutMap/gdsout_2Xa1Xd_h_3Xe_vhv_2Z_1.2a.map -outputMacros -units 1000
Finding the highest version number among the merge files
Merge file: /tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds has version number: 600
Merge file: /sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CTM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
**WARN: (IMPOGDS-392):	Unknown layer CBM 
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 600)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    108                          DIEAREA
    31                                M1
    32                                M2
    33                                M3
    34                                M4
    35                                M5
    36                                M6
    37                                M7
    38                                M8
    39                                M9
    74                                AP
    51                              VIA1
    52                              VIA2
    53                              VIA3
    54                              VIA4
    55                              VIA5
    56                              VIA6
    57                              VIA7
    58                              VIA8
    85                                RV
    131                               M1
    132                               M2
    133                               M3
    134                               M4
    135                               M5
    136                               M6
    137                               M7
    138                               M8
    139                               M9
    126                               AP


Stream Out Information Processed for GDS version 600:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          13661

Ports/Pins                          1003
    metal layer M3                   272
    metal layer M4                   203
    metal layer M5                   270
    metal layer M6                   170
    metal layer M7                    36
    metal layer M8                    34
    metal layer M9                    18

Nets                              129138
    metal layer M2                 56943
    metal layer M3                 34401
    metal layer M4                 19972
    metal layer M5                 10035
    metal layer M6                  5936
    metal layer M7                  1851

    Via Instances                 102217

Special Nets                         229
    metal layer M1                   184
    metal layer M7                    18
    metal layer M8                    17
    metal layer M9                    10

    Via Instances                   5379

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                1003
    metal layer M3                   272
    metal layer M4                   203
    metal layer M5                   270
    metal layer M6                   170
    metal layer M7                    36
    metal layer M8                    34
    metal layer M9                    18


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds to register cell name ......
Scanning GDS file /sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds to register cell name ......
Merging GDS file /tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds ......
	****** Merge file: /tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds has version number: 600.
	****** Merge file: /tsmc16/TSMCHOME/digital/Back_End/gds/tcbn16ffcllbwp16p90_100a/tcbn16ffcllbwp16p90.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
Merging GDS file /sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds ......
	****** Merge file: /sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds has version number: 5.
	****** Merge file: /sim/ajcars/mc/tsn16ffcllhdspsbsram_20131200_130a/ts1n16ffcllsblvtc512x16m8s_130a/GDSII/ts1n16ffcllsblvtc512x16m8s_130a_m4xdh.gds has units: 1000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-217):	Master cell: PTBUFFHDCWD2BWP16P90 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: PTBUFFHDCWD4BWP16P90 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: PTINVHDCWD2BWP16P90 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: PTINVHDCWD4BWP16P90 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-217):	Master cell: HDR30XSICWDPDTD2BWP16P90 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
**WARN: (IMPOGDS-218):	Number of master cells not found after merging: 5

Output for cells
######Streamout is finished!
# redirect pnr.area {report_area}
# redirect pnr.setup.timing {report_timing -max_paths 1000 -nworst 20}
# setAnalysisMode -checkType hold
# redirect pnr.hold.timing {report_timing -max_paths 1000 -nworst 20}
# set fp [open "check_cells.txt" w+]
# foreach_in_collection cell [all_fanout -from SB_* -levels 1 -only_cells ] {
  set name [get_attribute $cell ref_name]
  set cell [get_attribute $cell name]
  puts $fp "cell: $cell"
  if {[regexp {AO} $name] || [regexp {AN2D} $name]  } {
     puts $fp "correct cell $name $cell"
  } else {
    puts $fp "incorrect cell $name $cell"
  }
}
# close $fp
### End verbose source output for '../../scripts_alex/layout_Tile.tcl'.
innovus 1> Coming back from suspended mode. Rechecking license server status...

innovus 1> **INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
Innovus terminated by user interrupt.

*** Memory Usage v#1 (Current mem = 5395.133M, initial mem = 256.676M) ***
*** Message Summary: 30072 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=6:34:15, real=2:08:28, mem=5395.1M) ---

