// Seed: 3327987377
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input wor id_2
);
  wire id_4, id_5;
  assign id_4 = -1 == id_2;
  assign module_1.type_7 = 0;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri0 id_3
);
  assign id_1 = 1;
  wand id_5 = -1;
  assign id_1 = id_3.id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2
  );
  assign id_1 = -1'd0;
  wire id_6;
endmodule
module module_2 ();
  rtran (id_1, id_1, -1, -1'b0, id_1);
  assign module_3.id_2 = 0;
endmodule
module module_3;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign id_2 = id_1;
  wire id_3;
  assign id_1.id_2 = -1;
  supply0 id_4, id_5, id_6, id_7, id_8, id_9 = -1'b0, id_10, id_11, id_12, id_13;
  wire id_14;
endmodule
