[2025-09-16 20:58:31] START suite=cs trace=classification_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 4630469 heartbeat IPC: 2.16 cumulative IPC: 2.16 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6831860 heartbeat IPC: 4.543 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6831860 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6831860 cumulative IPC: 2.927 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14002749 heartbeat IPC: 1.395 cumulative IPC: 1.395 (Simulation time: 00 hr 02 min 12 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 26646725 heartbeat IPC: 0.7909 cumulative IPC: 1.009 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 40325539 heartbeat IPC: 0.7311 cumulative IPC: 0.8957 (Simulation time: 00 hr 04 min 48 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 55192676 heartbeat IPC: 0.6726 cumulative IPC: 0.8271 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 71207309 heartbeat IPC: 0.6244 cumulative IPC: 0.7767 (Simulation time: 00 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 88043209 heartbeat IPC: 0.594 cumulative IPC: 0.7388 (Simulation time: 00 hr 08 min 50 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 105119747 heartbeat IPC: 0.5856 cumulative IPC: 0.7122 (Simulation time: 00 hr 10 min 20 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 122353874 heartbeat IPC: 0.5802 cumulative IPC: 0.6925 (Simulation time: 00 hr 11 min 46 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 139825321 heartbeat IPC: 0.5724 cumulative IPC: 0.6767 (Simulation time: 00 hr 13 min 20 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 149618631 cumulative IPC: 0.6684 (Simulation time: 00 hr 14 min 53 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 149618631 cumulative IPC: 0.6684 (Simulation time: 00 hr 14 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/classification_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6684 instructions: 100000002 cycles: 149618631
CPU 0 Branch Prediction Accuracy: 99.9% MPKI: 0.00319 Average ROB Occupancy at Mispredict: 6.663e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0013
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.00013
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1065858
LQ_STALL: 8421
SQ_STALL: 200490


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 237.1055
REPLAY_LOAD: 97.51577
NON_REPLAY_LOAD: 11.189929

== Total ==
ADDR_TRANS: 323649
REPLAY_LOAD: 225749
NON_REPLAY_LOAD: 516460

== Counts ==
ADDR_TRANS: 1365
REPLAY_LOAD: 2315
NON_REPLAY_LOAD: 46154

cpu0->cpu0_STLB TOTAL        ACCESS:     616949 HIT:     431622 MISS:     185327 MSHR_MERGE:          1
cpu0->cpu0_STLB LOAD         ACCESS:     616949 HIT:     431622 MISS:     185327 MSHR_MERGE:          1
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 172.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1391072 HIT:     440422 MISS:     950650 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     793274 HIT:     185246 MISS:     608028 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      76483 HIT:      55945 MISS:      20538 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116521 HIT:     116230 MISS:        291 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     404794 HIT:      83001 MISS:     321793 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 89.32 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5841442 HIT:    5829676 MISS:      11766 MSHR_MERGE:       4409
cpu0->cpu0_L1I LOAD         ACCESS:    5841442 HIT:    5829676 MISS:      11766 MSHR_MERGE:       4409
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 78.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   12068581 HIT:   10445684 MISS:    1622897 MSHR_MERGE:     355632
cpu0->cpu0_L1D LOAD         ACCESS:    9706479 HIT:    8706409 MISS:    1000070 MSHR_MERGE:     214153
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1928916 HIT:    1711233 MISS:     217683 MSHR_MERGE:     141129
cpu0->cpu0_L1D TRANSLATION  ACCESS:     433186 HIT:      28042 MISS:     405144 MSHR_MERGE:        350
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 74.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4716196 HIT:    4713789 MISS:       2407 MSHR_MERGE:       1366
cpu0->cpu0_ITLB LOAD         ACCESS:    4716196 HIT:    4713789 MISS:       2407 MSHR_MERGE:       1366
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 115 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   11545770 HIT:   10766416 MISS:     779354 MSHR_MERGE:     163446
cpu0->cpu0_DTLB LOAD         ACCESS:   11545770 HIT:   10766416 MISS:     779354 MSHR_MERGE:     163446
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 55.86 cycles
cpu0->LLC TOTAL        ACCESS:     990378 HIT:     228495 MISS:     761883 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     608028 HIT:     104884 MISS:     503144 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      20538 HIT:        288 MISS:      20250 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      40019 HIT:      39871 MISS:        148 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     321793 HIT:      83452 MISS:     238341 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22004
  ROW_BUFFER_MISS:     739731
  AVG DBUS CONGESTED CYCLE: 7.513
Channel 0 WQ ROW_BUFFER_HIT:       9688
  ROW_BUFFER_MISS:      25238
  FULL:          0
Channel 0 REFRESHES ISSUED:      12468

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       330384        53061        38307        83200
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1510         7223         6342        45537
  STLB miss resolved @ L2C                0         4638        21853        11264       101965
  STLB miss resolved @ LLC                0         3334        15659        12324        88832
  STLB miss resolved @ MEM                0         1765        14849        54884       228437

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                597           48          495           44          317
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0            0            0          122
  STLB miss resolved @ L2C                1            0            0            0            9
  STLB miss resolved @ LLC                0            0            0            1           14
  STLB miss resolved @ MEM               12            4            4            7          724
[2025-09-16 21:13:24] END   suite=cs trace=classification_phase4_core3 (rc=0)
