Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Sep 13 23:12:37 2019
| Host         : jue-Lenovo-ideapad-320S-14IKB running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    84 |
| Unused register locations in slices containing registers |   580 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           82 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              60 |           47 |
| No           | Yes                   | No                     |              40 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+---------------------------------+------------------+----------------+
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[23]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[17]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[14]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[16]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[22]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[24]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[20]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[19]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[8]_LDC_i_1_n_0  |                1 |              1 |
|  m1/number1_reg[1]_LDC_i_1_n_0   |               | m1/number1_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number1_reg[0]_LDC_i_1_n_0   |               | m1/number1_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  m1/n2_reg_LDC_i_1_n_0           |               | m1/n2_reg_LDC_i_2_n_0           |                1 |              1 |
|  clk_counter_reg[3]_LDC_i_1_n_0  |               | clk_counter_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[8]_LDC_i_1_n_0  |               | clk_counter_reg[8]_LDC_i_2_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[13]_LDC_i_1_n_0 |                1 |              1 |
|  clk_counter_reg[15]_LDC_i_1_n_0 |               | clk_counter_reg[15]_LDC_i_2_n_0 |                1 |              1 |
|  m1/n3_reg_LDC_i_1_n_0           |               | m1/n3_reg_LDC_i_2_n_0           |                1 |              1 |
|  clk_counter_reg[13]_LDC_i_1_n_0 |               | clk_counter_reg[13]_LDC_i_2_n_0 |                1 |              1 |
|  m1/clk                          |               | m1/number1_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  m1/clk                          |               | m1/number1_reg[0]_LDC_i_1_n_0   |                1 |              1 |
|  m1/clk                          |               | m1/n2_reg_LDC_i_1_n_0           |                1 |              1 |
|  m1/clk                          |               | m1/number1_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  m1/clk                          |               | m1/number1_reg[3]_LDC_i_1_n_0   |                1 |              1 |
|  m1/clk                          |               | m1/n2_reg_LDC_i_2_n_0           |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[15]_LDC_i_1_n_0 |                1 |              1 |
|  clk_counter_reg[25]_LDC_i_1_n_0 |               | clk_counter_reg[25]_LDC_i_2_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[25]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[21]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[18]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_reg_LDC_i_1_n_0             |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[9]_LDC_i_1_n_0  |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[12]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[11]_LDC_i_1_n_0 |                1 |              1 |
|  sys_clk_i_IBUF_BUFG             |               | clk_counter_reg[10]_LDC_i_1_n_0 |                1 |              1 |
|  clk_counter_reg[2]_LDC_i_1_n_0  |               | clk_counter_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[21]_LDC_i_1_n_0 |               | clk_counter_reg[21]_LDC_i_2_n_0 |                1 |              1 |
|  m1/number1_reg[3]_LDC_i_1_n_0   |               | m1/number1_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  clk_counter_reg[17]_LDC_i_1_n_0 |               | clk_counter_reg[17]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[14]_LDC_i_1_n_0 |               | clk_counter_reg[14]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[16]_LDC_i_1_n_0 |               | clk_counter_reg[16]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[22]_LDC_i_1_n_0 |               | clk_counter_reg[22]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[7]_LDC_i_1_n_0  |               | clk_counter_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[6]_LDC_i_1_n_0  |               | clk_counter_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[5]_LDC_i_1_n_0  |               | clk_counter_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[4]_LDC_i_1_n_0  |               | clk_counter_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  m1/number2_reg[0]_LDC_i_1_n_0   |               | m1/number2_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  clk_counter_reg[24]_LDC_i_1_n_0 |               | clk_counter_reg[24]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[23]_LDC_i_1_n_0 |               | clk_counter_reg[23]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[20]_LDC_i_1_n_0 |               | clk_counter_reg[20]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[1]_LDC_i_1_n_0  |               | clk_counter_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[19]_LDC_i_1_n_0 |               | clk_counter_reg[19]_LDC_i_2_n_0 |                1 |              1 |
|  m1/n3                           |               | m1/number3_reg[3]_LDC_i_1_n_0   |                1 |              1 |
|  m1/n3                           |               | m1/number3_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  m1/n3                           |               | m1/number3_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  m1/n3                           |               | m1/number3_reg[0]_LDC_i_1_n_0   |                1 |              1 |
|  clk_counter_reg[10]_LDC_i_1_n_0 |               | clk_counter_reg[10]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[18]_LDC_i_1_n_0 |               | clk_counter_reg[18]_LDC_i_2_n_0 |                1 |              1 |
|  m1/n2                           |               | m1/n3_reg_LDC_i_2_n_0           |                1 |              1 |
|  m1/n2                           |               | m1/n3_reg_LDC_i_1_n_0           |                1 |              1 |
|  m1/n2                           |               | m1/number2_reg[2]_LDC_i_1_n_0   |                1 |              1 |
|  m1/n2                           |               | m1/number2_reg[1]_LDC_i_1_n_0   |                1 |              1 |
|  m1/n2                           |               | m1/number2_reg[0]_LDC_i_1_n_0   |                1 |              1 |
|  clk_reg_LDC_i_1_n_0             |               | clk_reg_LDC_i_2_n_0             |                1 |              1 |
|  clk_counter_reg[9]_LDC_i_1_n_0  |               | clk_counter_reg[9]_LDC_i_2_n_0  |                1 |              1 |
|  clk_counter_reg[12]_LDC_i_1_n_0 |               | clk_counter_reg[12]_LDC_i_2_n_0 |                1 |              1 |
|  clk_counter_reg[11]_LDC_i_1_n_0 |               | clk_counter_reg[11]_LDC_i_2_n_0 |                1 |              1 |
|  m1/number2_reg[1]_LDC_i_1_n_0   |               | m1/number2_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  clk_counter_reg[0]_LDC_i_1_n_0  |               | clk_counter_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  m1/number1_reg[2]_LDC_i_1_n_0   |               | m1/number1_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number3_reg[3]_LDC_i_1_n_0   |               | m1/number3_reg[3]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number3_reg[2]_LDC_i_1_n_0   |               | m1/number3_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number3_reg[1]_LDC_i_1_n_0   |               | m1/number3_reg[1]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number3_reg[0]_LDC_i_1_n_0   |               | m1/number3_reg[0]_LDC_i_2_n_0   |                1 |              1 |
|  m1/number2_reg[2]_LDC_i_1_n_0   |               | m1/number2_reg[2]_LDC_i_2_n_0   |                1 |              1 |
|  m1/E[0]                         |               |                                 |                2 |              8 |
|  sys_clk_i_IBUF_BUFG             |               | ext_rst_n_IBUF                  |                5 |             18 |
+----------------------------------+---------------+---------------------------------+------------------+----------------+


