

================================================================
== Vivado HLS Report for 'subconv_3x3_4_no_rel'
================================================================
* Date:           Fri Dec 21 19:49:05 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  117697|  117697|  117697|  117697|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  117696|  117696|      1226|          -|          -|    96|    no    |
        | + Loop 1.1              |    1224|    1224|       306|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |     304|     304|        76|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |      72|      72|        24|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |      21|      21|         7|          -|          -|     3|    no    |
        +-------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     804|    545|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    146|
|Register         |        -|      -|     286|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1240|    736|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_CeG_x_U736  |ShuffleNetV2_mux_CeG  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_2_fu_1019_p2              |     *    |      0|   0|  62|           8|           8|
    |co_3_fu_655_p2                   |     +    |      0|  26|  12|           7|           1|
    |h_3_fu_790_p2                    |     +    |      0|  14|   9|           3|           1|
    |m_3_fu_823_p2                    |     +    |      0|  11|   8|           1|           2|
    |n_3_fu_902_p2                    |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_578_p2               |     +    |      0|  50|  20|          15|           8|
    |next_urem_fu_750_p2              |     +    |      0|  26|  12|           7|           1|
    |p_Val2_19_fu_1249_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_22_fu_1045_p2             |     +    |      0|  53|  21|          16|          16|
    |p_Val2_24_fu_1079_p2             |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1263_p2              |     +    |      0|  29|  13|           8|           8|
    |tmp2_fu_829_p2                   |     +    |      0|  11|   8|           2|           2|
    |tmp3_fu_908_p2                   |     +    |      0|  11|   8|           2|           2|
    |tmp_100_fu_886_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_101_fu_928_p2                |     +    |      0|  32|  14|           9|           9|
    |tmp_30_fu_839_p2                 |     +    |      0|  14|   9|           3|           3|
    |tmp_31_fu_918_p2                 |     +    |      0|  14|   9|           3|           3|
    |tmp_88_fu_713_p2                 |     +    |      0|  41|  17|          12|          12|
    |tmp_92_fu_774_p2                 |     +    |      0|  44|  18|          13|          13|
    |tmp_93_fu_800_p2                 |     +    |      0|  38|  16|          11|          11|
    |tmp_96_fu_849_p2                 |     +    |      0|  41|  17|          12|          12|
    |w_3_fu_1324_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_80_fu_605_p2                 |     -    |      0|  35|  15|          10|          10|
    |tmp_83_fu_639_p2                 |     -    |      0|  38|  16|          11|          11|
    |tmp_87_fu_699_p2                 |     -    |      0|  38|  16|          11|          11|
    |tmp_90_fu_738_p2                 |     -    |      0|  44|  18|          13|          13|
    |tmp_95_fu_811_p2                 |     -    |      0|  38|  16|          11|          11|
    |tmp_97_fu_876_p2                 |     -    |      0|  32|  14|           9|           9|
    |brmerge40_demorgan_i_fu_1184_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_1099_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_1178_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_1157_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_1145_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_4_fu_1282_p2           |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1201_p2             |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_1122_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_1127_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_744_p2              |   icmp   |      0|   0|   1|           3|           3|
    |exitcond2_fu_784_p2              |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_817_p2              |   icmp   |      0|   0|   1|           2|           2|
    |exitcond9_fu_649_p2              |   icmp   |      0|   0|   4|           7|           7|
    |exitcond_fu_896_p2               |   icmp   |      0|   0|   1|           2|           2|
    |tmp_91_fu_756_p2                 |   icmp   |      0|   0|   4|           7|           5|
    |brmerge9_fu_1296_p2              |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i3_fu_1168_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1206_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_1189_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1212_p2                  |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1216_p2         |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_1150_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_1132_p3         |  select  |      0|   0|   2|           1|           1|
    |idx_urem_fu_762_p3               |  select  |      0|   0|   7|           1|           7|
    |output_V_d0                      |  select  |      0|   0|   8|           1|           8|
    |p_Val2_24_mux_fu_1221_p3         |  select  |      0|   0|   8|           1|           7|
    |p_Val2_s_50_fu_1227_p3           |  select  |      0|   0|   9|           1|           9|
    |p_result_V_fu_1308_p3            |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1301_p3          |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1233_p3                 |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1287_p2           |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1291_p2             |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_1162_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp4_fu_1195_p2                  |    xor   |      0|   0|   2|           1|           2|
    |tmp_29_fu_1277_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_34_fu_1093_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_36_fu_1139_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_37_fu_1173_p2                |    xor   |      0|   0|   2|           1|           2|
    +---------------------------------+----------+-------+----+----+------------+------------+
    |Total                            |          |      0| 804| 545|         288|         317|
    +---------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |co_reg_474         |   9|          2|    7|         14|
    |h_reg_508          |   9|          2|    3|          6|
    |m_reg_544          |   9|          2|    2|          4|
    |n_reg_567          |   9|          2|    2|          4|
    |p_Val2_21_reg_555  |   9|          2|    8|         16|
    |p_Val2_s_reg_532   |   9|          2|    8|         16|
    |phi_mul_reg_485    |   9|          2|   15|         30|
    |phi_urem_reg_496   |   9|          2|    7|         14|
    |w_reg_520          |   9|          2|    3|          6|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 146|         34|   56|        126|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |arrayNo_cast_reg_1353          |   7|   0|   32|         25|
    |bias_V_addr_reg_1363           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1627  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1637         |   1|   0|    1|          0|
    |carry_reg_1604                 |   1|   0|    1|          0|
    |co_3_reg_1348                  |   7|   0|    7|          0|
    |co_reg_474                     |   7|   0|    7|          0|
    |h_reg_508                      |   3|   0|    3|          0|
    |isneg_reg_1647                 |   1|   0|    1|          0|
    |m_3_reg_1402                   |   2|   0|    2|          0|
    |m_reg_544                      |   2|   0|    2|          0|
    |n_3_reg_1430                   |   2|   0|    2|          0|
    |n_reg_567                      |   2|   0|    2|          0|
    |newsignbit_4_reg_1660          |   1|   0|    1|          0|
    |newsignbit_reg_1598            |   1|   0|    1|          0|
    |next_mul_reg_1330              |  15|   0|   15|          0|
    |output_V_addr_reg_1381         |  12|   0|   12|          0|
    |p_38_i_i_reg_1617              |   1|   0|    1|          0|
    |p_Val2_21_reg_555              |   8|   0|    8|          0|
    |p_Val2_22_reg_1580             |  16|   0|   16|          0|
    |p_Val2_24_reg_1592             |   8|   0|    8|          0|
    |p_Val2_2_reg_1570              |  16|   0|   16|          0|
    |p_Val2_s_reg_532               |   8|   0|    8|          0|
    |phi_mul_reg_485                |  15|   0|   15|          0|
    |phi_urem_reg_496               |   7|   0|    7|          0|
    |result_V_reg_1654              |   8|   0|    8|          0|
    |signbit_reg_1585               |   1|   0|    1|          0|
    |tmp_101_reg_1435               |   9|   0|    9|          0|
    |tmp_103_reg_1575               |   1|   0|    1|          0|
    |tmp_28_reg_1565                |   8|   0|    8|          0|
    |tmp_35_reg_1611                |   2|   0|    2|          0|
    |tmp_37_reg_1622                |   1|   0|    1|          0|
    |tmp_86_cast_reg_1335           |  11|   0|   11|          0|
    |tmp_89_cast_reg_1340           |  11|   0|   12|          1|
    |tmp_90_reg_1368                |  12|   0|   13|          1|
    |tmp_94_cast_reg_1358           |  11|   0|   12|          1|
    |tmp_95_reg_1394                |  11|   0|   11|          0|
    |tmp_97_reg_1417                |   8|   0|    9|          1|
    |tmp_98_reg_1407                |   6|   0|    6|          0|
    |tmp_99_reg_1412                |   8|   0|    8|          0|
    |underflow_reg_1632             |   1|   0|    1|          0|
    |w_reg_520                      |   3|   0|    3|          0|
    |weight_V_load_reg_1560         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 286|   0|  315|         29|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|ap_done                           | out |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |   subconv_3x3_4_no_rel  | return value |
|weight_V_address0                 | out |   10|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    7|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   12|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|buffer1_1_96_4x4_p_V_24_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_24 |     array    |
|buffer1_1_96_4x4_p_V_24_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_24 |     array    |
|buffer1_1_96_4x4_p_V_24_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_24 |     array    |
|buffer1_1_96_4x4_p_V_1_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_1_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_1 |     array    |
|buffer1_1_96_4x4_p_V_2_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_2_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_2 |     array    |
|buffer1_1_96_4x4_p_V_3_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_3_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_3 |     array    |
|buffer1_1_96_4x4_p_V_4_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_4_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_4 |     array    |
|buffer1_1_96_4x4_p_V_5_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_5_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_5 |     array    |
|buffer1_1_96_4x4_p_V_6_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_6_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_6 |     array    |
|buffer1_1_96_4x4_p_V_7_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_7_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_7 |     array    |
|buffer1_1_96_4x4_p_V_8_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_8_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_8 |     array    |
|buffer1_1_96_4x4_p_V_9_address0   | out |    8|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_9_ce0        | out |    1|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_9_q0         |  in |    8|  ap_memory |  buffer1_1_96_4x4_p_V_9 |     array    |
|buffer1_1_96_4x4_p_V_10_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_10_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_10_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_10 |     array    |
|buffer1_1_96_4x4_p_V_11_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
|buffer1_1_96_4x4_p_V_11_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
|buffer1_1_96_4x4_p_V_11_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_11 |     array    |
|buffer1_1_96_4x4_p_V_12_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_12_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_12_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_12 |     array    |
|buffer1_1_96_4x4_p_V_13_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_13 |     array    |
|buffer1_1_96_4x4_p_V_13_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_13 |     array    |
|buffer1_1_96_4x4_p_V_13_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_13 |     array    |
|buffer1_1_96_4x4_p_V_14_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_14 |     array    |
|buffer1_1_96_4x4_p_V_14_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_14 |     array    |
|buffer1_1_96_4x4_p_V_14_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_14 |     array    |
|buffer1_1_96_4x4_p_V_15_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_15 |     array    |
|buffer1_1_96_4x4_p_V_15_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_15 |     array    |
|buffer1_1_96_4x4_p_V_15_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_15 |     array    |
|buffer1_1_96_4x4_p_V_16_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_16 |     array    |
|buffer1_1_96_4x4_p_V_16_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_16 |     array    |
|buffer1_1_96_4x4_p_V_16_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_16 |     array    |
|buffer1_1_96_4x4_p_V_17_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_17 |     array    |
|buffer1_1_96_4x4_p_V_17_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_17 |     array    |
|buffer1_1_96_4x4_p_V_17_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_17 |     array    |
|buffer1_1_96_4x4_p_V_18_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_18 |     array    |
|buffer1_1_96_4x4_p_V_18_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_18 |     array    |
|buffer1_1_96_4x4_p_V_18_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_18 |     array    |
|buffer1_1_96_4x4_p_V_19_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_19 |     array    |
|buffer1_1_96_4x4_p_V_19_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_19 |     array    |
|buffer1_1_96_4x4_p_V_19_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_19 |     array    |
|buffer1_1_96_4x4_p_V_20_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_20 |     array    |
|buffer1_1_96_4x4_p_V_20_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_20 |     array    |
|buffer1_1_96_4x4_p_V_20_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_20 |     array    |
|buffer1_1_96_4x4_p_V_21_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_21 |     array    |
|buffer1_1_96_4x4_p_V_21_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_21 |     array    |
|buffer1_1_96_4x4_p_V_21_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_21 |     array    |
|buffer1_1_96_4x4_p_V_22_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_22 |     array    |
|buffer1_1_96_4x4_p_V_22_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_22 |     array    |
|buffer1_1_96_4x4_p_V_22_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_22 |     array    |
|buffer1_1_96_4x4_p_V_23_address0  | out |    8|  ap_memory | buffer1_1_96_4x4_p_V_23 |     array    |
|buffer1_1_96_4x4_p_V_23_ce0       | out |    1|  ap_memory | buffer1_1_96_4x4_p_V_23 |     array    |
|buffer1_1_96_4x4_p_V_23_q0        |  in |    8|  ap_memory | buffer1_1_96_4x4_p_V_23 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond9)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond2)
	3  / (exitcond2)
5 --> 
	6  / (!exitcond3)
	14  / (exitcond3)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	7  / true
14 --> 
	15  / true
15 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_16 (28)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1204
:0  br label %1


 <State 2>: 2.91ns
ST_2: co (30)  [1/1] 0.00ns
:0  %co = phi i7 [ 0, %0 ], [ %co_3, %3 ]

ST_2: phi_mul (31)  [1/1] 0.00ns
:1  %phi_mul = phi i15 [ 0, %0 ], [ %next_mul, %3 ]

ST_2: phi_urem (32)  [1/1] 0.00ns
:2  %phi_urem = phi i7 [ 0, %0 ], [ %idx_urem, %3 ]

ST_2: next_mul (33)  [1/1] 2.35ns
:3  %next_mul = add i15 %phi_mul, 171

ST_2: co_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:4  %co_cast = zext i7 %co to i32

ST_2: co_cast_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:5  %co_cast_cast = zext i7 %co to i10

ST_2: tmp_79 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:6  %tmp_79 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %co, i2 0)

ST_2: p_shl2_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
:7  %p_shl2_cast = zext i9 %tmp_79 to i10

ST_2: tmp_80 (38)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
:8  %tmp_80 = sub i10 %p_shl2_cast, %co_cast_cast

ST_2: tmp_86_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
:9  %tmp_86_cast = sext i10 %tmp_80 to i11

ST_2: tmp_81 (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:10  %tmp_81 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %co, i3 0)

ST_2: p_shl_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:11  %p_shl_cast = zext i10 %tmp_81 to i11

ST_2: tmp_82 (42)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:12  %tmp_82 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %co, i1 false)

ST_2: p_shl1_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
:13  %p_shl1_cast = zext i8 %tmp_82 to i11

ST_2: tmp_83 (44)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1214
:14  %tmp_83 = sub i11 %p_shl_cast, %p_shl1_cast

ST_2: tmp_89_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
:15  %tmp_89_cast = sext i11 %tmp_83 to i12

ST_2: exitcond9 (46)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:1204
:16  %exitcond9 = icmp eq i7 %co, -32

ST_2: empty (47)  [1/1] 0.00ns
:17  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_2: co_3 (48)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1204
:18  %co_3 = add i7 %co, 1

ST_2: StgValue_36 (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:19  br i1 %exitcond9, label %4, label %.preheader47.preheader

ST_2: arrayNo_cast (51)  [1/1] 0.00ns
.preheader47.preheader:0  %arrayNo_cast = zext i7 %phi_urem to i32

ST_2: tmp_84 (52)  [1/1] 0.00ns
.preheader47.preheader:1  %tmp_84 = call i3 @_ssdm_op_PartSelect.i3.i15.i32.i32(i15 %phi_mul, i32 12, i32 14)

ST_2: tmp_85 (53)  [1/1] 0.00ns
.preheader47.preheader:2  %tmp_85 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_84, i3 0)

ST_2: p_shl3_cast (54)  [1/1] 0.00ns
.preheader47.preheader:3  %p_shl3_cast = zext i6 %tmp_85 to i11

ST_2: tmp_86 (55)  [1/1] 0.00ns
.preheader47.preheader:4  %tmp_86 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_84, i1 false)

ST_2: p_shl4_cast (56)  [1/1] 0.00ns
.preheader47.preheader:5  %p_shl4_cast = zext i4 %tmp_86 to i11

ST_2: tmp_87 (57)  [1/1] 2.31ns
.preheader47.preheader:6  %tmp_87 = sub i11 %p_shl3_cast, %p_shl4_cast

ST_2: tmp_94_cast (58)  [1/1] 0.00ns
.preheader47.preheader:7  %tmp_94_cast = sext i11 %tmp_87 to i12

ST_2: bias_V_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213
.preheader47.preheader:8  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i32 0, i32 %co_cast

ST_2: StgValue_46 (60)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1205
.preheader47.preheader:9  br label %.preheader47

ST_2: StgValue_47 (245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1243
:0  ret void


 <State 3>: 7.30ns
ST_3: h (62)  [1/1] 0.00ns
.preheader47:0  %h = phi i3 [ %h_3, %2 ], [ 1, %.preheader47.preheader ]

ST_3: h_cast9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:1  %h_cast9_cast = zext i3 %h to i12

ST_3: tmp_88 (64)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:2  %tmp_88 = add i12 %h_cast9_cast, %tmp_89_cast

ST_3: tmp_89 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:3  %tmp_89 = trunc i12 %tmp_88 to i10

ST_3: p_shl5_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_89, i3 0)

ST_3: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:5  %p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_88, i1 false)

ST_3: tmp_90 (68)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader47:6  %tmp_90 = sub i13 %p_shl5_cast, %p_shl6_cast

ST_3: exitcond1 (69)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1205
.preheader47:7  %exitcond1 = icmp eq i3 %h, -3

ST_3: empty_46 (70)  [1/1] 0.00ns
.preheader47:8  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: StgValue_57 (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1205
.preheader47:9  br i1 %exitcond1, label %3, label %.preheader46.preheader

ST_3: StgValue_58 (73)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader46.preheader:0  br label %.preheader46

ST_3: next_urem (240)  [1/1] 2.32ns
:0  %next_urem = add i7 %phi_urem, 1

ST_3: tmp_91 (241)  [1/1] 2.91ns
:1  %tmp_91 = icmp ult i7 %next_urem, 24

ST_3: idx_urem (242)  [1/1] 2.07ns
:2  %idx_urem = select i1 %tmp_91, i7 %next_urem, i7 0

ST_3: StgValue_62 (243)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1204
:3  br label %1


 <State 4>: 2.34ns
ST_4: w (75)  [1/1] 0.00ns
.preheader46:0  %w = phi i3 [ %w_3, %_ifconv1 ], [ 1, %.preheader46.preheader ]

ST_4: w_cast8_cast (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader46:1  %w_cast8_cast = zext i3 %w to i13

ST_4: tmp_92 (77)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader46:2  %tmp_92 = add i13 %tmp_90, %w_cast8_cast

ST_4: tmp_99_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader46:3  %tmp_99_cast = zext i13 %tmp_92 to i32

ST_4: output_V_addr (79)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1214
.preheader46:4  %output_V_addr = getelementptr [3456 x i8]* %output_V, i32 0, i32 %tmp_99_cast

ST_4: exitcond2 (80)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1206
.preheader46:5  %exitcond2 = icmp eq i3 %w, -3

ST_4: empty_47 (81)  [1/1] 0.00ns
.preheader46:6  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: StgValue_70 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1206
.preheader46:7  br i1 %exitcond2, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader

ST_4: StgValue_71 (84)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1210
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i

ST_4: h_3 (237)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1205
:0  %h_3 = add i3 %h, 1

ST_4: StgValue_73 (238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1205
:1  br label %.preheader47


 <State 5>: 6.75ns
ST_5: p_Val2_s (86)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  %p_Val2_s = phi i8 [ %p_Val2_21, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m (87)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:1  %m = phi i2 [ %m_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit ], [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.preheader ]

ST_5: m_cast7_cast (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:2  %m_cast7_cast = zext i2 %m to i11

ST_5: tmp_93 (89)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:3  %tmp_93 = add i11 %m_cast7_cast, %tmp_86_cast

ST_5: tmp_94 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node tmp_95)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:4  %tmp_94 = shl i11 %tmp_93, 2

ST_5: tmp_95 (91)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:5  %tmp_95 = sub i11 %tmp_94, %tmp_93

ST_5: exitcond3 (92)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1208
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:6  %exitcond3 = icmp eq i2 %m, -1

ST_5: empty_48 (93)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:7  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: m_3 (94)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1208
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:8  %m_3 = add i2 1, %m

ST_5: StgValue_83 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1208
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:9  br i1 %exitcond3, label %_ifconv1, label %.preheader.preheader

ST_5: tmp2 (97)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:0  %tmp2 = add i2 -1, %m

ST_5: tmp2_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:1  %tmp2_cast = sext i2 %tmp2 to i3

ST_5: tmp_30 (99)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:2  %tmp_30 = add i3 %tmp2_cast, %h

ST_5: tmp_39_cast_cast (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:3  %tmp_39_cast_cast = zext i3 %tmp_30 to i12

ST_5: tmp_96 (101)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:4  %tmp_96 = add i12 %tmp_39_cast_cast, %tmp_94_cast

ST_5: tmp_98 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:5  %tmp_98 = trunc i12 %tmp_96 to i6

ST_5: tmp_99 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:7  %tmp_99 = trunc i12 %tmp_96 to i8

ST_5: p_Val2_18 (219)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1


 <State 6>: 2.32ns
ST_6: p_shl8_cast (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:6  %p_shl8_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_98, i3 0)

ST_6: p_shl9_cast (105)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:8  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_99, i1 false)

ST_6: tmp_97 (106)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader.preheader:9  %tmp_97 = sub i9 %p_shl8_cast, %p_shl9_cast

ST_6: StgValue_95 (107)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:1209
.preheader.preheader:10  br label %.preheader


 <State 7>: 6.76ns
ST_7: p_Val2_21 (109)  [1/1] 0.00ns
.preheader:0  %p_Val2_21 = phi i8 [ %p_Val2_s, %.preheader.preheader ], [ %sum_V, %_ifconv ]

ST_7: n (110)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ 0, %.preheader.preheader ], [ %n_3, %_ifconv ]

ST_7: n_cast6_cast (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader:2  %n_cast6_cast = zext i2 %n to i11

ST_7: tmp_100 (112)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader:3  %tmp_100 = add i11 %tmp_95, %n_cast6_cast

ST_7: tmp_107_cast (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader:4  %tmp_107_cast = zext i11 %tmp_100 to i32

ST_7: weight_V_addr (114)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
.preheader:5  %weight_V_addr = getelementptr [864 x i8]* %weight_V, i32 0, i32 %tmp_107_cast

ST_7: exitcond (115)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1209
.preheader:6  %exitcond = icmp eq i2 %n, -1

ST_7: empty_49 (116)  [1/1] 0.00ns
.preheader:7  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: n_3 (117)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1209
.preheader:8  %n_3 = add i2 %n, 1

ST_7: StgValue_105 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1209
.preheader:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit, label %_ifconv

ST_7: tmp3 (120)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:0  %tmp3 = add i2 %n, -1

ST_7: tmp3_cast (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:1  %tmp3_cast = sext i2 %tmp3 to i3

ST_7: tmp_31 (122)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:2  %tmp_31 = add i3 %tmp3_cast, %w

ST_7: tmp_43_cast_cast (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:3  %tmp_43_cast_cast = zext i3 %tmp_31 to i9

ST_7: tmp_101 (124)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:4  %tmp_101 = add i9 %tmp_43_cast_cast, %tmp_97

ST_7: weight_V_load (150)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_7: StgValue_112 (216)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i.loopexit:0  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i


 <State 8>: 3.25ns
ST_8: tmp_108_cast (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:5  %tmp_108_cast = zext i9 %tmp_101 to i32

ST_8: buffer1_1_96_4x4_p_V (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:6  %buffer1_1_96_4x4_p_V = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_22, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_1 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:7  %buffer1_1_96_4x4_p_V_1 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_3, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_2 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:8  %buffer1_1_96_4x4_p_V_2 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_5, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_3 (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:9  %buffer1_1_96_4x4_p_V_3 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_20, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_4 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:10  %buffer1_1_96_4x4_p_V_4 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_21, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_5 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:11  %buffer1_1_96_4x4_p_V_5 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_6, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_6 (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:12  %buffer1_1_96_4x4_p_V_6 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_8, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_7 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:13  %buffer1_1_96_4x4_p_V_7 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_7, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_8 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:14  %buffer1_1_96_4x4_p_V_8 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_14, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_9 (135)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:15  %buffer1_1_96_4x4_p_V_9 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_19, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_10 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:16  %buffer1_1_96_4x4_p_V_10 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_2, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_11 (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:17  %buffer1_1_96_4x4_p_V_11 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_9, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_12 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:18  %buffer1_1_96_4x4_p_V_12 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_24, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_13 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:19  %buffer1_1_96_4x4_p_V_13 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_16, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_14 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:20  %buffer1_1_96_4x4_p_V_14 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_23, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_15 (141)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:21  %buffer1_1_96_4x4_p_V_15 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_18, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_16 (142)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:22  %buffer1_1_96_4x4_p_V_16 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_15, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_17 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:23  %buffer1_1_96_4x4_p_V_17 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_4, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_18 (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:24  %buffer1_1_96_4x4_p_V_18 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_11, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_19 (145)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:25  %buffer1_1_96_4x4_p_V_19 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_17, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_20 (146)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:26  %buffer1_1_96_4x4_p_V_20 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_10, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_21 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:27  %buffer1_1_96_4x4_p_V_21 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_12, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_22 (148)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:28  %buffer1_1_96_4x4_p_V_22 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_13, i32 0, i32 %tmp_108_cast

ST_8: buffer1_1_96_4x4_p_V_23 (149)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:29  %buffer1_1_96_4x4_p_V_23 = getelementptr [144 x i8]* @buffer1_1_96_4x4_p_V_1, i32 0, i32 %tmp_108_cast

ST_8: weight_V_load (150)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:30  %weight_V_load = load i8* %weight_V_addr, align 1

ST_8: buffer1_1_96_4x4_p_V_24 (152)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:32  %buffer1_1_96_4x4_p_V_24 = load i8* %buffer1_1_96_4x4_p_V_12, align 1

ST_8: buffer1_1_96_4x4_p_V_25 (153)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:33  %buffer1_1_96_4x4_p_V_25 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

ST_8: buffer1_1_96_4x4_p_V_26 (154)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:34  %buffer1_1_96_4x4_p_V_26 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

ST_8: buffer1_1_96_4x4_p_V_27 (155)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:35  %buffer1_1_96_4x4_p_V_27 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_8: buffer1_1_96_4x4_p_V_28 (156)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:36  %buffer1_1_96_4x4_p_V_28 = load i8* %buffer1_1_96_4x4_p_V_17, align 1

ST_8: buffer1_1_96_4x4_p_V_29 (157)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:37  %buffer1_1_96_4x4_p_V_29 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_8: buffer1_1_96_4x4_p_V_30 (158)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:38  %buffer1_1_96_4x4_p_V_30 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_8: buffer1_1_96_4x4_p_V_31 (159)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:39  %buffer1_1_96_4x4_p_V_31 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_8: buffer1_1_96_4x4_p_V_32 (160)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:40  %buffer1_1_96_4x4_p_V_32 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_8: buffer1_1_96_4x4_p_V_33 (161)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:41  %buffer1_1_96_4x4_p_V_33 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

ST_8: buffer1_1_96_4x4_p_V_34 (162)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:42  %buffer1_1_96_4x4_p_V_34 = load i8* %buffer1_1_96_4x4_p_V_20, align 1

ST_8: buffer1_1_96_4x4_p_V_35 (163)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:43  %buffer1_1_96_4x4_p_V_35 = load i8* %buffer1_1_96_4x4_p_V_18, align 1

ST_8: buffer1_1_96_4x4_p_V_36 (164)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:44  %buffer1_1_96_4x4_p_V_36 = load i8* %buffer1_1_96_4x4_p_V_21, align 1

ST_8: buffer1_1_96_4x4_p_V_37 (165)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:45  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_22, align 1

ST_8: buffer1_1_96_4x4_p_V_38 (166)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:46  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

ST_8: buffer1_1_96_4x4_p_V_39 (167)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:47  %buffer1_1_96_4x4_p_V_39 = load i8* %buffer1_1_96_4x4_p_V_16, align 1

ST_8: buffer1_1_96_4x4_p_V_40 (168)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:48  %buffer1_1_96_4x4_p_V_40 = load i8* %buffer1_1_96_4x4_p_V_13, align 1

ST_8: buffer1_1_96_4x4_p_V_41 (169)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:49  %buffer1_1_96_4x4_p_V_41 = load i8* %buffer1_1_96_4x4_p_V_19, align 1

ST_8: buffer1_1_96_4x4_p_V_42 (170)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:50  %buffer1_1_96_4x4_p_V_42 = load i8* %buffer1_1_96_4x4_p_V_15, align 1

ST_8: buffer1_1_96_4x4_p_V_43 (171)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:51  %buffer1_1_96_4x4_p_V_43 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

ST_8: buffer1_1_96_4x4_p_V_44 (172)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:52  %buffer1_1_96_4x4_p_V_44 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_8: buffer1_1_96_4x4_p_V_45 (173)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:53  %buffer1_1_96_4x4_p_V_45 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_8: buffer1_1_96_4x4_p_V_46 (174)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:54  %buffer1_1_96_4x4_p_V_46 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_8: buffer1_1_96_4x4_p_V_47 (175)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:55  %buffer1_1_96_4x4_p_V_47 = load i8* %buffer1_1_96_4x4_p_V_14, align 1


 <State 9>: 6.46ns
ST_9: buffer1_1_96_4x4_p_V_24 (152)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:32  %buffer1_1_96_4x4_p_V_24 = load i8* %buffer1_1_96_4x4_p_V_12, align 1

ST_9: buffer1_1_96_4x4_p_V_25 (153)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:33  %buffer1_1_96_4x4_p_V_25 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

ST_9: buffer1_1_96_4x4_p_V_26 (154)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:34  %buffer1_1_96_4x4_p_V_26 = load i8* %buffer1_1_96_4x4_p_V_10, align 1

ST_9: buffer1_1_96_4x4_p_V_27 (155)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:35  %buffer1_1_96_4x4_p_V_27 = load i8* %buffer1_1_96_4x4_p_V_1, align 1

ST_9: buffer1_1_96_4x4_p_V_28 (156)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:36  %buffer1_1_96_4x4_p_V_28 = load i8* %buffer1_1_96_4x4_p_V_17, align 1

ST_9: buffer1_1_96_4x4_p_V_29 (157)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:37  %buffer1_1_96_4x4_p_V_29 = load i8* %buffer1_1_96_4x4_p_V_2, align 1

ST_9: buffer1_1_96_4x4_p_V_30 (158)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:38  %buffer1_1_96_4x4_p_V_30 = load i8* %buffer1_1_96_4x4_p_V_5, align 1

ST_9: buffer1_1_96_4x4_p_V_31 (159)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:39  %buffer1_1_96_4x4_p_V_31 = load i8* %buffer1_1_96_4x4_p_V_7, align 1

ST_9: buffer1_1_96_4x4_p_V_32 (160)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:40  %buffer1_1_96_4x4_p_V_32 = load i8* %buffer1_1_96_4x4_p_V_6, align 1

ST_9: buffer1_1_96_4x4_p_V_33 (161)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:41  %buffer1_1_96_4x4_p_V_33 = load i8* %buffer1_1_96_4x4_p_V_11, align 1

ST_9: buffer1_1_96_4x4_p_V_34 (162)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:42  %buffer1_1_96_4x4_p_V_34 = load i8* %buffer1_1_96_4x4_p_V_20, align 1

ST_9: buffer1_1_96_4x4_p_V_35 (163)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:43  %buffer1_1_96_4x4_p_V_35 = load i8* %buffer1_1_96_4x4_p_V_18, align 1

ST_9: buffer1_1_96_4x4_p_V_36 (164)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:44  %buffer1_1_96_4x4_p_V_36 = load i8* %buffer1_1_96_4x4_p_V_21, align 1

ST_9: buffer1_1_96_4x4_p_V_37 (165)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:45  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_22, align 1

ST_9: buffer1_1_96_4x4_p_V_38 (166)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:46  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_8, align 1

ST_9: buffer1_1_96_4x4_p_V_39 (167)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:47  %buffer1_1_96_4x4_p_V_39 = load i8* %buffer1_1_96_4x4_p_V_16, align 1

ST_9: buffer1_1_96_4x4_p_V_40 (168)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:48  %buffer1_1_96_4x4_p_V_40 = load i8* %buffer1_1_96_4x4_p_V_13, align 1

ST_9: buffer1_1_96_4x4_p_V_41 (169)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:49  %buffer1_1_96_4x4_p_V_41 = load i8* %buffer1_1_96_4x4_p_V_19, align 1

ST_9: buffer1_1_96_4x4_p_V_42 (170)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:50  %buffer1_1_96_4x4_p_V_42 = load i8* %buffer1_1_96_4x4_p_V_15, align 1

ST_9: buffer1_1_96_4x4_p_V_43 (171)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:51  %buffer1_1_96_4x4_p_V_43 = load i8* %buffer1_1_96_4x4_p_V_9, align 1

ST_9: buffer1_1_96_4x4_p_V_44 (172)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:52  %buffer1_1_96_4x4_p_V_44 = load i8* %buffer1_1_96_4x4_p_V_3, align 1

ST_9: buffer1_1_96_4x4_p_V_45 (173)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:53  %buffer1_1_96_4x4_p_V_45 = load i8* %buffer1_1_96_4x4_p_V_4, align 1

ST_9: buffer1_1_96_4x4_p_V_46 (174)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:54  %buffer1_1_96_4x4_p_V_46 = load i8* %buffer1_1_96_4x4_p_V, align 1

ST_9: buffer1_1_96_4x4_p_V_47 (175)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:55  %buffer1_1_96_4x4_p_V_47 = load i8* %buffer1_1_96_4x4_p_V_14, align 1

ST_9: tmp_28 (176)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:56  %tmp_28 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i32(i8 %buffer1_1_96_4x4_p_V_24, i8 %buffer1_1_96_4x4_p_V_25, i8 %buffer1_1_96_4x4_p_V_26, i8 %buffer1_1_96_4x4_p_V_27, i8 %buffer1_1_96_4x4_p_V_28, i8 %buffer1_1_96_4x4_p_V_29, i8 %buffer1_1_96_4x4_p_V_30, i8 %buffer1_1_96_4x4_p_V_31, i8 %buffer1_1_96_4x4_p_V_32, i8 %buffer1_1_96_4x4_p_V_33, i8 %buffer1_1_96_4x4_p_V_34, i8 %buffer1_1_96_4x4_p_V_35, i8 %buffer1_1_96_4x4_p_V_36, i8 %buffer1_1_96_4x4_p_V_37, i8 %buffer1_1_96_4x4_p_V_38, i8 %buffer1_1_96_4x4_p_V_39, i8 %buffer1_1_96_4x4_p_V_40, i8 %buffer1_1_96_4x4_p_V_41, i8 %buffer1_1_96_4x4_p_V_42, i8 %buffer1_1_96_4x4_p_V_43, i8 %buffer1_1_96_4x4_p_V_44, i8 %buffer1_1_96_4x4_p_V_45, i8 %buffer1_1_96_4x4_p_V_46, i8 %buffer1_1_96_4x4_p_V_47, i32 %arrayNo_cast)


 <State 10>: 6.43ns
ST_10: OP1_V (151)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:31  %OP1_V = sext i8 %weight_V_load to i16

ST_10: OP2_V (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:57  %OP2_V = sext i8 %tmp_28 to i16

ST_10: p_Val2_2 (178)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:58  %p_Val2_2 = mul i16 %OP1_V, %OP2_V

ST_10: tmp_103 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:64  %tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_2, i32 5)


 <State 11>: 6.78ns
ST_11: tmp_32 (179)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:59  %tmp_32 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_21, i6 0)

ST_11: tmp_45_cast (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:60  %tmp_45_cast = sext i14 %tmp_32 to i16

ST_11: p_Val2_22 (181)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:61  %p_Val2_22 = add i16 %tmp_45_cast, %p_Val2_2

ST_11: signbit (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:62  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 15)

ST_11: p_Val2_23 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:63  %p_Val2_23 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_22, i32 6, i32 13)

ST_11: tmp_33 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:65  %tmp_33 = zext i1 %tmp_103 to i8

ST_11: tmp_104 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node carry)
_ifconv:66  %tmp_104 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 13)

ST_11: p_Val2_24 (187)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:67  %p_Val2_24 = add i8 %p_Val2_23, %tmp_33

ST_11: newsignbit (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:68  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_24, i32 7)

ST_11: tmp_34 (189)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node carry)
_ifconv:69  %tmp_34 = xor i1 %newsignbit, true

ST_11: carry (190)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:70  %carry = and i1 %tmp_104, %tmp_34

ST_11: tmp_35 (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:72  %tmp_35 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_22, i32 14, i32 15)


 <State 12>: 8.28ns
ST_12: tmp_106 (191)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:71  %tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_22, i32 14)

ST_12: Range1_all_ones (193)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:73  %Range1_all_ones = icmp eq i2 %tmp_35, -1

ST_12: Range1_all_zeros (194)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:74  %Range1_all_zeros = icmp eq i2 %tmp_35, 0

ST_12: deleted_zeros (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:75  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_12: tmp_36 (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:76  %tmp_36 = xor i1 %tmp_106, true

ST_12: p_41_i_i (197)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:77  %p_41_i_i = and i1 %signbit, %tmp_36

ST_12: deleted_ones (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:78  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_12: p_38_i_i (199)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:79  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_12: p_not_i_i (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:80  %p_not_i_i = xor i1 %deleted_zeros, true

ST_12: brmerge_i_i3 (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:81  %brmerge_i_i3 = or i1 %newsignbit, %p_not_i_i

ST_12: tmp_37 (202)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210
_ifconv:82  %tmp_37 = xor i1 %signbit, true

ST_12: overflow (203)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:83  %overflow = and i1 %brmerge_i_i3, %tmp_37

ST_12: brmerge40_demorgan_i (204)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:84  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_12: tmp4_demorgan (205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node underflow)
_ifconv:85  %tmp4_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_12: tmp4 (206)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node underflow)
_ifconv:86  %tmp4 = xor i1 %tmp4_demorgan, true

ST_12: underflow (207)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:87  %underflow = and i1 %signbit, %tmp4

ST_12: brmerge_i_i_i (208)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:88  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 13>: 4.14ns
ST_13: tmp5 (209)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node sum_V)
_ifconv:89  %tmp5 = or i1 %brmerge40_demorgan_i, %tmp_37

ST_13: underflow_not (210)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node sum_V)
_ifconv:90  %underflow_not = or i1 %tmp5, %p_38_i_i

ST_13: p_Val2_24_mux (211)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:91  %p_Val2_24_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_24

ST_13: p_Val2_s_50 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1210 (grouped into LUT with out node sum_V)
_ifconv:92  %p_Val2_s_50 = select i1 %underflow, i8 -128, i8 %p_Val2_24

ST_13: sum_V (213)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1210 (out node of the LUT)
_ifconv:93  %sum_V = select i1 %underflow_not, i8 %p_Val2_24_mux, i8 %p_Val2_s_50

ST_13: StgValue_226 (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1209
_ifconv:94  br label %.preheader


 <State 14>: 4.62ns
ST_14: tmp (218)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:0  %tmp = sext i8 %p_Val2_s to i9

ST_14: p_Val2_18 (219)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:1  %p_Val2_18 = load i8* %bias_V_addr, align 1

ST_14: tmp_s (220)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:2  %tmp_s = sext i8 %p_Val2_18 to i9

ST_14: p_Val2_19 (221)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:3  %p_Val2_19 = add i9 %tmp_s, %tmp

ST_14: isneg (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_19, i32 8)

ST_14: result_V (223)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:5  %result_V = add i8 %p_Val2_18, %p_Val2_s

ST_14: newsignbit_4 (224)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213
_ifconv1:6  %newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 15>: 7.39ns
ST_15: tmp_29 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_29 = xor i1 %newsignbit_4, true

ST_15: underflow_4 (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_4 = and i1 %isneg, %tmp_29

ST_15: brmerge_i_i (227)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_4

ST_15: isneg_not (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_15: brmerge9 (229)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_4, %isneg_not

ST_15: result_V_mux (230)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1213 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_15: p_result_V (231)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1213 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_4, i8 -128, i8 %result_V

ST_15: result_1 (232)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:1213 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_15: StgValue_242 (233)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:1214
_ifconv1:15  store i8 %result_1, i8* %output_V_addr, align 1

ST_15: w_3 (234)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:1206
_ifconv1:16  %w_3 = add i3 %w, 1

ST_15: StgValue_244 (235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:1206
_ifconv1:17  br label %.preheader46



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buffer1_1_96_4x4_p_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_16             (br               ) [ 0111111111111111]
co                      (phi              ) [ 0010000000000000]
phi_mul                 (phi              ) [ 0010000000000000]
phi_urem                (phi              ) [ 0011111111111111]
next_mul                (add              ) [ 0111111111111111]
co_cast                 (zext             ) [ 0000000000000000]
co_cast_cast            (zext             ) [ 0000000000000000]
tmp_79                  (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast             (zext             ) [ 0000000000000000]
tmp_80                  (sub              ) [ 0000000000000000]
tmp_86_cast             (sext             ) [ 0001111111111111]
tmp_81                  (bitconcatenate   ) [ 0000000000000000]
p_shl_cast              (zext             ) [ 0000000000000000]
tmp_82                  (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast             (zext             ) [ 0000000000000000]
tmp_83                  (sub              ) [ 0000000000000000]
tmp_89_cast             (sext             ) [ 0001111111111111]
exitcond9               (icmp             ) [ 0011111111111111]
empty                   (speclooptripcount) [ 0000000000000000]
co_3                    (add              ) [ 0111111111111111]
StgValue_36             (br               ) [ 0000000000000000]
arrayNo_cast            (zext             ) [ 0001111111111111]
tmp_84                  (partselect       ) [ 0000000000000000]
tmp_85                  (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast             (zext             ) [ 0000000000000000]
tmp_86                  (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast             (zext             ) [ 0000000000000000]
tmp_87                  (sub              ) [ 0000000000000000]
tmp_94_cast             (sext             ) [ 0001111111111111]
bias_V_addr             (getelementptr    ) [ 0001111111111111]
StgValue_46             (br               ) [ 0011111111111111]
StgValue_47             (ret              ) [ 0000000000000000]
h                       (phi              ) [ 0001111111111111]
h_cast9_cast            (zext             ) [ 0000000000000000]
tmp_88                  (add              ) [ 0000000000000000]
tmp_89                  (trunc            ) [ 0000000000000000]
p_shl5_cast             (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_90                  (sub              ) [ 0000111111111111]
exitcond1               (icmp             ) [ 0011111111111111]
empty_46                (speclooptripcount) [ 0000000000000000]
StgValue_57             (br               ) [ 0000000000000000]
StgValue_58             (br               ) [ 0011111111111111]
next_urem               (add              ) [ 0000000000000000]
tmp_91                  (icmp             ) [ 0000000000000000]
idx_urem                (select           ) [ 0111111111111111]
StgValue_62             (br               ) [ 0111111111111111]
w                       (phi              ) [ 0000111111111111]
w_cast8_cast            (zext             ) [ 0000000000000000]
tmp_92                  (add              ) [ 0000000000000000]
tmp_99_cast             (zext             ) [ 0000000000000000]
output_V_addr           (getelementptr    ) [ 0000011111111111]
exitcond2               (icmp             ) [ 0011111111111111]
empty_47                (speclooptripcount) [ 0000000000000000]
StgValue_70             (br               ) [ 0000000000000000]
StgValue_71             (br               ) [ 0011111111111111]
h_3                     (add              ) [ 0011111111111111]
StgValue_73             (br               ) [ 0011111111111111]
p_Val2_s                (phi              ) [ 0000011111111110]
m                       (phi              ) [ 0000010000000000]
m_cast7_cast            (zext             ) [ 0000000000000000]
tmp_93                  (add              ) [ 0000000000000000]
tmp_94                  (shl              ) [ 0000000000000000]
tmp_95                  (sub              ) [ 0000001111111100]
exitcond3               (icmp             ) [ 0011111111111111]
empty_48                (speclooptripcount) [ 0000000000000000]
m_3                     (add              ) [ 0011111111111111]
StgValue_83             (br               ) [ 0000000000000000]
tmp2                    (add              ) [ 0000000000000000]
tmp2_cast               (sext             ) [ 0000000000000000]
tmp_30                  (add              ) [ 0000000000000000]
tmp_39_cast_cast        (zext             ) [ 0000000000000000]
tmp_96                  (add              ) [ 0000000000000000]
tmp_98                  (trunc            ) [ 0000001000000000]
tmp_99                  (trunc            ) [ 0000001000000000]
p_shl8_cast             (bitconcatenate   ) [ 0000000000000000]
p_shl9_cast             (bitconcatenate   ) [ 0000000000000000]
tmp_97                  (sub              ) [ 0000000111111100]
StgValue_95             (br               ) [ 0011111111111111]
p_Val2_21               (phi              ) [ 0011110111110011]
n                       (phi              ) [ 0000000100000000]
n_cast6_cast            (zext             ) [ 0000000000000000]
tmp_100                 (add              ) [ 0000000000000000]
tmp_107_cast            (zext             ) [ 0000000000000000]
weight_V_addr           (getelementptr    ) [ 0000000010000000]
exitcond                (icmp             ) [ 0011111111111111]
empty_49                (speclooptripcount) [ 0000000000000000]
n_3                     (add              ) [ 0011111111111111]
StgValue_105            (br               ) [ 0000000000000000]
tmp3                    (add              ) [ 0000000000000000]
tmp3_cast               (sext             ) [ 0000000000000000]
tmp_31                  (add              ) [ 0000000000000000]
tmp_43_cast_cast        (zext             ) [ 0000000000000000]
tmp_101                 (add              ) [ 0000000010000000]
StgValue_112            (br               ) [ 0011111111111111]
tmp_108_cast            (zext             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V    (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_1  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_2  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_3  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_4  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_5  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_6  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_7  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_8  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_9  (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_10 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_11 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_12 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_13 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_14 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_15 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_16 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_17 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_18 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_19 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_20 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_21 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_22 (getelementptr    ) [ 0000000001000000]
buffer1_1_96_4x4_p_V_23 (getelementptr    ) [ 0000000001000000]
weight_V_load           (load             ) [ 0000000001100000]
buffer1_1_96_4x4_p_V_24 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_25 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_26 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_27 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_28 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_29 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_30 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_31 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_32 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_33 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_34 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_35 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_36 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_37 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_38 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_39 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_40 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_41 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_42 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_43 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_44 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_45 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_46 (load             ) [ 0000000000000000]
buffer1_1_96_4x4_p_V_47 (load             ) [ 0000000000000000]
tmp_28                  (mux              ) [ 0000000000100000]
OP1_V                   (sext             ) [ 0000000000000000]
OP2_V                   (sext             ) [ 0000000000000000]
p_Val2_2                (mul              ) [ 0000000000010000]
tmp_103                 (bitselect        ) [ 0000000000010000]
tmp_32                  (bitconcatenate   ) [ 0000000000000000]
tmp_45_cast             (sext             ) [ 0000000000000000]
p_Val2_22               (add              ) [ 0000000000001000]
signbit                 (bitselect        ) [ 0000000000001000]
p_Val2_23               (partselect       ) [ 0000000000000000]
tmp_33                  (zext             ) [ 0000000000000000]
tmp_104                 (bitselect        ) [ 0000000000000000]
p_Val2_24               (add              ) [ 0000000000001100]
newsignbit              (bitselect        ) [ 0000000000001000]
tmp_34                  (xor              ) [ 0000000000000000]
carry                   (and              ) [ 0000000000001000]
tmp_35                  (partselect       ) [ 0000000000001000]
tmp_106                 (bitselect        ) [ 0000000000000000]
Range1_all_ones         (icmp             ) [ 0000000000000000]
Range1_all_zeros        (icmp             ) [ 0000000000000000]
deleted_zeros           (select           ) [ 0000000000000000]
tmp_36                  (xor              ) [ 0000000000000000]
p_41_i_i                (and              ) [ 0000000000000000]
deleted_ones            (select           ) [ 0000000000000000]
p_38_i_i                (and              ) [ 0000000000000100]
p_not_i_i               (xor              ) [ 0000000000000000]
brmerge_i_i3            (or               ) [ 0000000000000000]
tmp_37                  (xor              ) [ 0000000000000100]
overflow                (and              ) [ 0000000000000000]
brmerge40_demorgan_i    (and              ) [ 0000000000000100]
tmp4_demorgan           (or               ) [ 0000000000000000]
tmp4                    (xor              ) [ 0000000000000000]
underflow               (and              ) [ 0000000000000100]
brmerge_i_i_i           (or               ) [ 0000000000000100]
tmp5                    (or               ) [ 0000000000000000]
underflow_not           (or               ) [ 0000000000000000]
p_Val2_24_mux           (select           ) [ 0000000000000000]
p_Val2_s_50             (select           ) [ 0000000000000000]
sum_V                   (select           ) [ 0011111111111111]
StgValue_226            (br               ) [ 0011111111111111]
tmp                     (sext             ) [ 0000000000000000]
p_Val2_18               (load             ) [ 0000000000000000]
tmp_s                   (sext             ) [ 0000000000000000]
p_Val2_19               (add              ) [ 0000000000000000]
isneg                   (bitselect        ) [ 0000000000000001]
result_V                (add              ) [ 0000000000000001]
newsignbit_4            (bitselect        ) [ 0000000000000001]
tmp_29                  (xor              ) [ 0000000000000000]
underflow_4             (and              ) [ 0000000000000000]
brmerge_i_i             (xor              ) [ 0000000000000000]
isneg_not               (xor              ) [ 0000000000000000]
brmerge9                (or               ) [ 0000000000000000]
result_V_mux            (select           ) [ 0000000000000000]
p_result_V              (select           ) [ 0000000000000000]
result_1                (select           ) [ 0000000000000000]
StgValue_242            (store            ) [ 0000000000000000]
w_3                     (add              ) [ 0011111111111111]
StgValue_244            (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bias_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buffer1_1_96_4x4_p_V_24">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="buffer1_1_96_4x4_p_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buffer1_1_96_4x4_p_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer1_1_96_4x4_p_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="buffer1_1_96_4x4_p_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buffer1_1_96_4x4_p_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="buffer1_1_96_4x4_p_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="buffer1_1_96_4x4_p_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="buffer1_1_96_4x4_p_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="buffer1_1_96_4x4_p_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="buffer1_1_96_4x4_p_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="buffer1_1_96_4x4_p_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="buffer1_1_96_4x4_p_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="buffer1_1_96_4x4_p_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="buffer1_1_96_4x4_p_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="buffer1_1_96_4x4_p_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="buffer1_1_96_4x4_p_V_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="buffer1_1_96_4x4_p_V_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="buffer1_1_96_4x4_p_V_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="buffer1_1_96_4x4_p_V_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="buffer1_1_96_4x4_p_V_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="buffer1_1_96_4x4_p_V_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="buffer1_1_96_4x4_p_V_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="buffer1_1_96_4x4_p_V_23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer1_1_96_4x4_p_V_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i7.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.24i8.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="bias_V_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_V_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="output_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="13" slack="0"/>
<pin id="163" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="3"/>
<pin id="168" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="169" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_18/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="weight_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_V_addr/7 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="10" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="180" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_V_load/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buffer1_1_96_4x4_p_V_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="9" slack="0"/>
<pin id="186" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="buffer1_1_96_4x4_p_V_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="9" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_1/8 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buffer1_1_96_4x4_p_V_2_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_2/8 "/>
</bind>
</comp>

<comp id="203" class="1004" name="buffer1_1_96_4x4_p_V_3_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="9" slack="0"/>
<pin id="207" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_3/8 "/>
</bind>
</comp>

<comp id="210" class="1004" name="buffer1_1_96_4x4_p_V_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="9" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_4/8 "/>
</bind>
</comp>

<comp id="217" class="1004" name="buffer1_1_96_4x4_p_V_5_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_5/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="buffer1_1_96_4x4_p_V_6_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="9" slack="0"/>
<pin id="228" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_6/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="buffer1_1_96_4x4_p_V_7_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="9" slack="0"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_7/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="buffer1_1_96_4x4_p_V_8_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="9" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_8/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="buffer1_1_96_4x4_p_V_9_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_9/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="buffer1_1_96_4x4_p_V_10_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="9" slack="0"/>
<pin id="256" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_10/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="buffer1_1_96_4x4_p_V_11_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_11/8 "/>
</bind>
</comp>

<comp id="266" class="1004" name="buffer1_1_96_4x4_p_V_12_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_12/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="buffer1_1_96_4x4_p_V_13_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="9" slack="0"/>
<pin id="277" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_13/8 "/>
</bind>
</comp>

<comp id="280" class="1004" name="buffer1_1_96_4x4_p_V_14_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="9" slack="0"/>
<pin id="284" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_14/8 "/>
</bind>
</comp>

<comp id="287" class="1004" name="buffer1_1_96_4x4_p_V_15_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="9" slack="0"/>
<pin id="291" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_15/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="buffer1_1_96_4x4_p_V_16_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="9" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_16/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="buffer1_1_96_4x4_p_V_17_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="8" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="9" slack="0"/>
<pin id="305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_17/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="buffer1_1_96_4x4_p_V_18_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="9" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_18/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="buffer1_1_96_4x4_p_V_19_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="9" slack="0"/>
<pin id="319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_19/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="buffer1_1_96_4x4_p_V_20_gep_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="9" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_20/8 "/>
</bind>
</comp>

<comp id="329" class="1004" name="buffer1_1_96_4x4_p_V_21_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="9" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_21/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="buffer1_1_96_4x4_p_V_22_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="9" slack="0"/>
<pin id="340" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_22/8 "/>
</bind>
</comp>

<comp id="343" class="1004" name="buffer1_1_96_4x4_p_V_23_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="9" slack="0"/>
<pin id="347" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer1_1_96_4x4_p_V_23/8 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="353" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_24/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_25/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="363" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_26/8 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="368" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_27/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="373" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_28/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="grp_access_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_29/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_access_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="383" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_30/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_access_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_31/8 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="393" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_32/8 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="398" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_33/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_34/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_access_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_35/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_access_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_36/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_access_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="418" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_37/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="423" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_38/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="428" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_39/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="433" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_40/8 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_access_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="438" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_41/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_access_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="443" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_42/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_access_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="448" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_43/8 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_44/8 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="458" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_45/8 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_46/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_access_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="468" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer1_1_96_4x4_p_V_47/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="StgValue_242_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="3"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_242/15 "/>
</bind>
</comp>

<comp id="474" class="1005" name="co_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="7" slack="1"/>
<pin id="476" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="co_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="7" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="phi_mul_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="15" slack="1"/>
<pin id="487" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="phi_mul_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="15" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="496" class="1005" name="phi_urem_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="phi_urem_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="7" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="508" class="1005" name="h_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="h_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="3" slack="1"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="1" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="w_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="1"/>
<pin id="522" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="w_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="1"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_Val2_s_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="1"/>
<pin id="534" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_s_phi_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="539" dir="0" index="2" bw="1" slack="1"/>
<pin id="540" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="541" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="544" class="1005" name="m_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="1"/>
<pin id="546" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="548" class="1004" name="m_phi_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="551" dir="0" index="2" bw="1" slack="1"/>
<pin id="552" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="553" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_Val2_21_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="8" slack="1"/>
<pin id="557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_21 (phireg) "/>
</bind>
</comp>

<comp id="559" class="1004" name="p_Val2_21_phi_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="2"/>
<pin id="561" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="8" slack="1"/>
<pin id="563" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="564" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_21/7 "/>
</bind>
</comp>

<comp id="567" class="1005" name="n_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="1"/>
<pin id="569" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="n_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="2" slack="0"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/7 "/>
</bind>
</comp>

<comp id="578" class="1004" name="next_mul_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="co_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="7" slack="0"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="co_cast_cast_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="co_cast_cast/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_79_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="7" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_shl2_cast_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_80_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="0" index="1" bw="7" slack="0"/>
<pin id="608" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_80/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_86_cast_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="10" slack="0"/>
<pin id="613" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_86_cast/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_81_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="0" index="1" bw="7" slack="0"/>
<pin id="618" dir="0" index="2" bw="1" slack="0"/>
<pin id="619" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_shl_cast_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="10" slack="0"/>
<pin id="625" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_82_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="p_shl1_cast_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="0"/>
<pin id="637" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_83_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="0"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_89_cast_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="11" slack="0"/>
<pin id="647" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_89_cast/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="exitcond9_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="7" slack="0"/>
<pin id="651" dir="0" index="1" bw="7" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="co_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="7" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_3/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="arrayNo_cast_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_84_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="15" slack="0"/>
<pin id="668" dir="0" index="2" bw="5" slack="0"/>
<pin id="669" dir="0" index="3" bw="5" slack="0"/>
<pin id="670" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_85_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="6" slack="0"/>
<pin id="677" dir="0" index="1" bw="3" slack="0"/>
<pin id="678" dir="0" index="2" bw="1" slack="0"/>
<pin id="679" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="683" class="1004" name="p_shl3_cast_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="0"/>
<pin id="685" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_86_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="0" index="1" bw="3" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_shl4_cast_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_87_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="0" index="1" bw="4" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_94_cast_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_94_cast/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="h_cast9_cast_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="3" slack="0"/>
<pin id="711" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="h_cast9_cast/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_88_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="3" slack="0"/>
<pin id="715" dir="0" index="1" bw="11" slack="1"/>
<pin id="716" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_89_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_89/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="p_shl5_cast_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="13" slack="0"/>
<pin id="724" dir="0" index="1" bw="10" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_shl6_cast_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="13" slack="0"/>
<pin id="732" dir="0" index="1" bw="12" slack="0"/>
<pin id="733" dir="0" index="2" bw="1" slack="0"/>
<pin id="734" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_90_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="13" slack="0"/>
<pin id="740" dir="0" index="1" bw="13" slack="0"/>
<pin id="741" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_90/3 "/>
</bind>
</comp>

<comp id="744" class="1004" name="exitcond1_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="3" slack="0"/>
<pin id="746" dir="0" index="1" bw="3" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="next_urem_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="7" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_91_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="7" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_91/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="idx_urem_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="7" slack="0"/>
<pin id="765" dir="0" index="2" bw="7" slack="0"/>
<pin id="766" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="w_cast8_cast_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="3" slack="0"/>
<pin id="772" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_cast8_cast/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="tmp_92_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="13" slack="1"/>
<pin id="776" dir="0" index="1" bw="3" slack="0"/>
<pin id="777" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_99_cast_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_cast/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="exitcond2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="0"/>
<pin id="786" dir="0" index="1" bw="3" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="h_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="3" slack="1"/>
<pin id="792" dir="0" index="1" bw="1" slack="0"/>
<pin id="793" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_3/4 "/>
</bind>
</comp>

<comp id="796" class="1004" name="m_cast7_cast_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="2" slack="0"/>
<pin id="798" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast7_cast/5 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_93_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="2" slack="0"/>
<pin id="802" dir="0" index="1" bw="10" slack="3"/>
<pin id="803" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="tmp_94_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="11" slack="0"/>
<pin id="807" dir="0" index="1" bw="3" slack="0"/>
<pin id="808" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_95_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="11" slack="0"/>
<pin id="813" dir="0" index="1" bw="11" slack="0"/>
<pin id="814" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="exitcond3_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="0"/>
<pin id="819" dir="0" index="1" bw="2" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="m_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="2" slack="0"/>
<pin id="826" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_3/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="2" slack="0"/>
<pin id="832" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp2_cast_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="2" slack="0"/>
<pin id="837" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_30_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="2" slack="0"/>
<pin id="841" dir="0" index="1" bw="3" slack="2"/>
<pin id="842" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_30/5 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_39_cast_cast_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39_cast_cast/5 "/>
</bind>
</comp>

<comp id="849" class="1004" name="tmp_96_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="0"/>
<pin id="851" dir="0" index="1" bw="7" slack="3"/>
<pin id="852" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_96/5 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_98_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="9" slack="0"/>
<pin id="856" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/5 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_99_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="0"/>
<pin id="860" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_99/5 "/>
</bind>
</comp>

<comp id="862" class="1004" name="p_shl8_cast_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="0"/>
<pin id="864" dir="0" index="1" bw="6" slack="1"/>
<pin id="865" dir="0" index="2" bw="1" slack="0"/>
<pin id="866" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_shl9_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="0"/>
<pin id="871" dir="0" index="1" bw="8" slack="1"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl9_cast/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_97_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="9" slack="0"/>
<pin id="878" dir="0" index="1" bw="9" slack="0"/>
<pin id="879" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="882" class="1004" name="n_cast6_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="0"/>
<pin id="884" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="n_cast6_cast/7 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_100_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="11" slack="2"/>
<pin id="888" dir="0" index="1" bw="2" slack="0"/>
<pin id="889" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_100/7 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_107_cast_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="11" slack="0"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107_cast/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="exitcond_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="0"/>
<pin id="898" dir="0" index="1" bw="2" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="902" class="1004" name="n_3_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="2" slack="0"/>
<pin id="904" dir="0" index="1" bw="1" slack="0"/>
<pin id="905" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_3/7 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp3_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="0" index="1" bw="1" slack="0"/>
<pin id="911" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp3_cast_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="2" slack="0"/>
<pin id="916" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/7 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_31_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="2" slack="0"/>
<pin id="920" dir="0" index="1" bw="3" slack="3"/>
<pin id="921" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/7 "/>
</bind>
</comp>

<comp id="924" class="1004" name="tmp_43_cast_cast_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="3" slack="0"/>
<pin id="926" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43_cast_cast/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_101_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="3" slack="0"/>
<pin id="930" dir="0" index="1" bw="9" slack="1"/>
<pin id="931" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/7 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_108_cast_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="9" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108_cast/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="tmp_28_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="8" slack="0"/>
<pin id="962" dir="0" index="1" bw="8" slack="0"/>
<pin id="963" dir="0" index="2" bw="8" slack="0"/>
<pin id="964" dir="0" index="3" bw="8" slack="0"/>
<pin id="965" dir="0" index="4" bw="8" slack="0"/>
<pin id="966" dir="0" index="5" bw="8" slack="0"/>
<pin id="967" dir="0" index="6" bw="8" slack="0"/>
<pin id="968" dir="0" index="7" bw="8" slack="0"/>
<pin id="969" dir="0" index="8" bw="8" slack="0"/>
<pin id="970" dir="0" index="9" bw="8" slack="0"/>
<pin id="971" dir="0" index="10" bw="8" slack="0"/>
<pin id="972" dir="0" index="11" bw="8" slack="0"/>
<pin id="973" dir="0" index="12" bw="8" slack="0"/>
<pin id="974" dir="0" index="13" bw="8" slack="0"/>
<pin id="975" dir="0" index="14" bw="8" slack="0"/>
<pin id="976" dir="0" index="15" bw="8" slack="0"/>
<pin id="977" dir="0" index="16" bw="8" slack="0"/>
<pin id="978" dir="0" index="17" bw="8" slack="0"/>
<pin id="979" dir="0" index="18" bw="8" slack="0"/>
<pin id="980" dir="0" index="19" bw="8" slack="0"/>
<pin id="981" dir="0" index="20" bw="8" slack="0"/>
<pin id="982" dir="0" index="21" bw="8" slack="0"/>
<pin id="983" dir="0" index="22" bw="8" slack="0"/>
<pin id="984" dir="0" index="23" bw="8" slack="0"/>
<pin id="985" dir="0" index="24" bw="8" slack="0"/>
<pin id="986" dir="0" index="25" bw="7" slack="7"/>
<pin id="987" dir="1" index="26" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="OP1_V_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="2"/>
<pin id="1015" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="OP2_V_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/10 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="p_Val2_2_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="8" slack="0"/>
<pin id="1021" dir="0" index="1" bw="8" slack="0"/>
<pin id="1022" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="tmp_103_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="0"/>
<pin id="1027" dir="0" index="1" bw="16" slack="0"/>
<pin id="1028" dir="0" index="2" bw="4" slack="0"/>
<pin id="1029" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_103/10 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_32_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="14" slack="0"/>
<pin id="1035" dir="0" index="1" bw="8" slack="4"/>
<pin id="1036" dir="0" index="2" bw="1" slack="0"/>
<pin id="1037" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_45_cast_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="14" slack="0"/>
<pin id="1043" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_45_cast/11 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="p_Val2_22_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="14" slack="0"/>
<pin id="1047" dir="0" index="1" bw="16" slack="1"/>
<pin id="1048" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/11 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="signbit_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="0"/>
<pin id="1052" dir="0" index="1" bw="16" slack="0"/>
<pin id="1053" dir="0" index="2" bw="5" slack="0"/>
<pin id="1054" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="signbit/11 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="p_Val2_23_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="8" slack="0"/>
<pin id="1060" dir="0" index="1" bw="16" slack="0"/>
<pin id="1061" dir="0" index="2" bw="4" slack="0"/>
<pin id="1062" dir="0" index="3" bw="5" slack="0"/>
<pin id="1063" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_23/11 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_33_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="1"/>
<pin id="1070" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="tmp_104_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="1" slack="0"/>
<pin id="1073" dir="0" index="1" bw="16" slack="0"/>
<pin id="1074" dir="0" index="2" bw="5" slack="0"/>
<pin id="1075" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_104/11 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="p_Val2_24_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="1" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_24/11 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="newsignbit_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="1" slack="0"/>
<pin id="1087" dir="0" index="1" bw="8" slack="0"/>
<pin id="1088" dir="0" index="2" bw="4" slack="0"/>
<pin id="1089" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/11 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_34_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="0"/>
<pin id="1095" dir="0" index="1" bw="1" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_34/11 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="carry_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="0"/>
<pin id="1101" dir="0" index="1" bw="1" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry/11 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="tmp_35_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="2" slack="0"/>
<pin id="1107" dir="0" index="1" bw="16" slack="0"/>
<pin id="1108" dir="0" index="2" bw="5" slack="0"/>
<pin id="1109" dir="0" index="3" bw="5" slack="0"/>
<pin id="1110" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="tmp_106_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="16" slack="1"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/12 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="Range1_all_ones_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="2" slack="1"/>
<pin id="1124" dir="0" index="1" bw="2" slack="0"/>
<pin id="1125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_ones/12 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="Range1_all_zeros_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="2" slack="1"/>
<pin id="1129" dir="0" index="1" bw="2" slack="0"/>
<pin id="1130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="Range1_all_zeros/12 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="deleted_zeros_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="1"/>
<pin id="1134" dir="0" index="1" bw="1" slack="0"/>
<pin id="1135" dir="0" index="2" bw="1" slack="0"/>
<pin id="1136" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_zeros/12 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_36_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="1" slack="0"/>
<pin id="1141" dir="0" index="1" bw="1" slack="0"/>
<pin id="1142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_36/12 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="p_41_i_i_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="1" slack="1"/>
<pin id="1147" dir="0" index="1" bw="1" slack="0"/>
<pin id="1148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_41_i_i/12 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="deleted_ones_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="1" slack="1"/>
<pin id="1152" dir="0" index="1" bw="1" slack="0"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="deleted_ones/12 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_38_i_i_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="0" index="1" bw="1" slack="0"/>
<pin id="1160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_38_i_i/12 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="p_not_i_i_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="0"/>
<pin id="1164" dir="0" index="1" bw="1" slack="0"/>
<pin id="1165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_not_i_i/12 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="brmerge_i_i3_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="1" slack="1"/>
<pin id="1170" dir="0" index="1" bw="1" slack="0"/>
<pin id="1171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i3/12 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="tmp_37_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="1"/>
<pin id="1175" dir="0" index="1" bw="1" slack="0"/>
<pin id="1176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_37/12 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="overflow_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="1" slack="0"/>
<pin id="1180" dir="0" index="1" bw="1" slack="0"/>
<pin id="1181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/12 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="brmerge40_demorgan_i_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="1" slack="1"/>
<pin id="1186" dir="0" index="1" bw="1" slack="0"/>
<pin id="1187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge40_demorgan_i/12 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="tmp4_demorgan_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp4_demorgan/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="tmp4_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/12 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="underflow_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="1"/>
<pin id="1203" dir="0" index="1" bw="1" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/12 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="brmerge_i_i_i_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="0"/>
<pin id="1208" dir="0" index="1" bw="1" slack="0"/>
<pin id="1209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i_i/12 "/>
</bind>
</comp>

<comp id="1212" class="1004" name="tmp5_fu_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="1"/>
<pin id="1214" dir="0" index="1" bw="1" slack="1"/>
<pin id="1215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp5/13 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="underflow_not_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="1"/>
<pin id="1219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="underflow_not/13 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="p_Val2_24_mux_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="1" slack="1"/>
<pin id="1223" dir="0" index="1" bw="8" slack="0"/>
<pin id="1224" dir="0" index="2" bw="8" slack="2"/>
<pin id="1225" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_24_mux/13 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="p_Val2_s_50_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="1" slack="1"/>
<pin id="1229" dir="0" index="1" bw="8" slack="0"/>
<pin id="1230" dir="0" index="2" bw="8" slack="2"/>
<pin id="1231" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s_50/13 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="sum_V_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="1" slack="0"/>
<pin id="1235" dir="0" index="1" bw="8" slack="0"/>
<pin id="1236" dir="0" index="2" bw="8" slack="0"/>
<pin id="1237" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="tmp_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="8" slack="1"/>
<pin id="1243" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="tmp_s_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="8" slack="0"/>
<pin id="1247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/14 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="p_Val2_19_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="8" slack="0"/>
<pin id="1251" dir="0" index="1" bw="8" slack="0"/>
<pin id="1252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="isneg_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="1" slack="0"/>
<pin id="1257" dir="0" index="1" bw="9" slack="0"/>
<pin id="1258" dir="0" index="2" bw="5" slack="0"/>
<pin id="1259" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/14 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="result_V_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="8" slack="0"/>
<pin id="1265" dir="0" index="1" bw="8" slack="1"/>
<pin id="1266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/14 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="newsignbit_4_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="0"/>
<pin id="1271" dir="0" index="1" bw="8" slack="0"/>
<pin id="1272" dir="0" index="2" bw="4" slack="0"/>
<pin id="1273" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/14 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="tmp_29_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="1" slack="1"/>
<pin id="1279" dir="0" index="1" bw="1" slack="0"/>
<pin id="1280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="underflow_4_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="1" slack="1"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_4/15 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="brmerge_i_i_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="0" index="1" bw="1" slack="1"/>
<pin id="1290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i/15 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="isneg_not_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="1"/>
<pin id="1293" dir="0" index="1" bw="1" slack="0"/>
<pin id="1294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="isneg_not/15 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="brmerge9_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="0" index="1" bw="1" slack="0"/>
<pin id="1299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge9/15 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="result_V_mux_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="1" slack="0"/>
<pin id="1303" dir="0" index="1" bw="8" slack="0"/>
<pin id="1304" dir="0" index="2" bw="8" slack="1"/>
<pin id="1305" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_mux/15 "/>
</bind>
</comp>

<comp id="1308" class="1004" name="p_result_V_fu_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="1" slack="0"/>
<pin id="1310" dir="0" index="1" bw="8" slack="0"/>
<pin id="1311" dir="0" index="2" bw="8" slack="1"/>
<pin id="1312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result_V/15 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="result_1_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="1" slack="0"/>
<pin id="1317" dir="0" index="1" bw="8" slack="0"/>
<pin id="1318" dir="0" index="2" bw="8" slack="0"/>
<pin id="1319" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/15 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="w_3_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="3" slack="3"/>
<pin id="1326" dir="0" index="1" bw="1" slack="0"/>
<pin id="1327" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_3/15 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="next_mul_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="15" slack="0"/>
<pin id="1332" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1335" class="1005" name="tmp_86_cast_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="11" slack="3"/>
<pin id="1337" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="tmp_86_cast "/>
</bind>
</comp>

<comp id="1340" class="1005" name="tmp_89_cast_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="12" slack="1"/>
<pin id="1342" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_89_cast "/>
</bind>
</comp>

<comp id="1348" class="1005" name="co_3_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="7" slack="0"/>
<pin id="1350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="co_3 "/>
</bind>
</comp>

<comp id="1353" class="1005" name="arrayNo_cast_reg_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="32" slack="7"/>
<pin id="1355" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="arrayNo_cast "/>
</bind>
</comp>

<comp id="1358" class="1005" name="tmp_94_cast_reg_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="12" slack="3"/>
<pin id="1360" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="tmp_94_cast "/>
</bind>
</comp>

<comp id="1363" class="1005" name="bias_V_addr_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="7" slack="3"/>
<pin id="1365" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="bias_V_addr "/>
</bind>
</comp>

<comp id="1368" class="1005" name="tmp_90_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="13" slack="1"/>
<pin id="1370" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="1376" class="1005" name="idx_urem_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="7" slack="1"/>
<pin id="1378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1381" class="1005" name="output_V_addr_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="12" slack="3"/>
<pin id="1383" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="output_V_addr "/>
</bind>
</comp>

<comp id="1389" class="1005" name="h_3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="3" slack="1"/>
<pin id="1391" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h_3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="tmp_95_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="11" slack="2"/>
<pin id="1396" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="m_3_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="2" slack="0"/>
<pin id="1404" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_3 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="tmp_98_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="6" slack="1"/>
<pin id="1409" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_98 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="tmp_99_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="8" slack="1"/>
<pin id="1414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_99 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="tmp_97_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="9" slack="1"/>
<pin id="1419" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_97 "/>
</bind>
</comp>

<comp id="1422" class="1005" name="weight_V_addr_reg_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="10" slack="1"/>
<pin id="1424" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_V_addr "/>
</bind>
</comp>

<comp id="1430" class="1005" name="n_3_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="2" slack="0"/>
<pin id="1432" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_3 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="tmp_101_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="9" slack="1"/>
<pin id="1437" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="buffer1_1_96_4x4_p_V_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="8" slack="1"/>
<pin id="1442" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V "/>
</bind>
</comp>

<comp id="1445" class="1005" name="buffer1_1_96_4x4_p_V_1_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="8" slack="1"/>
<pin id="1447" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_1 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="buffer1_1_96_4x4_p_V_2_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="8" slack="1"/>
<pin id="1452" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_2 "/>
</bind>
</comp>

<comp id="1455" class="1005" name="buffer1_1_96_4x4_p_V_3_reg_1455">
<pin_list>
<pin id="1456" dir="0" index="0" bw="8" slack="1"/>
<pin id="1457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_3 "/>
</bind>
</comp>

<comp id="1460" class="1005" name="buffer1_1_96_4x4_p_V_4_reg_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="1"/>
<pin id="1462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_4 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="buffer1_1_96_4x4_p_V_5_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="8" slack="1"/>
<pin id="1467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_5 "/>
</bind>
</comp>

<comp id="1470" class="1005" name="buffer1_1_96_4x4_p_V_6_reg_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="1"/>
<pin id="1472" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_6 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="buffer1_1_96_4x4_p_V_7_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="8" slack="1"/>
<pin id="1477" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_7 "/>
</bind>
</comp>

<comp id="1480" class="1005" name="buffer1_1_96_4x4_p_V_8_reg_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="1"/>
<pin id="1482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_8 "/>
</bind>
</comp>

<comp id="1485" class="1005" name="buffer1_1_96_4x4_p_V_9_reg_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="8" slack="1"/>
<pin id="1487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_9 "/>
</bind>
</comp>

<comp id="1490" class="1005" name="buffer1_1_96_4x4_p_V_10_reg_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="8" slack="1"/>
<pin id="1492" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_10 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="buffer1_1_96_4x4_p_V_11_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="8" slack="1"/>
<pin id="1497" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_11 "/>
</bind>
</comp>

<comp id="1500" class="1005" name="buffer1_1_96_4x4_p_V_12_reg_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="8" slack="1"/>
<pin id="1502" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_12 "/>
</bind>
</comp>

<comp id="1505" class="1005" name="buffer1_1_96_4x4_p_V_13_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="8" slack="1"/>
<pin id="1507" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_13 "/>
</bind>
</comp>

<comp id="1510" class="1005" name="buffer1_1_96_4x4_p_V_14_reg_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="8" slack="1"/>
<pin id="1512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_14 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="buffer1_1_96_4x4_p_V_15_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="8" slack="1"/>
<pin id="1517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_15 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="buffer1_1_96_4x4_p_V_16_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="8" slack="1"/>
<pin id="1522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_16 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="buffer1_1_96_4x4_p_V_17_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="8" slack="1"/>
<pin id="1527" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_17 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="buffer1_1_96_4x4_p_V_18_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="1"/>
<pin id="1532" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_18 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="buffer1_1_96_4x4_p_V_19_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="8" slack="1"/>
<pin id="1537" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_19 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="buffer1_1_96_4x4_p_V_20_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="8" slack="1"/>
<pin id="1542" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_20 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="buffer1_1_96_4x4_p_V_21_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="8" slack="1"/>
<pin id="1547" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_21 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="buffer1_1_96_4x4_p_V_22_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="1"/>
<pin id="1552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_22 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="buffer1_1_96_4x4_p_V_23_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="8" slack="1"/>
<pin id="1557" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buffer1_1_96_4x4_p_V_23 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="weight_V_load_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="8" slack="2"/>
<pin id="1562" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weight_V_load "/>
</bind>
</comp>

<comp id="1565" class="1005" name="tmp_28_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="8" slack="1"/>
<pin id="1567" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="p_Val2_2_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="16" slack="1"/>
<pin id="1572" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="tmp_103_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="1"/>
<pin id="1577" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="p_Val2_22_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="16" slack="1"/>
<pin id="1582" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_22 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="signbit_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="1" slack="1"/>
<pin id="1587" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="signbit "/>
</bind>
</comp>

<comp id="1592" class="1005" name="p_Val2_24_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="8" slack="2"/>
<pin id="1594" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_24 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="newsignbit_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="1"/>
<pin id="1600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit "/>
</bind>
</comp>

<comp id="1604" class="1005" name="carry_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="1" slack="1"/>
<pin id="1606" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry "/>
</bind>
</comp>

<comp id="1611" class="1005" name="tmp_35_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="2" slack="1"/>
<pin id="1613" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="p_38_i_i_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="1" slack="1"/>
<pin id="1619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_38_i_i "/>
</bind>
</comp>

<comp id="1622" class="1005" name="tmp_37_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="1" slack="1"/>
<pin id="1624" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="brmerge40_demorgan_i_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="1" slack="1"/>
<pin id="1629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge40_demorgan_i "/>
</bind>
</comp>

<comp id="1632" class="1005" name="underflow_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="1"/>
<pin id="1634" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="1637" class="1005" name="brmerge_i_i_i_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="1" slack="1"/>
<pin id="1639" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="brmerge_i_i_i "/>
</bind>
</comp>

<comp id="1642" class="1005" name="sum_V_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="8" slack="1"/>
<pin id="1644" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1647" class="1005" name="isneg_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="1"/>
<pin id="1649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1654" class="1005" name="result_V_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="8" slack="1"/>
<pin id="1656" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="1660" class="1005" name="newsignbit_4_reg_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="1" slack="1"/>
<pin id="1662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_4 "/>
</bind>
</comp>

<comp id="1667" class="1005" name="w_3_reg_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="3" slack="1"/>
<pin id="1669" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="90" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="90" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="90" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="90" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="90" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="90" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="48" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="90" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="90" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="90" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="20" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="90" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="90" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="90" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="90" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="90" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="6" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="90" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="90" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="90" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="90" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="14" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="90" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="90" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="90" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="90" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="32" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="90" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="266" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="343" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="364"><net_src comp="252" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="189" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="301" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="196" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="217" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="389"><net_src comp="231" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="394"><net_src comp="224" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="259" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="322" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="308" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="329" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="336" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="238" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="294" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="273" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="315" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="287" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="245" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="203" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="210" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="182" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="280" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="56" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="54" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="500" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="519"><net_src comp="512" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="523"><net_src comp="92" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="535"><net_src comp="104" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="543"><net_src comp="536" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="558"><net_src comp="555" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="565"><net_src comp="532" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="566"><net_src comp="559" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="570"><net_src comp="62" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="582"><net_src comp="489" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="58" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="478" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="592"><net_src comp="478" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="598"><net_src comp="60" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="478" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="62" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="589" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="64" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="478" pin="4"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="68" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="478" pin="4"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="70" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="623" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="478" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="72" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="478" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="78" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="500" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="671"><net_src comp="80" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="489" pin="4"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="82" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="84" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="680"><net_src comp="86" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="665" pin="4"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="66" pin="0"/><net_sink comp="675" pin=2"/></net>

<net id="686"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="88" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="665" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="70" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="683" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="512" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="717"><net_src comp="709" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="721"><net_src comp="713" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="94" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="66" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="735"><net_src comp="96" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="713" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="737"><net_src comp="70" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="742"><net_src comp="722" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="730" pin="3"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="512" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="98" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="496" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="755"><net_src comp="78" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="760"><net_src comp="750" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="102" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="767"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="750" pin="2"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="54" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="524" pin="4"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="782"><net_src comp="774" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="788"><net_src comp="524" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="789"><net_src comp="98" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="794"><net_src comp="508" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="92" pin="0"/><net_sink comp="790" pin=1"/></net>

<net id="799"><net_src comp="548" pin="4"/><net_sink comp="796" pin=0"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="800" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="810"><net_src comp="106" pin="0"/><net_sink comp="805" pin=1"/></net>

<net id="815"><net_src comp="805" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="800" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="548" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="108" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="112" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="548" pin="4"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="108" pin="0"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="548" pin="4"/><net_sink comp="829" pin=1"/></net>

<net id="838"><net_src comp="829" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="835" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="508" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="848"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="849" pin=0"/></net>

<net id="857"><net_src comp="849" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="849" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="867"><net_src comp="114" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="868"><net_src comp="66" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="874"><net_src comp="116" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="70" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="862" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="869" pin="3"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="571" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="894"><net_src comp="886" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="900"><net_src comp="571" pin="4"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="108" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="571" pin="4"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="112" pin="0"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="571" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="108" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="914" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="923"><net_src comp="520" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="927"><net_src comp="918" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="932"><net_src comp="924" pin="1"/><net_sink comp="928" pin=0"/></net>

<net id="936"><net_src comp="933" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="942"><net_src comp="933" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="943"><net_src comp="933" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="944"><net_src comp="933" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="945"><net_src comp="933" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="946"><net_src comp="933" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="947"><net_src comp="933" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="948"><net_src comp="933" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="949"><net_src comp="933" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="950"><net_src comp="933" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="951"><net_src comp="933" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="952"><net_src comp="933" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="953"><net_src comp="933" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="954"><net_src comp="933" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="955"><net_src comp="933" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="956"><net_src comp="933" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="957"><net_src comp="933" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="958"><net_src comp="933" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="959"><net_src comp="933" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="988"><net_src comp="118" pin="0"/><net_sink comp="960" pin=0"/></net>

<net id="989"><net_src comp="350" pin="2"/><net_sink comp="960" pin=1"/></net>

<net id="990"><net_src comp="355" pin="2"/><net_sink comp="960" pin=2"/></net>

<net id="991"><net_src comp="360" pin="2"/><net_sink comp="960" pin=3"/></net>

<net id="992"><net_src comp="365" pin="2"/><net_sink comp="960" pin=4"/></net>

<net id="993"><net_src comp="370" pin="2"/><net_sink comp="960" pin=5"/></net>

<net id="994"><net_src comp="375" pin="2"/><net_sink comp="960" pin=6"/></net>

<net id="995"><net_src comp="380" pin="2"/><net_sink comp="960" pin=7"/></net>

<net id="996"><net_src comp="385" pin="2"/><net_sink comp="960" pin=8"/></net>

<net id="997"><net_src comp="390" pin="2"/><net_sink comp="960" pin=9"/></net>

<net id="998"><net_src comp="395" pin="2"/><net_sink comp="960" pin=10"/></net>

<net id="999"><net_src comp="400" pin="2"/><net_sink comp="960" pin=11"/></net>

<net id="1000"><net_src comp="405" pin="2"/><net_sink comp="960" pin=12"/></net>

<net id="1001"><net_src comp="410" pin="2"/><net_sink comp="960" pin=13"/></net>

<net id="1002"><net_src comp="415" pin="2"/><net_sink comp="960" pin=14"/></net>

<net id="1003"><net_src comp="420" pin="2"/><net_sink comp="960" pin=15"/></net>

<net id="1004"><net_src comp="425" pin="2"/><net_sink comp="960" pin=16"/></net>

<net id="1005"><net_src comp="430" pin="2"/><net_sink comp="960" pin=17"/></net>

<net id="1006"><net_src comp="435" pin="2"/><net_sink comp="960" pin=18"/></net>

<net id="1007"><net_src comp="440" pin="2"/><net_sink comp="960" pin=19"/></net>

<net id="1008"><net_src comp="445" pin="2"/><net_sink comp="960" pin=20"/></net>

<net id="1009"><net_src comp="450" pin="2"/><net_sink comp="960" pin=21"/></net>

<net id="1010"><net_src comp="455" pin="2"/><net_sink comp="960" pin=22"/></net>

<net id="1011"><net_src comp="460" pin="2"/><net_sink comp="960" pin=23"/></net>

<net id="1012"><net_src comp="465" pin="2"/><net_sink comp="960" pin=24"/></net>

<net id="1023"><net_src comp="1013" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="1016" pin="1"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="120" pin="0"/><net_sink comp="1025" pin=0"/></net>

<net id="1031"><net_src comp="1019" pin="2"/><net_sink comp="1025" pin=1"/></net>

<net id="1032"><net_src comp="122" pin="0"/><net_sink comp="1025" pin=2"/></net>

<net id="1038"><net_src comp="124" pin="0"/><net_sink comp="1033" pin=0"/></net>

<net id="1039"><net_src comp="555" pin="1"/><net_sink comp="1033" pin=1"/></net>

<net id="1040"><net_src comp="126" pin="0"/><net_sink comp="1033" pin=2"/></net>

<net id="1044"><net_src comp="1033" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1055"><net_src comp="120" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="1045" pin="2"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="128" pin="0"/><net_sink comp="1050" pin=2"/></net>

<net id="1064"><net_src comp="130" pin="0"/><net_sink comp="1058" pin=0"/></net>

<net id="1065"><net_src comp="1045" pin="2"/><net_sink comp="1058" pin=1"/></net>

<net id="1066"><net_src comp="132" pin="0"/><net_sink comp="1058" pin=2"/></net>

<net id="1067"><net_src comp="134" pin="0"/><net_sink comp="1058" pin=3"/></net>

<net id="1076"><net_src comp="120" pin="0"/><net_sink comp="1071" pin=0"/></net>

<net id="1077"><net_src comp="1045" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1078"><net_src comp="134" pin="0"/><net_sink comp="1071" pin=2"/></net>

<net id="1083"><net_src comp="1058" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1068" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1090"><net_src comp="136" pin="0"/><net_sink comp="1085" pin=0"/></net>

<net id="1091"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=1"/></net>

<net id="1092"><net_src comp="138" pin="0"/><net_sink comp="1085" pin=2"/></net>

<net id="1097"><net_src comp="1085" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="140" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1071" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1093" pin="2"/><net_sink comp="1099" pin=1"/></net>

<net id="1111"><net_src comp="142" pin="0"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="1045" pin="2"/><net_sink comp="1105" pin=1"/></net>

<net id="1113"><net_src comp="84" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1114"><net_src comp="128" pin="0"/><net_sink comp="1105" pin=3"/></net>

<net id="1120"><net_src comp="120" pin="0"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="84" pin="0"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="108" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1131"><net_src comp="62" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1122" pin="2"/><net_sink comp="1132" pin=1"/></net>

<net id="1138"><net_src comp="1127" pin="2"/><net_sink comp="1132" pin=2"/></net>

<net id="1143"><net_src comp="1115" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="140" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="1139" pin="2"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="1145" pin="2"/><net_sink comp="1150" pin=1"/></net>

<net id="1156"><net_src comp="1122" pin="2"/><net_sink comp="1150" pin=2"/></net>

<net id="1161"><net_src comp="1122" pin="2"/><net_sink comp="1157" pin=1"/></net>

<net id="1166"><net_src comp="1132" pin="3"/><net_sink comp="1162" pin=0"/></net>

<net id="1167"><net_src comp="140" pin="0"/><net_sink comp="1162" pin=1"/></net>

<net id="1172"><net_src comp="1162" pin="2"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="140" pin="0"/><net_sink comp="1173" pin=1"/></net>

<net id="1182"><net_src comp="1168" pin="2"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="1173" pin="2"/><net_sink comp="1178" pin=1"/></net>

<net id="1188"><net_src comp="1150" pin="3"/><net_sink comp="1184" pin=1"/></net>

<net id="1193"><net_src comp="1157" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="1184" pin="2"/><net_sink comp="1189" pin=1"/></net>

<net id="1199"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="140" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1195" pin="2"/><net_sink comp="1201" pin=1"/></net>

<net id="1210"><net_src comp="1201" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1211"><net_src comp="1178" pin="2"/><net_sink comp="1206" pin=1"/></net>

<net id="1220"><net_src comp="1212" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1226"><net_src comp="144" pin="0"/><net_sink comp="1221" pin=1"/></net>

<net id="1232"><net_src comp="146" pin="0"/><net_sink comp="1227" pin=1"/></net>

<net id="1238"><net_src comp="1216" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1239"><net_src comp="1221" pin="3"/><net_sink comp="1233" pin=1"/></net>

<net id="1240"><net_src comp="1227" pin="3"/><net_sink comp="1233" pin=2"/></net>

<net id="1244"><net_src comp="532" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1248"><net_src comp="166" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1253"><net_src comp="1245" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1254"><net_src comp="1241" pin="1"/><net_sink comp="1249" pin=1"/></net>

<net id="1260"><net_src comp="148" pin="0"/><net_sink comp="1255" pin=0"/></net>

<net id="1261"><net_src comp="1249" pin="2"/><net_sink comp="1255" pin=1"/></net>

<net id="1262"><net_src comp="150" pin="0"/><net_sink comp="1255" pin=2"/></net>

<net id="1267"><net_src comp="166" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1268"><net_src comp="532" pin="1"/><net_sink comp="1263" pin=1"/></net>

<net id="1274"><net_src comp="136" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1275"><net_src comp="1263" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1276"><net_src comp="138" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1281"><net_src comp="140" pin="0"/><net_sink comp="1277" pin=1"/></net>

<net id="1286"><net_src comp="1277" pin="2"/><net_sink comp="1282" pin=1"/></net>

<net id="1295"><net_src comp="140" pin="0"/><net_sink comp="1291" pin=1"/></net>

<net id="1300"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1306"><net_src comp="1287" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1307"><net_src comp="144" pin="0"/><net_sink comp="1301" pin=1"/></net>

<net id="1313"><net_src comp="1282" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1314"><net_src comp="146" pin="0"/><net_sink comp="1308" pin=1"/></net>

<net id="1320"><net_src comp="1296" pin="2"/><net_sink comp="1315" pin=0"/></net>

<net id="1321"><net_src comp="1301" pin="3"/><net_sink comp="1315" pin=1"/></net>

<net id="1322"><net_src comp="1308" pin="3"/><net_sink comp="1315" pin=2"/></net>

<net id="1323"><net_src comp="1315" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="1328"><net_src comp="520" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1329"><net_src comp="92" pin="0"/><net_sink comp="1324" pin=1"/></net>

<net id="1333"><net_src comp="578" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1338"><net_src comp="611" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1343"><net_src comp="645" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="1351"><net_src comp="655" pin="2"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1356"><net_src comp="661" pin="1"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="960" pin=25"/></net>

<net id="1361"><net_src comp="705" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1362"><net_src comp="1358" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1366"><net_src comp="152" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="1371"><net_src comp="738" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="1379"><net_src comp="762" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="1384"><net_src comp="159" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1392"><net_src comp="790" pin="2"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="1397"><net_src comp="811" pin="2"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1405"><net_src comp="823" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1410"><net_src comp="854" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="1415"><net_src comp="858" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1420"><net_src comp="876" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1425"><net_src comp="170" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1426"><net_src comp="1422" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1433"><net_src comp="902" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="1438"><net_src comp="928" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="1443"><net_src comp="182" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1448"><net_src comp="189" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1453"><net_src comp="196" pin="3"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1458"><net_src comp="203" pin="3"/><net_sink comp="1455" pin=0"/></net>

<net id="1459"><net_src comp="1455" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1463"><net_src comp="210" pin="3"/><net_sink comp="1460" pin=0"/></net>

<net id="1464"><net_src comp="1460" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1468"><net_src comp="217" pin="3"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="1473"><net_src comp="224" pin="3"/><net_sink comp="1470" pin=0"/></net>

<net id="1474"><net_src comp="1470" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1478"><net_src comp="231" pin="3"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1483"><net_src comp="238" pin="3"/><net_sink comp="1480" pin=0"/></net>

<net id="1484"><net_src comp="1480" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1488"><net_src comp="245" pin="3"/><net_sink comp="1485" pin=0"/></net>

<net id="1489"><net_src comp="1485" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="1493"><net_src comp="252" pin="3"/><net_sink comp="1490" pin=0"/></net>

<net id="1494"><net_src comp="1490" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1498"><net_src comp="259" pin="3"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1503"><net_src comp="266" pin="3"/><net_sink comp="1500" pin=0"/></net>

<net id="1504"><net_src comp="1500" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="1508"><net_src comp="273" pin="3"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1513"><net_src comp="280" pin="3"/><net_sink comp="1510" pin=0"/></net>

<net id="1514"><net_src comp="1510" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1518"><net_src comp="287" pin="3"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1523"><net_src comp="294" pin="3"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1528"><net_src comp="301" pin="3"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1533"><net_src comp="308" pin="3"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1538"><net_src comp="315" pin="3"/><net_sink comp="1535" pin=0"/></net>

<net id="1539"><net_src comp="1535" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1543"><net_src comp="322" pin="3"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1548"><net_src comp="329" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="1553"><net_src comp="336" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="1558"><net_src comp="343" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="1563"><net_src comp="177" pin="2"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1568"><net_src comp="960" pin="26"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1573"><net_src comp="1019" pin="2"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1578"><net_src comp="1025" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1583"><net_src comp="1045" pin="2"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1588"><net_src comp="1050" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1590"><net_src comp="1585" pin="1"/><net_sink comp="1173" pin=0"/></net>

<net id="1591"><net_src comp="1585" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1595"><net_src comp="1079" pin="2"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="1221" pin=2"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="1227" pin=2"/></net>

<net id="1601"><net_src comp="1085" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1607"><net_src comp="1099" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1132" pin=0"/></net>

<net id="1609"><net_src comp="1604" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1610"><net_src comp="1604" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1614"><net_src comp="1105" pin="4"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1616"><net_src comp="1611" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1620"><net_src comp="1157" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1216" pin=1"/></net>

<net id="1625"><net_src comp="1173" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="1212" pin=1"/></net>

<net id="1630"><net_src comp="1184" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1635"><net_src comp="1201" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1640"><net_src comp="1206" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1645"><net_src comp="1233" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="1650"><net_src comp="1255" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1652"><net_src comp="1647" pin="1"/><net_sink comp="1287" pin=0"/></net>

<net id="1653"><net_src comp="1647" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1657"><net_src comp="1263" pin="2"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="1301" pin=2"/></net>

<net id="1659"><net_src comp="1654" pin="1"/><net_sink comp="1308" pin=2"/></net>

<net id="1663"><net_src comp="1269" pin="3"/><net_sink comp="1660" pin=0"/></net>

<net id="1664"><net_src comp="1660" pin="1"/><net_sink comp="1277" pin=0"/></net>

<net id="1665"><net_src comp="1660" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1666"><net_src comp="1660" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1670"><net_src comp="1324" pin="2"/><net_sink comp="1667" pin=0"/></net>

<net id="1671"><net_src comp="1667" pin="1"/><net_sink comp="524" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_V | {}
	Port: bias_V | {}
	Port: output_V | {15 }
	Port: buffer1_1_96_4x4_p_V_24 | {}
	Port: buffer1_1_96_4x4_p_V_1 | {}
	Port: buffer1_1_96_4x4_p_V_2 | {}
	Port: buffer1_1_96_4x4_p_V_3 | {}
	Port: buffer1_1_96_4x4_p_V_4 | {}
	Port: buffer1_1_96_4x4_p_V_5 | {}
	Port: buffer1_1_96_4x4_p_V_6 | {}
	Port: buffer1_1_96_4x4_p_V_7 | {}
	Port: buffer1_1_96_4x4_p_V_8 | {}
	Port: buffer1_1_96_4x4_p_V_9 | {}
	Port: buffer1_1_96_4x4_p_V_10 | {}
	Port: buffer1_1_96_4x4_p_V_11 | {}
	Port: buffer1_1_96_4x4_p_V_12 | {}
	Port: buffer1_1_96_4x4_p_V_13 | {}
	Port: buffer1_1_96_4x4_p_V_14 | {}
	Port: buffer1_1_96_4x4_p_V_15 | {}
	Port: buffer1_1_96_4x4_p_V_16 | {}
	Port: buffer1_1_96_4x4_p_V_17 | {}
	Port: buffer1_1_96_4x4_p_V_18 | {}
	Port: buffer1_1_96_4x4_p_V_19 | {}
	Port: buffer1_1_96_4x4_p_V_20 | {}
	Port: buffer1_1_96_4x4_p_V_21 | {}
	Port: buffer1_1_96_4x4_p_V_22 | {}
	Port: buffer1_1_96_4x4_p_V_23 | {}
 - Input state : 
	Port: subconv_3x3_4_no_rel : weight_V | {7 8 }
	Port: subconv_3x3_4_no_rel : bias_V | {5 14 }
	Port: subconv_3x3_4_no_rel : output_V | {}
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_24 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_1 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_2 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_3 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_4 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_5 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_6 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_7 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_8 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_9 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_10 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_11 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_12 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_13 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_14 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_15 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_16 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_17 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_18 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_19 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_20 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_21 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_22 | {8 9 }
	Port: subconv_3x3_4_no_rel : buffer1_1_96_4x4_p_V_23 | {8 9 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		co_cast : 1
		co_cast_cast : 1
		tmp_79 : 1
		p_shl2_cast : 2
		tmp_80 : 3
		tmp_86_cast : 4
		tmp_81 : 1
		p_shl_cast : 2
		tmp_82 : 1
		p_shl1_cast : 2
		tmp_83 : 3
		tmp_89_cast : 4
		exitcond9 : 1
		co_3 : 1
		StgValue_36 : 2
		arrayNo_cast : 1
		tmp_84 : 1
		tmp_85 : 2
		p_shl3_cast : 3
		tmp_86 : 2
		p_shl4_cast : 3
		tmp_87 : 4
		tmp_94_cast : 5
		bias_V_addr : 2
	State 3
		h_cast9_cast : 1
		tmp_88 : 2
		tmp_89 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		tmp_90 : 5
		exitcond1 : 1
		StgValue_57 : 2
		tmp_91 : 1
		idx_urem : 2
	State 4
		w_cast8_cast : 1
		tmp_92 : 2
		tmp_99_cast : 3
		output_V_addr : 4
		exitcond2 : 1
		StgValue_70 : 2
	State 5
		m_cast7_cast : 1
		tmp_93 : 2
		tmp_94 : 3
		tmp_95 : 3
		exitcond3 : 1
		m_3 : 1
		StgValue_83 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_30 : 3
		tmp_39_cast_cast : 4
		tmp_96 : 5
		tmp_98 : 6
		tmp_99 : 6
	State 6
		tmp_97 : 1
	State 7
		n_cast6_cast : 1
		tmp_100 : 2
		tmp_107_cast : 3
		weight_V_addr : 4
		exitcond : 1
		n_3 : 1
		StgValue_105 : 2
		tmp3 : 1
		tmp3_cast : 2
		tmp_31 : 3
		tmp_43_cast_cast : 4
		tmp_101 : 5
		weight_V_load : 5
	State 8
		buffer1_1_96_4x4_p_V : 1
		buffer1_1_96_4x4_p_V_1 : 1
		buffer1_1_96_4x4_p_V_2 : 1
		buffer1_1_96_4x4_p_V_3 : 1
		buffer1_1_96_4x4_p_V_4 : 1
		buffer1_1_96_4x4_p_V_5 : 1
		buffer1_1_96_4x4_p_V_6 : 1
		buffer1_1_96_4x4_p_V_7 : 1
		buffer1_1_96_4x4_p_V_8 : 1
		buffer1_1_96_4x4_p_V_9 : 1
		buffer1_1_96_4x4_p_V_10 : 1
		buffer1_1_96_4x4_p_V_11 : 1
		buffer1_1_96_4x4_p_V_12 : 1
		buffer1_1_96_4x4_p_V_13 : 1
		buffer1_1_96_4x4_p_V_14 : 1
		buffer1_1_96_4x4_p_V_15 : 1
		buffer1_1_96_4x4_p_V_16 : 1
		buffer1_1_96_4x4_p_V_17 : 1
		buffer1_1_96_4x4_p_V_18 : 1
		buffer1_1_96_4x4_p_V_19 : 1
		buffer1_1_96_4x4_p_V_20 : 1
		buffer1_1_96_4x4_p_V_21 : 1
		buffer1_1_96_4x4_p_V_22 : 1
		buffer1_1_96_4x4_p_V_23 : 1
		buffer1_1_96_4x4_p_V_24 : 2
		buffer1_1_96_4x4_p_V_25 : 2
		buffer1_1_96_4x4_p_V_26 : 2
		buffer1_1_96_4x4_p_V_27 : 2
		buffer1_1_96_4x4_p_V_28 : 2
		buffer1_1_96_4x4_p_V_29 : 2
		buffer1_1_96_4x4_p_V_30 : 2
		buffer1_1_96_4x4_p_V_31 : 2
		buffer1_1_96_4x4_p_V_32 : 2
		buffer1_1_96_4x4_p_V_33 : 2
		buffer1_1_96_4x4_p_V_34 : 2
		buffer1_1_96_4x4_p_V_35 : 2
		buffer1_1_96_4x4_p_V_36 : 2
		buffer1_1_96_4x4_p_V_37 : 2
		buffer1_1_96_4x4_p_V_38 : 2
		buffer1_1_96_4x4_p_V_39 : 2
		buffer1_1_96_4x4_p_V_40 : 2
		buffer1_1_96_4x4_p_V_41 : 2
		buffer1_1_96_4x4_p_V_42 : 2
		buffer1_1_96_4x4_p_V_43 : 2
		buffer1_1_96_4x4_p_V_44 : 2
		buffer1_1_96_4x4_p_V_45 : 2
		buffer1_1_96_4x4_p_V_46 : 2
		buffer1_1_96_4x4_p_V_47 : 2
	State 9
		tmp_28 : 1
	State 10
		p_Val2_2 : 1
		tmp_103 : 2
	State 11
		tmp_45_cast : 1
		p_Val2_22 : 2
		signbit : 3
		p_Val2_23 : 3
		tmp_104 : 3
		p_Val2_24 : 4
		newsignbit : 5
		tmp_34 : 6
		carry : 6
		tmp_35 : 3
	State 12
		deleted_zeros : 1
		tmp_36 : 1
		p_41_i_i : 1
		deleted_ones : 1
		p_38_i_i : 1
		p_not_i_i : 2
		brmerge_i_i3 : 2
		overflow : 2
		brmerge40_demorgan_i : 2
		tmp4_demorgan : 2
		tmp4 : 2
		underflow : 2
		brmerge_i_i_i : 2
	State 13
	State 14
		tmp_s : 1
		p_Val2_19 : 2
		isneg : 3
		result_V : 1
		newsignbit_4 : 2
	State 15
		result_1 : 1
		StgValue_242 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        next_mul_fu_578       |    0    |    50   |    20   |
|          |          co_3_fu_655         |    0    |    26   |    12   |
|          |         tmp_88_fu_713        |    0    |    38   |    16   |
|          |       next_urem_fu_750       |    0    |    26   |    12   |
|          |         tmp_92_fu_774        |    0    |    44   |    18   |
|          |          h_3_fu_790          |    0    |    14   |    9    |
|          |         tmp_93_fu_800        |    0    |    35   |    15   |
|          |          m_3_fu_823          |    0    |    11   |    8    |
|          |          tmp2_fu_829         |    0    |    11   |    8    |
|          |         tmp_30_fu_839        |    0    |    14   |    9    |
|    add   |         tmp_96_fu_849        |    0    |    26   |    12   |
|          |        tmp_100_fu_886        |    0    |    38   |    16   |
|          |          n_3_fu_902          |    0    |    11   |    8    |
|          |          tmp3_fu_908         |    0    |    11   |    8    |
|          |         tmp_31_fu_918        |    0    |    14   |    9    |
|          |        tmp_101_fu_928        |    0    |    32   |    14   |
|          |       p_Val2_22_fu_1045      |    0    |    53   |    21   |
|          |       p_Val2_24_fu_1079      |    0    |    29   |    13   |
|          |       p_Val2_19_fu_1249      |    0    |    29   |    13   |
|          |       result_V_fu_1263       |    0    |    29   |    13   |
|          |          w_3_fu_1324         |    0    |    14   |    9    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_80_fu_605        |    0    |    32   |    14   |
|          |         tmp_83_fu_639        |    0    |    35   |    15   |
|    sub   |         tmp_87_fu_699        |    0    |    23   |    11   |
|          |         tmp_90_fu_738        |    0    |    44   |    18   |
|          |         tmp_95_fu_811        |    0    |    38   |    16   |
|          |         tmp_97_fu_876        |    0    |    32   |    14   |
|----------|------------------------------|---------|---------|---------|
|    mux   |         tmp_28_fu_960        |    0    |   150   |    45   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       p_Val2_2_fu_1019       |    0    |    0    |    62   |
|----------|------------------------------|---------|---------|---------|
|          |        idx_urem_fu_762       |    0    |    0    |    7    |
|          |     deleted_zeros_fu_1132    |    0    |    0    |    2    |
|          |     deleted_ones_fu_1150     |    0    |    0    |    2    |
|          |     p_Val2_24_mux_fu_1221    |    0    |    0    |    8    |
|  select  |      p_Val2_s_50_fu_1227     |    0    |    0    |    8    |
|          |         sum_V_fu_1233        |    0    |    0    |    8    |
|          |     result_V_mux_fu_1301     |    0    |    0    |    8    |
|          |      p_result_V_fu_1308      |    0    |    0    |    8    |
|          |       result_1_fu_1315       |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_34_fu_1093        |    0    |    0    |    2    |
|          |        tmp_36_fu_1139        |    0    |    0    |    2    |
|          |       p_not_i_i_fu_1162      |    0    |    0    |    2    |
|    xor   |        tmp_37_fu_1173        |    0    |    0    |    2    |
|          |         tmp4_fu_1195         |    0    |    0    |    2    |
|          |        tmp_29_fu_1277        |    0    |    0    |    2    |
|          |      brmerge_i_i_fu_1287     |    0    |    0    |    2    |
|          |       isneg_not_fu_1291      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond9_fu_649       |    0    |    0    |    4    |
|          |       exitcond1_fu_744       |    0    |    0    |    1    |
|          |         tmp_91_fu_756        |    0    |    0    |    4    |
|   icmp   |       exitcond2_fu_784       |    0    |    0    |    1    |
|          |       exitcond3_fu_817       |    0    |    0    |    1    |
|          |        exitcond_fu_896       |    0    |    0    |    1    |
|          |    Range1_all_ones_fu_1122   |    0    |    0    |    1    |
|          |   Range1_all_zeros_fu_1127   |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |         carry_fu_1099        |    0    |    0    |    2    |
|          |       p_41_i_i_fu_1145       |    0    |    0    |    2    |
|          |       p_38_i_i_fu_1157       |    0    |    0    |    2    |
|    and   |       overflow_fu_1178       |    0    |    0    |    2    |
|          | brmerge40_demorgan_i_fu_1184 |    0    |    0    |    2    |
|          |       underflow_fu_1201      |    0    |    0    |    2    |
|          |      underflow_4_fu_1282     |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |     brmerge_i_i3_fu_1168     |    0    |    0    |    2    |
|          |     tmp4_demorgan_fu_1189    |    0    |    0    |    2    |
|    or    |     brmerge_i_i_i_fu_1206    |    0    |    0    |    2    |
|          |         tmp5_fu_1212         |    0    |    0    |    2    |
|          |     underflow_not_fu_1216    |    0    |    0    |    2    |
|          |       brmerge9_fu_1296       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        co_cast_fu_584        |    0    |    0    |    0    |
|          |      co_cast_cast_fu_589     |    0    |    0    |    0    |
|          |      p_shl2_cast_fu_601      |    0    |    0    |    0    |
|          |       p_shl_cast_fu_623      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_635      |    0    |    0    |    0    |
|          |      arrayNo_cast_fu_661     |    0    |    0    |    0    |
|          |      p_shl3_cast_fu_683      |    0    |    0    |    0    |
|          |      p_shl4_cast_fu_695      |    0    |    0    |    0    |
|   zext   |      h_cast9_cast_fu_709     |    0    |    0    |    0    |
|          |      w_cast8_cast_fu_770     |    0    |    0    |    0    |
|          |      tmp_99_cast_fu_779      |    0    |    0    |    0    |
|          |      m_cast7_cast_fu_796     |    0    |    0    |    0    |
|          |    tmp_39_cast_cast_fu_845   |    0    |    0    |    0    |
|          |      n_cast6_cast_fu_882     |    0    |    0    |    0    |
|          |      tmp_107_cast_fu_891     |    0    |    0    |    0    |
|          |    tmp_43_cast_cast_fu_924   |    0    |    0    |    0    |
|          |      tmp_108_cast_fu_933     |    0    |    0    |    0    |
|          |        tmp_33_fu_1068        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_79_fu_593        |    0    |    0    |    0    |
|          |         tmp_81_fu_615        |    0    |    0    |    0    |
|          |         tmp_82_fu_627        |    0    |    0    |    0    |
|          |         tmp_85_fu_675        |    0    |    0    |    0    |
|bitconcatenate|         tmp_86_fu_687        |    0    |    0    |    0    |
|          |      p_shl5_cast_fu_722      |    0    |    0    |    0    |
|          |      p_shl6_cast_fu_730      |    0    |    0    |    0    |
|          |      p_shl8_cast_fu_862      |    0    |    0    |    0    |
|          |      p_shl9_cast_fu_869      |    0    |    0    |    0    |
|          |        tmp_32_fu_1033        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_86_cast_fu_611      |    0    |    0    |    0    |
|          |      tmp_89_cast_fu_645      |    0    |    0    |    0    |
|          |      tmp_94_cast_fu_705      |    0    |    0    |    0    |
|          |       tmp2_cast_fu_835       |    0    |    0    |    0    |
|   sext   |       tmp3_cast_fu_914       |    0    |    0    |    0    |
|          |         OP1_V_fu_1013        |    0    |    0    |    0    |
|          |         OP2_V_fu_1016        |    0    |    0    |    0    |
|          |      tmp_45_cast_fu_1041     |    0    |    0    |    0    |
|          |          tmp_fu_1241         |    0    |    0    |    0    |
|          |         tmp_s_fu_1245        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_84_fu_665        |    0    |    0    |    0    |
|partselect|       p_Val2_23_fu_1058      |    0    |    0    |    0    |
|          |        tmp_35_fu_1105        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_89_fu_718        |    0    |    0    |    0    |
|   trunc  |         tmp_98_fu_854        |    0    |    0    |    0    |
|          |         tmp_99_fu_858        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_94_fu_805        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_103_fu_1025       |    0    |    0    |    0    |
|          |        signbit_fu_1050       |    0    |    0    |    0    |
|          |        tmp_104_fu_1071       |    0    |    0    |    0    |
| bitselect|      newsignbit_fu_1085      |    0    |    0    |    0    |
|          |        tmp_106_fu_1115       |    0    |    0    |    0    |
|          |         isneg_fu_1255        |    0    |    0    |    0    |
|          |     newsignbit_4_fu_1269     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   909   |   573   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      arrayNo_cast_reg_1353     |   32   |
|      bias_V_addr_reg_1363      |    7   |
|  brmerge40_demorgan_i_reg_1627 |    1   |
|     brmerge_i_i_i_reg_1637     |    1   |
|buffer1_1_96_4x4_p_V_10_reg_1490|    8   |
|buffer1_1_96_4x4_p_V_11_reg_1495|    8   |
|buffer1_1_96_4x4_p_V_12_reg_1500|    8   |
|buffer1_1_96_4x4_p_V_13_reg_1505|    8   |
|buffer1_1_96_4x4_p_V_14_reg_1510|    8   |
|buffer1_1_96_4x4_p_V_15_reg_1515|    8   |
|buffer1_1_96_4x4_p_V_16_reg_1520|    8   |
|buffer1_1_96_4x4_p_V_17_reg_1525|    8   |
|buffer1_1_96_4x4_p_V_18_reg_1530|    8   |
|buffer1_1_96_4x4_p_V_19_reg_1535|    8   |
| buffer1_1_96_4x4_p_V_1_reg_1445|    8   |
|buffer1_1_96_4x4_p_V_20_reg_1540|    8   |
|buffer1_1_96_4x4_p_V_21_reg_1545|    8   |
|buffer1_1_96_4x4_p_V_22_reg_1550|    8   |
|buffer1_1_96_4x4_p_V_23_reg_1555|    8   |
| buffer1_1_96_4x4_p_V_2_reg_1450|    8   |
| buffer1_1_96_4x4_p_V_3_reg_1455|    8   |
| buffer1_1_96_4x4_p_V_4_reg_1460|    8   |
| buffer1_1_96_4x4_p_V_5_reg_1465|    8   |
| buffer1_1_96_4x4_p_V_6_reg_1470|    8   |
| buffer1_1_96_4x4_p_V_7_reg_1475|    8   |
| buffer1_1_96_4x4_p_V_8_reg_1480|    8   |
| buffer1_1_96_4x4_p_V_9_reg_1485|    8   |
|  buffer1_1_96_4x4_p_V_reg_1440 |    8   |
|         carry_reg_1604         |    1   |
|          co_3_reg_1348         |    7   |
|           co_reg_474           |    7   |
|          h_3_reg_1389          |    3   |
|            h_reg_508           |    3   |
|        idx_urem_reg_1376       |    7   |
|         isneg_reg_1647         |    1   |
|          m_3_reg_1402          |    2   |
|            m_reg_544           |    2   |
|          n_3_reg_1430          |    2   |
|            n_reg_567           |    2   |
|      newsignbit_4_reg_1660     |    1   |
|       newsignbit_reg_1598      |    1   |
|        next_mul_reg_1330       |   15   |
|     output_V_addr_reg_1381     |   12   |
|        p_38_i_i_reg_1617       |    1   |
|        p_Val2_21_reg_555       |    8   |
|       p_Val2_22_reg_1580       |   16   |
|       p_Val2_24_reg_1592       |    8   |
|        p_Val2_2_reg_1570       |   16   |
|        p_Val2_s_reg_532        |    8   |
|         phi_mul_reg_485        |   15   |
|        phi_urem_reg_496        |    7   |
|        result_V_reg_1654       |    8   |
|        signbit_reg_1585        |    1   |
|         sum_V_reg_1642         |    8   |
|        tmp_101_reg_1435        |    9   |
|        tmp_103_reg_1575        |    1   |
|         tmp_28_reg_1565        |    8   |
|         tmp_35_reg_1611        |    2   |
|         tmp_37_reg_1622        |    1   |
|      tmp_86_cast_reg_1335      |   11   |
|      tmp_89_cast_reg_1340      |   12   |
|         tmp_90_reg_1368        |   13   |
|      tmp_94_cast_reg_1358      |   12   |
|         tmp_95_reg_1394        |   11   |
|         tmp_97_reg_1417        |    9   |
|         tmp_98_reg_1407        |    6   |
|         tmp_99_reg_1412        |    8   |
|       underflow_reg_1632       |    1   |
|          w_3_reg_1667          |    3   |
|            w_reg_520           |    3   |
|     weight_V_addr_reg_1422     |   10   |
|     weight_V_load_reg_1560     |    8   |
+--------------------------------+--------+
|              Total             |   523  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_177 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_350 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_355 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_360 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_365 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_370 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_375 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_380 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_385 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_400 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_405 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_410 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_415 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_420 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_425 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_430 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_435 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_440 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_445 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_450 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_460 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_465 |  p0  |   2  |   8  |   16   ||    9    |
|  phi_urem_reg_496 |  p0  |   2  |   7  |   14   ||    9    |
|     h_reg_508     |  p0  |   2  |   3  |    6   ||    9    |
|     w_reg_520     |  p0  |   2  |   3  |    6   ||    9    |
|  p_Val2_s_reg_532 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   446  ||  46.052 ||   261   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   909  |   573  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   46   |    -   |   261  |
|  Register |    -   |    -   |   523  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   46   |  1432  |   834  |
+-----------+--------+--------+--------+--------+
