Classic Timing Analyzer report for CPU-sd2
Mon Dec 09 20:44:42 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                            ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 8.213 ns                                       ; RegY:registradorY|acumulador[1] ; ulaout[1]                       ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                 ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.445 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 1.333 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 1.333 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.302 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.264 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.252 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.160 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[1] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.132 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[0] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.111 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegX:registradorX|barramento[2] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 1.065 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 1.059 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 1.049 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegY:registradorY|acumulador[2] ; clock      ; clock    ; None                        ; None                      ; 0.862 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegY:registradorY|acumulador[1] ; clock      ; clock    ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[0]          ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|ty[1]          ; RegY:registradorY|acumulador[3] ; clock      ; clock    ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[1]        ; clock      ; clock    ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[2]        ; clock      ; clock    ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[0]        ; clock      ; clock    ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[2] ; RegZ:registradorZ|out[2]        ; clock      ; clock    ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegY:registradorY|acumulador[0] ; clock      ; clock    ; None                        ; None                      ; 0.739 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; RegX:registradorX|barramento[1] ; clock      ; clock    ; None                        ; None                      ; 0.722 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[3] ; RegZ:registradorZ|out[3]        ; clock      ; clock    ; None                        ; None                      ; 0.721 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; RegX:registradorX|barramento[2] ; clock      ; clock    ; None                        ; None                      ; 0.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[1] ; RegZ:registradorZ|out[1]        ; clock      ; clock    ; None                        ; None                      ; 0.702 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; MEM:memoria|contador            ; clock      ; clock    ; None                        ; None                      ; 0.567 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; RegZ:registradorZ|out[3]        ; clock      ; clock    ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|ty[0]          ; clock      ; clock    ; None                        ; None                      ; 0.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|ty[1]          ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[1] ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[2] ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; RegX:registradorX|barramento[0] ; clock      ; clock    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; RegY:registradorY|acumulador[0] ; RegZ:registradorZ|out[0]        ; clock      ; clock    ; None                        ; None                      ; 0.514 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tx[0]          ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[0]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[1]    ; MEM:memoria|current_state[1]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|contador            ; MEM:memoria|contador            ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:controle|tz[0]          ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[2]    ; Control:controle|tx[0]          ; clock      ; clock    ; None                        ; None                      ; 0.447 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; MEM:memoria|current_state[2]    ; clock      ; clock    ; None                        ; None                      ; 0.441 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; MEM:memoria|current_state[0]    ; Control:controle|tz[0]          ; clock      ; clock    ; None                        ; None                      ; 0.439 ns                ;
+-------+------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------+
; tco                                                                                                 ;
+-------+--------------+------------+---------------------------------+------------------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To               ; From Clock ;
+-------+--------------+------------+---------------------------------+------------------+------------+
; N/A   ; None         ; 8.213 ns   ; RegY:registradorY|acumulador[1] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 8.145 ns   ; RegX:registradorX|barramento[0] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 8.102 ns   ; RegY:registradorY|acumulador[0] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 8.046 ns   ; RegX:registradorX|barramento[1] ; ulaout[1]        ; clock      ;
; N/A   ; None         ; 7.454 ns   ; Control:controle|ty[0]          ; ty[0]            ; clock      ;
; N/A   ; None         ; 6.531 ns   ; RegY:registradorY|acumulador[1] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.428 ns   ; RegX:registradorX|barramento[0] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.385 ns   ; RegY:registradorY|acumulador[0] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.384 ns   ; RegY:registradorY|acumulador[1] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.357 ns   ; RegX:registradorX|barramento[1] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.352 ns   ; RegY:registradorY|acumulador[2] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.290 ns   ; RegX:registradorX|barramento[2] ; ulaout[2]        ; clock      ;
; N/A   ; None         ; 6.281 ns   ; RegX:registradorX|barramento[0] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.238 ns   ; RegY:registradorY|acumulador[0] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.227 ns   ; RegY:registradorY|acumulador[2] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.210 ns   ; RegX:registradorX|barramento[1] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.171 ns   ; RegX:registradorX|barramento[2] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.154 ns   ; Control:controle|tx[0]          ; tx[0]            ; clock      ;
; N/A   ; None         ; 6.105 ns   ; RegY:registradorY|acumulador[3] ; ulaout[3]        ; clock      ;
; N/A   ; None         ; 6.005 ns   ; RegY:registradorY|acumulador[0] ; acumulador[0]    ; clock      ;
; N/A   ; None         ; 5.991 ns   ; RegX:registradorX|barramento[0] ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 5.982 ns   ; RegZ:registradorZ|out[0]        ; out[0]           ; clock      ;
; N/A   ; None         ; 5.942 ns   ; RegY:registradorY|acumulador[0] ; ulaout[0]        ; clock      ;
; N/A   ; None         ; 5.822 ns   ; MEM:memoria|contador            ; entrada[2]       ; clock      ;
; N/A   ; None         ; 5.767 ns   ; MEM:memoria|contador            ; entrada[1]       ; clock      ;
; N/A   ; None         ; 5.740 ns   ; MEM:memoria|current_state[2]    ; current_state[2] ; clock      ;
; N/A   ; None         ; 5.664 ns   ; MEM:memoria|current_state[1]    ; current_state[1] ; clock      ;
; N/A   ; None         ; 5.635 ns   ; RegY:registradorY|acumulador[1] ; acumulador[1]    ; clock      ;
; N/A   ; None         ; 5.635 ns   ; Control:controle|ty[1]          ; ty[1]            ; clock      ;
; N/A   ; None         ; 5.628 ns   ; RegY:registradorY|acumulador[2] ; acumulador[2]    ; clock      ;
; N/A   ; None         ; 5.597 ns   ; RegX:registradorX|barramento[0] ; barramento[0]    ; clock      ;
; N/A   ; None         ; 5.489 ns   ; RegZ:registradorZ|out[2]        ; out[2]           ; clock      ;
; N/A   ; None         ; 5.486 ns   ; RegZ:registradorZ|out[1]        ; out[1]           ; clock      ;
; N/A   ; None         ; 5.476 ns   ; Control:controle|tz[0]          ; tz[0]            ; clock      ;
; N/A   ; None         ; 5.467 ns   ; MEM:memoria|current_state[0]    ; current_state[0] ; clock      ;
; N/A   ; None         ; 5.459 ns   ; RegY:registradorY|acumulador[3] ; acumulador[3]    ; clock      ;
; N/A   ; None         ; 5.447 ns   ; RegZ:registradorZ|out[3]        ; out[3]           ; clock      ;
; N/A   ; None         ; 5.346 ns   ; RegX:registradorX|barramento[2] ; barramento[2]    ; clock      ;
; N/A   ; None         ; 5.322 ns   ; RegX:registradorX|barramento[1] ; barramento[1]    ; clock      ;
+-------+--------------+------------+---------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 09 20:44:42 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU-sd2 -c CPU-sd2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 500.0 MHz between source register "Control:controle|ty[0]" and destination register "RegY:registradorY|acumulador[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.445 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 6; REG Node = 'Control:controle|ty[0]'
            Info: 2: + IC(0.253 ns) + CELL(0.225 ns) = 0.478 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 3; COMB Node = 'RegY:registradorY|acumulador[0]~0'
            Info: 3: + IC(0.221 ns) + CELL(0.746 ns) = 1.445 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 4; REG Node = 'RegY:registradorY|acumulador[0]'
            Info: Total cell delay = 0.971 ns ( 67.20 % )
            Info: Total interconnect delay = 0.474 ns ( 32.80 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X1_Y13_N1; Fanout = 4; REG Node = 'RegY:registradorY|acumulador[0]'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "clock" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X1_Y13_N3; Fanout = 6; REG Node = 'Control:controle|ty[0]'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clock" to destination pin "ulaout[1]" through register "RegY:registradorY|acumulador[1]" is 8.213 ns
    Info: + Longest clock path from clock "clock" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 5; REG Node = 'RegY:registradorY|acumulador[1]'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 5; REG Node = 'RegY:registradorY|acumulador[1]'
        Info: 2: + IC(0.269 ns) + CELL(0.491 ns) = 0.760 ns; Loc. = LCCOMB_X1_Y13_N18; Fanout = 2; COMB Node = 'ULA:ula|Add0~5'
        Info: 3: + IC(2.739 ns) + CELL(2.144 ns) = 5.643 ns; Loc. = PIN_P3; Fanout = 0; PIN Node = 'ulaout[1]'
        Info: Total cell delay = 2.635 ns ( 46.70 % )
        Info: Total interconnect delay = 3.008 ns ( 53.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon Dec 09 20:44:42 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


