TimeQuest Timing Analyzer report for g03_lab3
Mon Nov 06 15:31:10 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g03_lab3                                                          ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; g03_lab3.sdc  ; OK     ; Mon Nov 06 15:31:09 2017 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                     ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 155.23 MHz ; 155.23 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -5.442 ; -2137.570     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -4.841 ; -1536.663     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 4.567 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -2.064 ; -1011.213     ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.442 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.490      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.424 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.476      ;
; -5.401 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.445      ;
; -5.401 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.445      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.391 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.010      ; 6.439      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.389 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.009      ; 6.436      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[0] ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[0] ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.388 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[0] ; clock        ; clock       ; 1.000        ; 0.006      ; 6.432      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.380 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 1.000        ; 0.013      ; 6.431      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.378 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.416      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.373 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.014      ; 6.425      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]    ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]   ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]   ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]   ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[5]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
; -5.367 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]  ; clock        ; clock       ; 1.000        ; 0.000      ; 6.405      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.616 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.626 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.635 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.637 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.638 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.642 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.643 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.643 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.644 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.645 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.645 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.648 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.649 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.651 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.652 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.938      ;
; 0.657 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.657 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.943      ;
; 0.662 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.948      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.083      ; 1.079      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.083      ; 1.080      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.083      ; 1.089      ;
; 0.758 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.083      ; 1.091      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.083      ; 1.093      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.761 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.047      ;
; 0.762 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.048      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.764 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.050      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.083      ; 1.100      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
; 0.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.054      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.841 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.026     ; 5.852      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[3]                                ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[0]                                   ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.028     ; 5.850      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.027     ; 5.851      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.840 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.029     ; 5.849      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.018     ; 5.858      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
; -4.838 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.008     ; 5.868      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]    ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 4.835      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 4.835      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 4.835      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.567 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[5] ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[5] ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[5] ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.568 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.017     ; 4.837      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.844      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[2]    ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 4.848      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 4.852      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.569 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 4.851      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
; 4.570 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 4.845      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  address[1] ; clock      ; 5.306 ; 5.306 ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  address[3] ; clock      ; 4.772 ; 4.772 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.572 ; 4.572 ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.236 ; 4.236 ; Rise       ; clock           ;
; enable      ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.201 ; 4.201 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.882 ; 0.882 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.503 ; 0.503 ; Rise       ; clock           ;
; reset       ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.106  ; 0.106  ; Rise       ; clock           ;
;  address[0] ; clock      ; -0.066 ; -0.066 ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.002  ; 0.002  ; Rise       ; clock           ;
;  address[2] ; clock      ; -0.238 ; -0.238 ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.076  ; 0.076  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.106  ; 0.106  ; Rise       ; clock           ;
;  address[5] ; clock      ; -0.369 ; -0.369 ; Rise       ; clock           ;
; enable      ; clock      ; -4.182 ; -4.182 ; Rise       ; clock           ;
; mode[*]     ; clock      ; -0.036 ; -0.036 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; -0.601 ; -0.601 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; -0.036 ; -0.036 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.307  ; 0.307  ; Rise       ; clock           ;
; mode_mod    ; clock      ; -0.251 ; -0.251 ; Rise       ; clock           ;
; reset       ; clock      ; -4.315 ; -4.315 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 19.574 ; 19.574 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 19.486 ; 19.486 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 19.471 ; 19.471 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 19.458 ; 19.458 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 19.574 ; 19.574 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 19.504 ; 19.504 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 19.515 ; 19.515 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 19.505 ; 19.505 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 23.667 ; 23.667 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 23.019 ; 23.019 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 22.989 ; 22.989 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 23.041 ; 23.041 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 23.619 ; 23.619 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 23.667 ; 23.667 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 23.452 ; 23.452 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 23.378 ; 23.378 ; Rise       ; clock           ;
; empty               ; clock      ; 9.175  ; 9.175  ; Rise       ; clock           ;
; full                ; clock      ; 9.288  ; 9.288  ; Rise       ; clock           ;
; num[*]              ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.864  ; 7.864  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.583  ; 7.583  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.293  ; 7.293  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.819  ; 7.819  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.562  ; 7.562  ; Rise       ; clock           ;
; value[*]            ; clock      ; 13.983 ; 13.983 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 12.998 ; 12.998 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 13.082 ; 13.082 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 12.487 ; 12.487 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 13.983 ; 13.983 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 13.306 ; 13.306 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 13.582 ; 13.582 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 13.471 ; 13.471 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 13.431 ; 13.431 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 13.442 ; 13.442 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 13.565 ; 13.565 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 13.497 ; 13.497 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 13.504 ; 13.504 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 13.410 ; 13.410 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 13.536 ; 13.536 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 13.861 ; 13.861 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 13.536 ; 13.536 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 13.710 ; 13.710 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 13.836 ; 13.836 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 13.840 ; 13.840 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 14.016 ; 14.016 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 14.254 ; 14.254 ; Rise       ; clock           ;
; empty               ; clock      ; 8.250  ; 8.250  ; Rise       ; clock           ;
; full                ; clock      ; 8.368  ; 8.368  ; Rise       ; clock           ;
; num[*]              ; clock      ; 7.293  ; 7.293  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.864  ; 7.864  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.583  ; 7.583  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.293  ; 7.293  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.819  ; 7.819  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.562  ; 7.562  ; Rise       ; clock           ;
; value[*]            ; clock      ; 10.873 ; 10.873 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 11.649 ; 11.649 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 11.428 ; 11.428 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 10.873 ; 10.873 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 12.532 ; 12.532 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 12.035 ; 12.035 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 11.920 ; 11.920 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------+
; Propagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 19.588 ; 19.588 ; 19.588 ; 19.588 ;
; address[0] ; 7_segment_floor[1] ; 19.573 ; 19.573 ; 19.573 ; 19.573 ;
; address[0] ; 7_segment_floor[2] ; 19.560 ; 19.560 ; 19.560 ; 19.560 ;
; address[0] ; 7_segment_floor[3] ; 19.676 ; 19.676 ; 19.676 ; 19.676 ;
; address[0] ; 7_segment_floor[4] ; 19.606 ; 19.606 ; 19.606 ; 19.606 ;
; address[0] ; 7_segment_floor[5] ; 19.617 ; 19.617 ; 19.617 ; 19.617 ;
; address[0] ; 7_segment_floor[6] ; 19.607 ; 19.607 ; 19.607 ; 19.607 ;
; address[0] ; 7_segment_mod[0]   ; 23.121 ; 23.121 ; 23.121 ; 23.121 ;
; address[0] ; 7_segment_mod[1]   ; 23.091 ; 23.091 ; 23.091 ; 23.091 ;
; address[0] ; 7_segment_mod[2]   ; 23.143 ; 23.143 ; 23.143 ; 23.143 ;
; address[0] ; 7_segment_mod[3]   ; 23.721 ; 23.721 ; 23.721 ; 23.721 ;
; address[0] ; 7_segment_mod[4]   ; 23.769 ; 23.769 ; 23.769 ; 23.769 ;
; address[0] ; 7_segment_mod[5]   ; 23.554 ; 23.554 ; 23.554 ; 23.554 ;
; address[0] ; 7_segment_mod[6]   ; 23.480 ; 23.480 ; 23.480 ; 23.480 ;
; address[0] ; value[0]           ; 12.917 ; 12.917 ; 12.917 ; 12.917 ;
; address[0] ; value[1]           ; 13.571 ; 13.571 ; 13.571 ; 13.571 ;
; address[0] ; value[2]           ; 12.701 ; 12.701 ; 12.701 ; 12.701 ;
; address[0] ; value[3]           ; 13.939 ; 13.939 ; 13.939 ; 13.939 ;
; address[0] ; value[4]           ; 13.780 ; 13.780 ; 13.780 ; 13.780 ;
; address[0] ; value[5]           ; 13.410 ; 13.410 ; 13.410 ; 13.410 ;
; address[1] ; 7_segment_floor[0] ; 19.580 ; 19.580 ; 19.580 ; 19.580 ;
; address[1] ; 7_segment_floor[1] ; 19.565 ; 19.565 ; 19.565 ; 19.565 ;
; address[1] ; 7_segment_floor[2] ; 19.552 ; 19.552 ; 19.552 ; 19.552 ;
; address[1] ; 7_segment_floor[3] ; 19.668 ; 19.668 ; 19.668 ; 19.668 ;
; address[1] ; 7_segment_floor[4] ; 19.598 ; 19.598 ; 19.598 ; 19.598 ;
; address[1] ; 7_segment_floor[5] ; 19.609 ; 19.609 ; 19.609 ; 19.609 ;
; address[1] ; 7_segment_floor[6] ; 19.599 ; 19.599 ; 19.599 ; 19.599 ;
; address[1] ; 7_segment_mod[0]   ; 23.113 ; 23.113 ; 23.113 ; 23.113 ;
; address[1] ; 7_segment_mod[1]   ; 23.083 ; 23.083 ; 23.083 ; 23.083 ;
; address[1] ; 7_segment_mod[2]   ; 23.135 ; 23.135 ; 23.135 ; 23.135 ;
; address[1] ; 7_segment_mod[3]   ; 23.713 ; 23.713 ; 23.713 ; 23.713 ;
; address[1] ; 7_segment_mod[4]   ; 23.761 ; 23.761 ; 23.761 ; 23.761 ;
; address[1] ; 7_segment_mod[5]   ; 23.546 ; 23.546 ; 23.546 ; 23.546 ;
; address[1] ; 7_segment_mod[6]   ; 23.472 ; 23.472 ; 23.472 ; 23.472 ;
; address[1] ; value[0]           ; 13.124 ; 13.124 ; 13.124 ; 13.124 ;
; address[1] ; value[1]           ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; address[1] ; value[2]           ; 12.159 ; 12.159 ; 12.159 ; 12.159 ;
; address[1] ; value[3]           ; 14.077 ; 14.077 ; 14.077 ; 14.077 ;
; address[1] ; value[4]           ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; address[1] ; value[5]           ; 13.534 ; 13.534 ; 13.534 ; 13.534 ;
; address[2] ; 7_segment_floor[0] ; 18.983 ; 18.983 ; 18.983 ; 18.983 ;
; address[2] ; 7_segment_floor[1] ; 18.968 ; 18.968 ; 18.968 ; 18.968 ;
; address[2] ; 7_segment_floor[2] ; 18.955 ; 18.955 ; 18.955 ; 18.955 ;
; address[2] ; 7_segment_floor[3] ; 19.071 ; 19.071 ; 19.071 ; 19.071 ;
; address[2] ; 7_segment_floor[4] ; 19.001 ; 19.001 ; 19.001 ; 19.001 ;
; address[2] ; 7_segment_floor[5] ; 19.012 ; 19.012 ; 19.012 ; 19.012 ;
; address[2] ; 7_segment_floor[6] ; 19.002 ; 19.002 ; 19.002 ; 19.002 ;
; address[2] ; 7_segment_mod[0]   ; 22.516 ; 22.516 ; 22.516 ; 22.516 ;
; address[2] ; 7_segment_mod[1]   ; 22.486 ; 22.486 ; 22.486 ; 22.486 ;
; address[2] ; 7_segment_mod[2]   ; 22.538 ; 22.538 ; 22.538 ; 22.538 ;
; address[2] ; 7_segment_mod[3]   ; 23.116 ; 23.116 ; 23.116 ; 23.116 ;
; address[2] ; 7_segment_mod[4]   ; 23.164 ; 23.164 ; 23.164 ; 23.164 ;
; address[2] ; 7_segment_mod[5]   ; 22.949 ; 22.949 ; 22.949 ; 22.949 ;
; address[2] ; 7_segment_mod[6]   ; 22.875 ; 22.875 ; 22.875 ; 22.875 ;
; address[2] ; value[0]           ; 12.802 ; 12.802 ; 12.802 ; 12.802 ;
; address[2] ; value[1]           ; 12.712 ; 12.712 ; 12.712 ; 12.712 ;
; address[2] ; value[2]           ; 11.795 ; 11.591 ; 11.591 ; 11.795 ;
; address[2] ; value[3]           ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; address[2] ; value[4]           ; 13.233 ; 13.233 ; 13.233 ; 13.233 ;
; address[2] ; value[5]           ; 12.788 ; 12.283 ; 12.283 ; 12.788 ;
; address[3] ; 7_segment_floor[0] ; 18.689 ; 18.689 ; 18.689 ; 18.689 ;
; address[3] ; 7_segment_floor[1] ; 18.674 ; 18.674 ; 18.674 ; 18.674 ;
; address[3] ; 7_segment_floor[2] ; 18.661 ; 18.661 ; 18.661 ; 18.661 ;
; address[3] ; 7_segment_floor[3] ; 18.777 ; 18.777 ; 18.777 ; 18.777 ;
; address[3] ; 7_segment_floor[4] ; 18.707 ; 18.707 ; 18.707 ; 18.707 ;
; address[3] ; 7_segment_floor[5] ; 18.718 ; 18.718 ; 18.718 ; 18.718 ;
; address[3] ; 7_segment_floor[6] ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; address[3] ; 7_segment_mod[0]   ; 22.222 ; 22.222 ; 22.222 ; 22.222 ;
; address[3] ; 7_segment_mod[1]   ; 22.192 ; 22.192 ; 22.192 ; 22.192 ;
; address[3] ; 7_segment_mod[2]   ; 22.244 ; 22.244 ; 22.244 ; 22.244 ;
; address[3] ; 7_segment_mod[3]   ; 22.822 ; 22.822 ; 22.822 ; 22.822 ;
; address[3] ; 7_segment_mod[4]   ; 22.870 ; 22.870 ; 22.870 ; 22.870 ;
; address[3] ; 7_segment_mod[5]   ; 22.655 ; 22.655 ; 22.655 ; 22.655 ;
; address[3] ; 7_segment_mod[6]   ; 22.581 ; 22.581 ; 22.581 ; 22.581 ;
; address[3] ; value[0]           ; 12.155 ; 12.155 ; 12.155 ; 12.155 ;
; address[3] ; value[1]           ; 12.065 ; 12.065 ; 12.065 ; 12.065 ;
; address[3] ; value[2]           ; 11.751 ; 11.751 ; 11.751 ; 11.751 ;
; address[3] ; value[3]           ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; address[3] ; value[4]           ; 13.209 ; 13.209 ; 13.209 ; 13.209 ;
; address[3] ; value[5]           ; 12.295 ; 12.295 ; 12.295 ; 12.295 ;
; address[4] ; 7_segment_floor[0] ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; address[4] ; 7_segment_floor[1] ; 18.007 ; 18.636 ; 18.636 ; 18.007 ;
; address[4] ; 7_segment_floor[2] ; 18.623 ; 18.623 ; 18.623 ; 18.623 ;
; address[4] ; 7_segment_floor[3] ; 18.739 ; 18.739 ; 18.739 ; 18.739 ;
; address[4] ; 7_segment_floor[4] ; 18.669 ; 18.669 ; 18.669 ; 18.669 ;
; address[4] ; 7_segment_floor[5] ; 18.680 ; 18.680 ; 18.680 ; 18.680 ;
; address[4] ; 7_segment_floor[6] ; 18.670 ; 18.041 ; 18.041 ; 18.670 ;
; address[4] ; 7_segment_mod[0]   ; 22.184 ; 22.184 ; 22.184 ; 22.184 ;
; address[4] ; 7_segment_mod[1]   ; 22.154 ; 22.154 ; 22.154 ; 22.154 ;
; address[4] ; 7_segment_mod[2]   ; 22.206 ; 22.206 ; 22.206 ; 22.206 ;
; address[4] ; 7_segment_mod[3]   ; 22.784 ; 22.784 ; 22.784 ; 22.784 ;
; address[4] ; 7_segment_mod[4]   ; 22.832 ; 22.832 ; 22.832 ; 22.832 ;
; address[4] ; 7_segment_mod[5]   ; 22.617 ; 22.617 ; 22.617 ; 22.617 ;
; address[4] ; 7_segment_mod[6]   ; 22.543 ; 22.543 ; 22.543 ; 22.543 ;
; address[4] ; value[0]           ; 11.229 ; 11.606 ; 11.606 ; 11.229 ;
; address[4] ; value[1]           ; 11.592 ; 11.843 ; 11.843 ; 11.592 ;
; address[4] ; value[2]           ; 10.571 ; 11.936 ; 11.936 ; 10.571 ;
; address[4] ; value[3]           ; 12.519 ; 13.148 ; 13.148 ; 12.519 ;
; address[4] ; value[4]           ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; address[4] ; value[5]           ; 10.812 ; 12.629 ; 12.629 ; 10.812 ;
; address[5] ; 7_segment_floor[0] ; 18.153 ; 18.153 ; 18.153 ; 18.153 ;
; address[5] ; 7_segment_floor[1] ; 18.138 ; 18.138 ; 18.138 ; 18.138 ;
; address[5] ; 7_segment_floor[2] ; 18.125 ; 18.125 ; 18.125 ; 18.125 ;
; address[5] ; 7_segment_floor[3] ; 18.241 ; 18.241 ; 18.241 ; 18.241 ;
; address[5] ; 7_segment_floor[4] ; 18.171 ; 18.171 ; 18.171 ; 18.171 ;
; address[5] ; 7_segment_floor[5] ; 18.182 ; 18.182 ; 18.182 ; 18.182 ;
; address[5] ; 7_segment_floor[6] ; 18.172 ; 18.172 ; 18.172 ; 18.172 ;
; address[5] ; 7_segment_mod[0]   ; 21.686 ; 21.686 ; 21.686 ; 21.686 ;
; address[5] ; 7_segment_mod[1]   ; 21.656 ; 21.656 ; 21.656 ; 21.656 ;
; address[5] ; 7_segment_mod[2]   ; 21.708 ; 21.708 ; 21.708 ; 21.708 ;
; address[5] ; 7_segment_mod[3]   ; 22.286 ; 22.286 ; 22.286 ; 22.286 ;
; address[5] ; 7_segment_mod[4]   ; 22.334 ; 22.334 ; 22.334 ; 22.334 ;
; address[5] ; 7_segment_mod[5]   ; 22.119 ; 22.119 ; 22.119 ; 22.119 ;
; address[5] ; 7_segment_mod[6]   ; 22.045 ; 22.045 ; 22.045 ; 22.045 ;
; address[5] ; value[0]           ; 11.450 ; 11.450 ; 11.450 ; 11.450 ;
; address[5] ; value[1]           ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; address[5] ; value[2]           ; 11.215 ; 11.381 ; 11.381 ; 11.215 ;
; address[5] ; value[3]           ; 12.650 ; 12.650 ; 12.650 ; 12.650 ;
; address[5] ; value[4]           ; 12.673 ; 12.673 ; 12.673 ; 12.673 ;
; address[5] ; value[5]           ; 10.650 ; 12.074 ; 12.074 ; 10.650 ;
; mode_floor ; 7_segment_floor[0] ; 7.535  ; 7.535  ; 7.535  ; 7.535  ;
; mode_floor ; 7_segment_floor[1] ; 7.515  ;        ;        ; 7.515  ;
; mode_floor ; 7_segment_floor[2] ; 7.508  ; 7.508  ; 7.508  ; 7.508  ;
; mode_floor ; 7_segment_floor[3] ; 7.620  ; 7.620  ; 7.620  ; 7.620  ;
; mode_floor ; 7_segment_floor[4] ; 7.547  ; 7.547  ; 7.547  ; 7.547  ;
; mode_floor ; 7_segment_floor[5] ;        ; 7.567  ; 7.567  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 7.547  ; 7.547  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.850  ; 7.850  ; 7.850  ; 7.850  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.876  ; 7.876  ; 7.876  ; 7.876  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.871  ; 7.871  ; 7.871  ; 7.871  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.452  ; 8.452  ; 8.452  ; 8.452  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.282  ; 8.282  ; 8.282  ; 8.282  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.242  ; 8.242  ; 8.242  ; 8.242  ;
+------------+--------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------+
; Minimum Propagation Delay                                           ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 12.782 ; 12.782 ; 12.782 ; 12.782 ;
; address[0] ; 7_segment_floor[1] ; 12.767 ; 12.767 ; 12.767 ; 12.767 ;
; address[0] ; 7_segment_floor[2] ; 12.754 ; 12.754 ; 12.754 ; 12.754 ;
; address[0] ; 7_segment_floor[3] ; 12.870 ; 12.870 ; 12.870 ; 12.870 ;
; address[0] ; 7_segment_floor[4] ; 12.800 ; 12.800 ; 12.800 ; 12.800 ;
; address[0] ; 7_segment_floor[5] ; 12.811 ; 12.811 ; 12.811 ; 12.811 ;
; address[0] ; 7_segment_floor[6] ; 12.801 ; 12.801 ; 12.801 ; 12.801 ;
; address[0] ; 7_segment_mod[0]   ; 13.001 ; 13.001 ; 13.001 ; 13.001 ;
; address[0] ; 7_segment_mod[1]   ; 12.666 ; 12.666 ; 12.666 ; 12.666 ;
; address[0] ; 7_segment_mod[2]   ; 12.850 ; 12.850 ; 12.850 ; 12.850 ;
; address[0] ; 7_segment_mod[3]   ; 12.976 ; 12.976 ; 12.976 ; 12.976 ;
; address[0] ; 7_segment_mod[4]   ; 12.980 ; 12.980 ; 12.980 ; 12.980 ;
; address[0] ; 7_segment_mod[5]   ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; address[0] ; 7_segment_mod[6]   ; 13.394 ; 13.394 ; 13.394 ; 13.394 ;
; address[0] ; value[0]           ; 10.847 ; 10.779 ; 10.779 ; 10.847 ;
; address[0] ; value[1]           ; 11.393 ; 11.578 ; 11.578 ; 11.393 ;
; address[0] ; value[2]           ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; address[0] ; value[3]           ; 12.012 ; 12.012 ; 12.012 ; 12.012 ;
; address[0] ; value[4]           ; 11.157 ; 11.157 ; 11.157 ; 11.157 ;
; address[0] ; value[5]           ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; address[1] ; 7_segment_floor[0] ; 12.469 ; 12.469 ; 12.469 ; 12.469 ;
; address[1] ; 7_segment_floor[1] ; 12.421 ; 12.421 ; 12.421 ; 12.421 ;
; address[1] ; 7_segment_floor[2] ; 12.441 ; 12.441 ; 12.441 ; 12.441 ;
; address[1] ; 7_segment_floor[3] ; 12.556 ; 12.556 ; 12.556 ; 12.556 ;
; address[1] ; 7_segment_floor[4] ; 12.482 ; 12.482 ; 12.482 ; 12.482 ;
; address[1] ; 7_segment_floor[5] ; 12.498 ; 12.498 ; 12.498 ; 12.498 ;
; address[1] ; 7_segment_floor[6] ; 12.478 ; 12.478 ; 12.478 ; 12.478 ;
; address[1] ; 7_segment_mod[0]   ; 12.967 ; 12.967 ; 12.967 ; 12.967 ;
; address[1] ; 7_segment_mod[1]   ; 12.937 ; 12.937 ; 12.937 ; 12.937 ;
; address[1] ; 7_segment_mod[2]   ; 12.816 ; 12.816 ; 12.816 ; 12.816 ;
; address[1] ; 7_segment_mod[3]   ; 12.942 ; 12.942 ; 12.942 ; 12.942 ;
; address[1] ; 7_segment_mod[4]   ; 12.946 ; 12.946 ; 12.946 ; 12.946 ;
; address[1] ; 7_segment_mod[5]   ; 13.122 ; 13.122 ; 13.122 ; 13.122 ;
; address[1] ; 7_segment_mod[6]   ; 13.360 ; 13.360 ; 13.360 ; 13.360 ;
; address[1] ; value[0]           ; 11.109 ; 11.109 ; 11.109 ; 11.109 ;
; address[1] ; value[1]           ; 10.708 ; 10.708 ; 10.708 ; 10.708 ;
; address[1] ; value[2]           ; 9.979  ; 10.013 ; 10.013 ; 9.979  ;
; address[1] ; value[3]           ; 12.345 ; 12.345 ; 12.345 ; 12.345 ;
; address[1] ; value[4]           ; 10.585 ; 10.585 ; 10.585 ; 10.585 ;
; address[1] ; value[5]           ; 11.570 ; 11.644 ; 11.644 ; 11.570 ;
; address[2] ; 7_segment_floor[0] ; 12.260 ; 12.260 ; 12.260 ; 12.260 ;
; address[2] ; 7_segment_floor[1] ; 12.567 ; 12.220 ; 12.220 ; 12.567 ;
; address[2] ; 7_segment_floor[2] ; 12.231 ; 12.231 ; 12.231 ; 12.231 ;
; address[2] ; 7_segment_floor[3] ; 12.354 ; 12.354 ; 12.354 ; 12.354 ;
; address[2] ; 7_segment_floor[4] ; 12.583 ; 12.286 ; 12.286 ; 12.583 ;
; address[2] ; 7_segment_floor[5] ; 12.293 ; 12.293 ; 12.293 ; 12.293 ;
; address[2] ; 7_segment_floor[6] ; 12.199 ; 12.546 ; 12.546 ; 12.199 ;
; address[2] ; 7_segment_mod[0]   ; 12.703 ; 12.703 ; 12.703 ; 12.703 ;
; address[2] ; 7_segment_mod[1]   ; 11.976 ; 11.976 ; 11.976 ; 11.976 ;
; address[2] ; 7_segment_mod[2]   ; 12.875 ; 12.875 ; 12.875 ; 12.875 ;
; address[2] ; 7_segment_mod[3]   ; 13.001 ; 13.001 ; 13.001 ; 13.001 ;
; address[2] ; 7_segment_mod[4]   ; 13.005 ; 13.005 ; 13.005 ; 13.005 ;
; address[2] ; 7_segment_mod[5]   ; 12.701 ; 12.701 ; 12.701 ; 12.701 ;
; address[2] ; 7_segment_mod[6]   ; 13.106 ; 13.106 ; 13.106 ; 13.106 ;
; address[2] ; value[0]           ; 10.310 ; 10.089 ; 10.089 ; 10.310 ;
; address[2] ; value[1]           ; 10.183 ; 10.094 ; 10.094 ; 10.183 ;
; address[2] ; value[2]           ; 10.415 ; 10.038 ; 10.038 ; 10.415 ;
; address[2] ; value[3]           ; 12.045 ; 11.806 ; 11.806 ; 12.045 ;
; address[2] ; value[4]           ; 11.024 ; 10.996 ; 10.996 ; 11.024 ;
; address[2] ; value[5]           ; 11.056 ; 10.709 ; 10.709 ; 11.056 ;
; address[3] ; 7_segment_floor[0] ; 11.471 ; 11.471 ; 11.471 ; 11.471 ;
; address[3] ; 7_segment_floor[1] ; 11.431 ; 12.121 ; 12.121 ; 11.431 ;
; address[3] ; 7_segment_floor[2] ; 11.442 ; 11.442 ; 11.442 ; 11.442 ;
; address[3] ; 7_segment_floor[3] ; 11.565 ; 11.565 ; 11.565 ; 11.565 ;
; address[3] ; 7_segment_floor[4] ; 11.497 ; 11.794 ; 11.794 ; 11.497 ;
; address[3] ; 7_segment_floor[5] ; 11.504 ; 11.504 ; 11.504 ; 11.504 ;
; address[3] ; 7_segment_floor[6] ; 12.155 ; 11.410 ; 11.410 ; 12.155 ;
; address[3] ; 7_segment_mod[0]   ; 12.365 ; 12.365 ; 12.365 ; 12.365 ;
; address[3] ; 7_segment_mod[1]   ; 11.740 ; 11.740 ; 11.740 ; 11.740 ;
; address[3] ; 7_segment_mod[2]   ; 12.214 ; 12.214 ; 12.214 ; 12.214 ;
; address[3] ; 7_segment_mod[3]   ; 12.340 ; 12.340 ; 12.340 ; 12.340 ;
; address[3] ; 7_segment_mod[4]   ; 12.344 ; 12.344 ; 12.344 ; 12.344 ;
; address[3] ; 7_segment_mod[5]   ; 12.465 ; 12.465 ; 12.465 ; 12.465 ;
; address[3] ; 7_segment_mod[6]   ; 12.758 ; 12.758 ; 12.758 ; 12.758 ;
; address[3] ; value[0]           ; 9.853  ; 10.401 ; 10.401 ; 9.853  ;
; address[3] ; value[1]           ; 10.612 ; 10.658 ; 10.658 ; 10.612 ;
; address[3] ; value[2]           ; 9.377  ; 9.744  ; 9.744  ; 9.377  ;
; address[3] ; value[3]           ; 10.552 ; 10.943 ; 10.943 ; 10.552 ;
; address[3] ; value[4]           ; 10.700 ; 11.078 ; 11.078 ; 10.700 ;
; address[3] ; value[5]           ; 9.920  ; 10.877 ; 10.877 ; 9.920  ;
; address[4] ; 7_segment_floor[0] ; 11.970 ; 11.970 ; 11.970 ; 11.970 ;
; address[4] ; 7_segment_floor[1] ; 11.930 ; 12.074 ; 12.074 ; 11.930 ;
; address[4] ; 7_segment_floor[2] ; 11.941 ; 11.941 ; 11.941 ; 11.941 ;
; address[4] ; 7_segment_floor[3] ; 12.064 ; 12.064 ; 12.064 ; 12.064 ;
; address[4] ; 7_segment_floor[4] ; 11.996 ; 12.135 ; 12.135 ; 11.996 ;
; address[4] ; 7_segment_floor[5] ; 12.003 ; 12.003 ; 12.003 ; 12.003 ;
; address[4] ; 7_segment_floor[6] ; 12.131 ; 11.909 ; 11.909 ; 12.131 ;
; address[4] ; 7_segment_mod[0]   ; 13.137 ; 13.137 ; 13.137 ; 13.137 ;
; address[4] ; 7_segment_mod[1]   ; 12.577 ; 12.577 ; 12.577 ; 12.577 ;
; address[4] ; 7_segment_mod[2]   ; 12.986 ; 12.986 ; 12.986 ; 12.986 ;
; address[4] ; 7_segment_mod[3]   ; 13.112 ; 13.112 ; 13.112 ; 13.112 ;
; address[4] ; 7_segment_mod[4]   ; 13.116 ; 13.116 ; 13.116 ; 13.116 ;
; address[4] ; 7_segment_mod[5]   ; 13.292 ; 13.292 ; 13.292 ; 13.292 ;
; address[4] ; 7_segment_mod[6]   ; 13.530 ; 13.530 ; 13.530 ; 13.530 ;
; address[4] ; value[0]           ; 10.690 ; 11.038 ; 11.038 ; 10.690 ;
; address[4] ; value[1]           ; 10.721 ; 11.042 ; 11.042 ; 10.721 ;
; address[4] ; value[2]           ; 10.149 ; 10.487 ; 10.487 ; 10.149 ;
; address[4] ; value[3]           ; 11.385 ; 11.199 ; 11.199 ; 11.385 ;
; address[4] ; value[4]           ; 10.806 ; 10.238 ; 10.238 ; 10.806 ;
; address[4] ; value[5]           ; 10.419 ; 10.812 ; 10.812 ; 10.419 ;
; address[5] ; 7_segment_floor[0] ; 11.784 ; 11.784 ; 11.784 ; 11.784 ;
; address[5] ; 7_segment_floor[1] ; 12.161 ; 11.732 ; 11.732 ; 12.161 ;
; address[5] ; 7_segment_floor[2] ; 11.757 ; 11.757 ; 11.757 ; 11.757 ;
; address[5] ; 7_segment_floor[3] ; 11.867 ; 11.867 ; 11.867 ; 11.867 ;
; address[5] ; 7_segment_floor[4] ; 11.793 ; 11.793 ; 11.793 ; 11.793 ;
; address[5] ; 7_segment_floor[5] ; 11.815 ; 11.815 ; 11.815 ; 11.815 ;
; address[5] ; 7_segment_floor[6] ; 11.789 ; 12.140 ; 12.140 ; 11.789 ;
; address[5] ; 7_segment_mod[0]   ; 12.983 ; 12.983 ; 12.983 ; 12.983 ;
; address[5] ; 7_segment_mod[1]   ; 12.252 ; 12.252 ; 12.252 ; 12.252 ;
; address[5] ; 7_segment_mod[2]   ; 13.013 ; 13.013 ; 13.013 ; 13.013 ;
; address[5] ; 7_segment_mod[3]   ; 12.958 ; 12.958 ; 12.958 ; 12.958 ;
; address[5] ; 7_segment_mod[4]   ; 12.962 ; 12.962 ; 12.962 ; 12.962 ;
; address[5] ; 7_segment_mod[5]   ; 12.977 ; 12.977 ; 12.977 ; 12.977 ;
; address[5] ; 7_segment_mod[6]   ; 13.376 ; 13.376 ; 13.376 ; 13.376 ;
; address[5] ; value[0]           ; 11.171 ; 11.051 ; 11.051 ; 11.171 ;
; address[5] ; value[1]           ; 10.818 ; 10.818 ; 10.818 ; 10.818 ;
; address[5] ; value[2]           ; 10.285 ; 10.285 ; 10.285 ; 10.285 ;
; address[5] ; value[3]           ; 11.861 ; 11.861 ; 11.861 ; 11.861 ;
; address[5] ; value[4]           ; 11.209 ; 9.896  ; 9.896  ; 11.209 ;
; address[5] ; value[5]           ; 10.650 ; 10.650 ; 10.650 ; 10.650 ;
; mode_floor ; 7_segment_floor[0] ; 7.535  ; 7.535  ; 7.535  ; 7.535  ;
; mode_floor ; 7_segment_floor[1] ; 7.515  ;        ;        ; 7.515  ;
; mode_floor ; 7_segment_floor[2] ; 7.508  ; 7.508  ; 7.508  ; 7.508  ;
; mode_floor ; 7_segment_floor[3] ; 7.620  ; 7.620  ; 7.620  ; 7.620  ;
; mode_floor ; 7_segment_floor[4] ; 7.547  ; 7.547  ; 7.547  ; 7.547  ;
; mode_floor ; 7_segment_floor[5] ;        ; 7.567  ; 7.567  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 7.547  ; 7.547  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.651  ; 7.850  ; 7.850  ; 7.651  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.876  ; 7.876  ; 7.876  ; 7.876  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.871  ; 7.871  ; 7.871  ; 7.871  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.241  ; 8.241  ; 8.241  ; 8.241  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.398  ; 8.398  ; 8.398  ; 8.398  ;
; mode_mod   ; 7_segment_mod[5]   ; 7.427  ; 8.282  ; 8.282  ; 7.427  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.038  ; 8.038  ; 8.038  ; 8.038  ;
+------------+--------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.481 ; -533.915      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.779 ; -563.786      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.334 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; -1.880 ; -848.940      ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.481 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.524      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.471 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.517      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.465 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.508      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a4~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a5~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a6~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a7~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a8~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a9~porta_memory_reg0  ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ; clock        ; clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.456 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 2.495      ;
; -1.456 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 2.495      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[13]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[4]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.011      ; 2.498      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.455 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[23]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.014      ; 2.501      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[5]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.006      ; 2.488      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
; -1.450 ; g03_testbed:inst|lpm_counter:inst|cntr_2bi:auto_generated|safe_q[24]                                                                                                                                                       ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]                                                                                                                                                                   ; clock        ; clock       ; 1.000        ; 0.010      ; 2.492      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.070      ; 0.457      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.070      ; 0.458      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.070      ; 0.458      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_79|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5]                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[5]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[5]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.070      ; 0.463      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.411      ;
; 0.259 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_bio:auto_generated|sld_reserved_g03_lab3_auto_signaltap_0_1_5968:mgl_prim1|sld_mbpmg:mbpm_58|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; clock        ; clock       ; 0.000        ; 0.000      ; 0.411      ;
; 0.260 ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4]                                                                                                                                 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.412      ;
; 0.263 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.415      ;
; 0.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.298 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.450      ;
; 0.300 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.300 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[2]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.301 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[3]                                                                                                                                                                ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[3]                                                                                                                                                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.301 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.301 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.453      ;
; 0.303 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.303 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.303 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.303 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[1]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[1]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.303 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[4]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[4]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.456      ;
; 0.304 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.456      ;
; 0.304 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[3]                                                                                                                                                                 ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[3]                                                                                                                                                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.456      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[4]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[4]                                ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[3]                                 ; clock        ; clock       ; 1.000        ; -0.012     ; 2.799      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[5]                                 ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst72|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[2]                                 ; clock        ; clock       ; 1.000        ; -0.016     ; 2.795      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[0]                                   ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[0]                                  ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[0]                                ; clock        ; clock       ; 1.000        ; -0.011     ; 2.800      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst70|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst68|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst66|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.024     ; 2.787      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.023     ; 2.788      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[0]                                 ; clock        ; clock       ; 1.000        ; -0.025     ; 2.786      ;
; -1.779 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[1]                                 ; clock        ; clock       ; 1.000        ; -0.022     ; 2.789      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_counter:inst108|cntr_f1n:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.022     ; 2.788      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[4]                                   ; clock        ; clock       ; 1.000        ; -0.007     ; 2.803      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.803      ;
; -1.778 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[13] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[4]                                  ; clock        ; clock       ; 1.000        ; -0.007     ; 2.803      ;
+--------+--------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst64|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst62|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst56|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst54|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst52|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.334 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst50|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.006     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[3]    ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[3]   ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst10|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst12|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst20|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst18|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst16|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst14|dffs[3]  ; clock        ; clock       ; 0.000        ; -0.011     ; 2.476      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[5] ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[5] ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[5] ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst76|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst74|dffs[5]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst48|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst38|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[2]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst|dffs[2]    ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst4|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst6|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst8|dffs[2]   ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.010     ; 2.477      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst60|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 2.469      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst58|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 2.469      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst46|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst44|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.018     ; 2.469      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst42|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst40|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst36|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst34|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst32|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst30|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst28|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst26|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst24|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.015     ; 2.472      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst22|dffs[0]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst105|dffs[1] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst102|dffs[1] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst100|dffs[1] ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst98|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst96|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst94|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst92|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst90|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst88|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.007     ; 2.480      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst86|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.016     ; 2.471      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst84|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst82|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.004     ; 2.483      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst80|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 2.484      ;
; 2.335 ; g03_testbed:inst|lpm_counter:inst4532|cntr_2bi:auto_generated|safe_q[0] ; g03_testbed:inst|g03_stack52:inst4|lpm_ff:inst78|dffs[1]  ; clock        ; clock       ; 0.000        ; -0.003     ; 2.484      ;
+-------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg18 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg19 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg20 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg21 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg22 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg23 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qp14:auto_generated|ram_block1a3~porta_memory_reg0  ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 1.541  ; 1.541  ; Rise       ; clock           ;
;  address[0] ; clock      ; 1.541  ; 1.541  ; Rise       ; clock           ;
;  address[1] ; clock      ; 1.481  ; 1.481  ; Rise       ; clock           ;
;  address[2] ; clock      ; 1.362  ; 1.362  ; Rise       ; clock           ;
;  address[3] ; clock      ; 1.302  ; 1.302  ; Rise       ; clock           ;
;  address[4] ; clock      ; 1.297  ; 1.297  ; Rise       ; clock           ;
;  address[5] ; clock      ; 1.110  ; 1.110  ; Rise       ; clock           ;
; enable      ; clock      ; 2.441  ; 2.441  ; Rise       ; clock           ;
; mode[*]     ; clock      ; 1.430  ; 1.430  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 1.206  ; 1.206  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 1.430  ; 1.430  ; Rise       ; clock           ;
; mode_floor  ; clock      ; -0.049 ; -0.049 ; Rise       ; clock           ;
; mode_mod    ; clock      ; -0.253 ; -0.253 ; Rise       ; clock           ;
; reset       ; clock      ; 2.396  ; 2.396  ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.546  ; 0.546  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.463  ; 0.463  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.545  ; 0.545  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.404  ; 0.404  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.511  ; 0.511  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.546  ; 0.546  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.349  ; 0.349  ; Rise       ; clock           ;
; enable      ; clock      ; -1.916 ; -1.916 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.469  ; 0.469  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.270  ; 0.270  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.469  ; 0.469  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.376  ; 0.376  ; Rise       ; clock           ;
; reset       ; clock      ; -2.003 ; -2.003 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Clock to Output Times                                                           ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 8.506 ; 8.506 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 8.467 ; 8.467 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 8.445 ; 8.445 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 8.437 ; 8.437 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 8.506 ; 8.506 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 8.473 ; 8.473 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 8.491 ; 8.491 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 8.484 ; 8.484 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 9.932 ; 9.932 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 9.676 ; 9.676 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 9.677 ; 9.677 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 9.701 ; 9.701 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 9.905 ; 9.905 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 9.932 ; 9.932 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 9.855 ; 9.855 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 9.853 ; 9.853 ; Rise       ; clock           ;
; empty               ; clock      ; 4.653 ; 4.653 ; Rise       ; clock           ;
; full                ; clock      ; 4.659 ; 4.659 ; Rise       ; clock           ;
; num[*]              ; clock      ; 4.260 ; 4.260 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.148 ; 4.148 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.050 ; 4.050 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.260 ; 4.260 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 3.942 ; 3.942 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 6.511 ; 6.511 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 6.041 ; 6.041 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 6.082 ; 6.082 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 5.775 ; 5.775 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 6.511 ; 6.511 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 6.115 ; 6.115 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 6.255 ; 6.255 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 6.219 ; 6.219 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 6.202 ; 6.202 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 6.263 ; 6.263 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.230 ; 6.230 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.245 ; 6.245 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.241 ; 6.241 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 6.289 ; 6.289 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 6.269 ; 6.269 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.302 ; 6.302 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.315 ; 6.315 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.381 ; 6.381 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.463 ; 6.463 ; Rise       ; clock           ;
; empty               ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
; full                ; clock      ; 4.329 ; 4.329 ; Rise       ; clock           ;
; num[*]              ; clock      ; 3.942 ; 3.942 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.148 ; 4.148 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.050 ; 4.050 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.260 ; 4.260 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 3.942 ; 3.942 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 5.176 ; 5.176 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.499 ; 5.499 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 5.176 ; 5.176 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 5.976 ; 5.976 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.636 ; 5.636 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------+
; Propagation Delay                                               ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 8.063 ; 8.063 ; 8.063 ; 8.063 ;
; address[0] ; 7_segment_floor[1] ; 8.041 ; 8.041 ; 8.041 ; 8.041 ;
; address[0] ; 7_segment_floor[2] ; 8.033 ; 8.033 ; 8.033 ; 8.033 ;
; address[0] ; 7_segment_floor[3] ; 8.102 ; 8.102 ; 8.102 ; 8.102 ;
; address[0] ; 7_segment_floor[4] ; 8.069 ; 8.069 ; 8.069 ; 8.069 ;
; address[0] ; 7_segment_floor[5] ; 8.087 ; 8.087 ; 8.087 ; 8.087 ;
; address[0] ; 7_segment_floor[6] ; 8.080 ; 8.080 ; 8.080 ; 8.080 ;
; address[0] ; 7_segment_mod[0]   ; 9.272 ; 9.272 ; 9.272 ; 9.272 ;
; address[0] ; 7_segment_mod[1]   ; 9.273 ; 9.273 ; 9.273 ; 9.273 ;
; address[0] ; 7_segment_mod[2]   ; 9.297 ; 9.297 ; 9.297 ; 9.297 ;
; address[0] ; 7_segment_mod[3]   ; 9.501 ; 9.501 ; 9.501 ; 9.501 ;
; address[0] ; 7_segment_mod[4]   ; 9.528 ; 9.528 ; 9.528 ; 9.528 ;
; address[0] ; 7_segment_mod[5]   ; 9.451 ; 9.451 ; 9.451 ; 9.451 ;
; address[0] ; 7_segment_mod[6]   ; 9.449 ; 9.449 ; 9.449 ; 9.449 ;
; address[0] ; value[0]           ; 5.514 ; 5.514 ; 5.514 ; 5.514 ;
; address[0] ; value[1]           ; 5.751 ; 5.751 ; 5.751 ; 5.751 ;
; address[0] ; value[2]           ; 5.344 ; 5.344 ; 5.344 ; 5.344 ;
; address[0] ; value[3]           ; 5.990 ; 5.990 ; 5.990 ; 5.990 ;
; address[0] ; value[4]           ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; address[0] ; value[5]           ; 5.696 ; 5.696 ; 5.696 ; 5.696 ;
; address[1] ; 7_segment_floor[0] ; 7.976 ; 7.976 ; 7.976 ; 7.976 ;
; address[1] ; 7_segment_floor[1] ; 7.954 ; 7.954 ; 7.954 ; 7.954 ;
; address[1] ; 7_segment_floor[2] ; 7.946 ; 7.946 ; 7.946 ; 7.946 ;
; address[1] ; 7_segment_floor[3] ; 8.015 ; 8.015 ; 8.015 ; 8.015 ;
; address[1] ; 7_segment_floor[4] ; 7.982 ; 7.982 ; 7.982 ; 7.982 ;
; address[1] ; 7_segment_floor[5] ; 8.000 ; 8.000 ; 8.000 ; 8.000 ;
; address[1] ; 7_segment_floor[6] ; 7.993 ; 7.993 ; 7.993 ; 7.993 ;
; address[1] ; 7_segment_mod[0]   ; 9.185 ; 9.185 ; 9.185 ; 9.185 ;
; address[1] ; 7_segment_mod[1]   ; 9.186 ; 9.186 ; 9.186 ; 9.186 ;
; address[1] ; 7_segment_mod[2]   ; 9.210 ; 9.210 ; 9.210 ; 9.210 ;
; address[1] ; 7_segment_mod[3]   ; 9.414 ; 9.414 ; 9.414 ; 9.414 ;
; address[1] ; 7_segment_mod[4]   ; 9.441 ; 9.441 ; 9.441 ; 9.441 ;
; address[1] ; 7_segment_mod[5]   ; 9.364 ; 9.364 ; 9.364 ; 9.364 ;
; address[1] ; 7_segment_mod[6]   ; 9.362 ; 9.362 ; 9.362 ; 9.362 ;
; address[1] ; value[0]           ; 5.595 ; 5.595 ; 5.595 ; 5.595 ;
; address[1] ; value[1]           ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; address[1] ; value[2]           ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; address[1] ; value[3]           ; 6.020 ; 6.020 ; 6.020 ; 6.020 ;
; address[1] ; value[4]           ; 5.311 ; 5.311 ; 5.311 ; 5.311 ;
; address[1] ; value[5]           ; 5.754 ; 5.754 ; 5.754 ; 5.754 ;
; address[2] ; 7_segment_floor[0] ; 7.776 ; 7.776 ; 7.776 ; 7.776 ;
; address[2] ; 7_segment_floor[1] ; 7.754 ; 7.754 ; 7.754 ; 7.754 ;
; address[2] ; 7_segment_floor[2] ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; address[2] ; 7_segment_floor[3] ; 7.815 ; 7.815 ; 7.815 ; 7.815 ;
; address[2] ; 7_segment_floor[4] ; 7.782 ; 7.782 ; 7.782 ; 7.782 ;
; address[2] ; 7_segment_floor[5] ; 7.800 ; 7.800 ; 7.800 ; 7.800 ;
; address[2] ; 7_segment_floor[6] ; 7.793 ; 7.793 ; 7.793 ; 7.793 ;
; address[2] ; 7_segment_mod[0]   ; 8.985 ; 8.985 ; 8.985 ; 8.985 ;
; address[2] ; 7_segment_mod[1]   ; 8.986 ; 8.986 ; 8.986 ; 8.986 ;
; address[2] ; 7_segment_mod[2]   ; 9.010 ; 9.010 ; 9.010 ; 9.010 ;
; address[2] ; 7_segment_mod[3]   ; 9.214 ; 9.214 ; 9.214 ; 9.214 ;
; address[2] ; 7_segment_mod[4]   ; 9.241 ; 9.241 ; 9.241 ; 9.241 ;
; address[2] ; 7_segment_mod[5]   ; 9.164 ; 9.164 ; 9.164 ; 9.164 ;
; address[2] ; 7_segment_mod[6]   ; 9.162 ; 9.162 ; 9.162 ; 9.162 ;
; address[2] ; value[0]           ; 5.486 ; 5.486 ; 5.486 ; 5.486 ;
; address[2] ; value[1]           ; 5.416 ; 5.416 ; 5.416 ; 5.416 ;
; address[2] ; value[2]           ; 4.992 ; 4.950 ; 4.950 ; 4.992 ;
; address[2] ; value[3]           ; 5.820 ; 5.820 ; 5.820 ; 5.820 ;
; address[2] ; value[4]           ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; address[2] ; value[5]           ; 5.508 ; 5.336 ; 5.336 ; 5.508 ;
; address[3] ; 7_segment_floor[0] ; 7.715 ; 7.715 ; 7.715 ; 7.715 ;
; address[3] ; 7_segment_floor[1] ; 7.693 ; 7.693 ; 7.693 ; 7.693 ;
; address[3] ; 7_segment_floor[2] ; 7.685 ; 7.685 ; 7.685 ; 7.685 ;
; address[3] ; 7_segment_floor[3] ; 7.754 ; 7.754 ; 7.754 ; 7.754 ;
; address[3] ; 7_segment_floor[4] ; 7.721 ; 7.721 ; 7.721 ; 7.721 ;
; address[3] ; 7_segment_floor[5] ; 7.739 ; 7.739 ; 7.739 ; 7.739 ;
; address[3] ; 7_segment_floor[6] ; 7.732 ; 7.732 ; 7.732 ; 7.732 ;
; address[3] ; 7_segment_mod[0]   ; 8.924 ; 8.924 ; 8.924 ; 8.924 ;
; address[3] ; 7_segment_mod[1]   ; 8.925 ; 8.925 ; 8.925 ; 8.925 ;
; address[3] ; 7_segment_mod[2]   ; 8.949 ; 8.949 ; 8.949 ; 8.949 ;
; address[3] ; 7_segment_mod[3]   ; 9.153 ; 9.153 ; 9.153 ; 9.153 ;
; address[3] ; 7_segment_mod[4]   ; 9.180 ; 9.180 ; 9.180 ; 9.180 ;
; address[3] ; 7_segment_mod[5]   ; 9.103 ; 9.103 ; 9.103 ; 9.103 ;
; address[3] ; 7_segment_mod[6]   ; 9.101 ; 9.101 ; 9.101 ; 9.101 ;
; address[3] ; value[0]           ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; address[3] ; value[1]           ; 5.188 ; 5.188 ; 5.188 ; 5.188 ;
; address[3] ; value[2]           ; 5.050 ; 5.050 ; 5.050 ; 5.050 ;
; address[3] ; value[3]           ; 5.759 ; 5.759 ; 5.759 ; 5.759 ;
; address[3] ; value[4]           ; 5.603 ; 5.603 ; 5.603 ; 5.603 ;
; address[3] ; value[5]           ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; address[4] ; 7_segment_floor[0] ; 7.748 ; 7.748 ; 7.748 ; 7.748 ;
; address[4] ; 7_segment_floor[1] ; 7.425 ; 7.726 ; 7.726 ; 7.425 ;
; address[4] ; 7_segment_floor[2] ; 7.718 ; 7.718 ; 7.718 ; 7.718 ;
; address[4] ; 7_segment_floor[3] ; 7.787 ; 7.787 ; 7.787 ; 7.787 ;
; address[4] ; 7_segment_floor[4] ; 7.754 ; 7.754 ; 7.754 ; 7.754 ;
; address[4] ; 7_segment_floor[5] ; 7.772 ; 7.772 ; 7.772 ; 7.772 ;
; address[4] ; 7_segment_floor[6] ; 7.765 ; 7.464 ; 7.464 ; 7.765 ;
; address[4] ; 7_segment_mod[0]   ; 8.957 ; 8.957 ; 8.957 ; 8.957 ;
; address[4] ; 7_segment_mod[1]   ; 8.958 ; 8.958 ; 8.958 ; 8.958 ;
; address[4] ; 7_segment_mod[2]   ; 8.982 ; 8.982 ; 8.982 ; 8.982 ;
; address[4] ; 7_segment_mod[3]   ; 9.186 ; 9.186 ; 9.186 ; 9.186 ;
; address[4] ; 7_segment_mod[4]   ; 9.213 ; 9.213 ; 9.213 ; 9.213 ;
; address[4] ; 7_segment_mod[5]   ; 9.136 ; 9.136 ; 9.136 ; 9.136 ;
; address[4] ; 7_segment_mod[6]   ; 9.134 ; 9.134 ; 9.134 ; 9.134 ;
; address[4] ; value[0]           ; 4.959 ; 5.142 ; 5.142 ; 4.959 ;
; address[4] ; value[1]           ; 5.055 ; 5.220 ; 5.220 ; 5.055 ;
; address[4] ; value[2]           ; 4.612 ; 5.152 ; 5.152 ; 4.612 ;
; address[4] ; value[3]           ; 5.491 ; 5.792 ; 5.792 ; 5.491 ;
; address[4] ; value[4]           ; 5.179 ; 5.179 ; 5.179 ; 5.179 ;
; address[4] ; value[5]           ; 4.774 ; 5.527 ; 5.527 ; 4.774 ;
; address[5] ; 7_segment_floor[0] ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; address[5] ; 7_segment_floor[1] ; 7.501 ; 7.501 ; 7.501 ; 7.501 ;
; address[5] ; 7_segment_floor[2] ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; address[5] ; 7_segment_floor[3] ; 7.562 ; 7.562 ; 7.562 ; 7.562 ;
; address[5] ; 7_segment_floor[4] ; 7.529 ; 7.529 ; 7.529 ; 7.529 ;
; address[5] ; 7_segment_floor[5] ; 7.547 ; 7.547 ; 7.547 ; 7.547 ;
; address[5] ; 7_segment_floor[6] ; 7.540 ; 7.540 ; 7.540 ; 7.540 ;
; address[5] ; 7_segment_mod[0]   ; 8.732 ; 8.732 ; 8.732 ; 8.732 ;
; address[5] ; 7_segment_mod[1]   ; 8.733 ; 8.733 ; 8.733 ; 8.733 ;
; address[5] ; 7_segment_mod[2]   ; 8.757 ; 8.757 ; 8.757 ; 8.757 ;
; address[5] ; 7_segment_mod[3]   ; 8.961 ; 8.961 ; 8.961 ; 8.961 ;
; address[5] ; 7_segment_mod[4]   ; 8.988 ; 8.988 ; 8.988 ; 8.988 ;
; address[5] ; 7_segment_mod[5]   ; 8.911 ; 8.911 ; 8.911 ; 8.911 ;
; address[5] ; 7_segment_mod[6]   ; 8.909 ; 8.909 ; 8.909 ; 8.909 ;
; address[5] ; value[0]           ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; address[5] ; value[1]           ; 4.963 ; 4.971 ; 4.971 ; 4.963 ;
; address[5] ; value[2]           ; 4.858 ; 4.903 ; 4.903 ; 4.858 ;
; address[5] ; value[3]           ; 5.567 ; 5.567 ; 5.567 ; 5.567 ;
; address[5] ; value[4]           ; 5.411 ; 5.411 ; 5.411 ; 5.411 ;
; address[5] ; value[5]           ; 4.696 ; 5.278 ; 5.278 ; 4.696 ;
; mode_floor ; 7_segment_floor[0] ; 3.495 ; 3.495 ; 3.495 ; 3.495 ;
; mode_floor ; 7_segment_floor[1] ; 3.493 ;       ;       ; 3.493 ;
; mode_floor ; 7_segment_floor[2] ; 3.466 ; 3.466 ; 3.466 ; 3.466 ;
; mode_floor ; 7_segment_floor[3] ; 3.530 ; 3.530 ; 3.530 ; 3.530 ;
; mode_floor ; 7_segment_floor[4] ; 3.494 ; 3.494 ; 3.494 ; 3.494 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.520 ; 3.520 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.504 ; 3.504 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.570 ; 3.570 ; 3.570 ; 3.570 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.805 ; 3.805 ; 3.805 ; 3.805 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.831 ; 3.831 ; 3.831 ; 3.831 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.754 ; 3.754 ; 3.754 ; 3.754 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.748 ; 3.748 ; 3.748 ; 3.748 ;
+------------+--------------------+-------+-------+-------+-------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; address[0] ; 7_segment_floor[1] ; 5.331 ; 5.331 ; 5.331 ; 5.331 ;
; address[0] ; 7_segment_floor[2] ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
; address[0] ; 7_segment_floor[3] ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; address[0] ; 7_segment_floor[4] ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; address[0] ; 7_segment_floor[5] ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; address[0] ; 7_segment_floor[6] ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; address[0] ; 7_segment_mod[0]   ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; address[0] ; 7_segment_mod[1]   ; 5.427 ; 5.427 ; 5.427 ; 5.427 ;
; address[0] ; 7_segment_mod[2]   ; 5.398 ; 5.398 ; 5.398 ; 5.398 ;
; address[0] ; 7_segment_mod[3]   ; 5.431 ; 5.431 ; 5.431 ; 5.431 ;
; address[0] ; 7_segment_mod[4]   ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; address[0] ; 7_segment_mod[5]   ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; address[0] ; 7_segment_mod[6]   ; 5.592 ; 5.592 ; 5.592 ; 5.592 ;
; address[0] ; value[0]           ; 4.803 ; 4.777 ; 4.777 ; 4.803 ;
; address[0] ; value[1]           ; 4.921 ; 4.997 ; 4.997 ; 4.921 ;
; address[0] ; value[2]           ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; address[0] ; value[3]           ; 5.252 ; 5.252 ; 5.252 ; 5.252 ;
; address[0] ; value[4]           ; 4.763 ; 4.763 ; 4.763 ; 4.763 ;
; address[0] ; value[5]           ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; address[1] ; 7_segment_floor[0] ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; address[1] ; 7_segment_floor[1] ; 5.237 ; 5.264 ; 5.264 ; 5.237 ;
; address[1] ; 7_segment_floor[2] ; 5.229 ; 5.229 ; 5.229 ; 5.229 ;
; address[1] ; 7_segment_floor[3] ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[1] ; 7_segment_floor[4] ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; address[1] ; 7_segment_floor[5] ; 5.283 ; 5.283 ; 5.283 ; 5.283 ;
; address[1] ; 7_segment_floor[6] ; 5.297 ; 5.276 ; 5.276 ; 5.297 ;
; address[1] ; 7_segment_mod[0]   ; 5.427 ; 5.427 ; 5.427 ; 5.427 ;
; address[1] ; 7_segment_mod[1]   ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; address[1] ; 7_segment_mod[2]   ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; address[1] ; 7_segment_mod[3]   ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; address[1] ; 7_segment_mod[4]   ; 5.453 ; 5.453 ; 5.453 ; 5.453 ;
; address[1] ; 7_segment_mod[5]   ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; address[1] ; 7_segment_mod[6]   ; 5.601 ; 5.601 ; 5.601 ; 5.601 ;
; address[1] ; value[0]           ; 4.850 ; 4.850 ; 4.850 ; 4.850 ;
; address[1] ; value[1]           ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; address[1] ; value[2]           ; 4.314 ; 4.322 ; 4.322 ; 4.314 ;
; address[1] ; value[3]           ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; address[1] ; value[4]           ; 4.539 ; 4.539 ; 4.539 ; 4.539 ;
; address[1] ; value[5]           ; 5.035 ; 5.035 ; 5.035 ; 5.035 ;
; address[2] ; 7_segment_floor[0] ; 5.281 ; 5.281 ; 5.281 ; 5.281 ;
; address[2] ; 7_segment_floor[1] ; 5.382 ; 5.272 ; 5.272 ; 5.382 ;
; address[2] ; 7_segment_floor[2] ; 5.249 ; 5.249 ; 5.249 ; 5.249 ;
; address[2] ; 7_segment_floor[3] ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; address[2] ; 7_segment_floor[4] ; 5.403 ; 5.293 ; 5.293 ; 5.403 ;
; address[2] ; 7_segment_floor[5] ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; address[2] ; 7_segment_floor[6] ; 5.304 ; 5.414 ; 5.414 ; 5.304 ;
; address[2] ; 7_segment_mod[0]   ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; address[2] ; 7_segment_mod[1]   ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; address[2] ; 7_segment_mod[2]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[2] ; 7_segment_mod[3]   ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; address[2] ; 7_segment_mod[4]   ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; address[2] ; 7_segment_mod[5]   ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; address[2] ; 7_segment_mod[6]   ; 5.563 ; 5.563 ; 5.563 ; 5.563 ;
; address[2] ; value[0]           ; 4.573 ; 4.495 ; 4.495 ; 4.573 ;
; address[2] ; value[1]           ; 4.516 ; 4.469 ; 4.469 ; 4.516 ;
; address[2] ; value[2]           ; 4.504 ; 4.368 ; 4.368 ; 4.504 ;
; address[2] ; value[3]           ; 5.284 ; 5.196 ; 5.196 ; 5.284 ;
; address[2] ; value[4]           ; 4.755 ; 4.728 ; 4.728 ; 4.755 ;
; address[2] ; value[5]           ; 4.838 ; 4.728 ; 4.728 ; 4.838 ;
; address[3] ; 7_segment_floor[0] ; 4.995 ; 4.995 ; 4.995 ; 4.995 ;
; address[3] ; 7_segment_floor[1] ; 4.986 ; 5.180 ; 5.180 ; 4.986 ;
; address[3] ; 7_segment_floor[2] ; 4.963 ; 4.963 ; 4.963 ; 4.963 ;
; address[3] ; 7_segment_floor[3] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; address[3] ; 7_segment_floor[4] ; 5.007 ; 5.128 ; 5.128 ; 5.007 ;
; address[3] ; 7_segment_floor[5] ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; address[3] ; 7_segment_floor[6] ; 5.219 ; 5.018 ; 5.018 ; 5.219 ;
; address[3] ; 7_segment_mod[0]   ; 5.268 ; 5.268 ; 5.268 ; 5.268 ;
; address[3] ; 7_segment_mod[1]   ; 5.077 ; 5.077 ; 5.077 ; 5.077 ;
; address[3] ; 7_segment_mod[2]   ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; address[3] ; 7_segment_mod[3]   ; 5.281 ; 5.281 ; 5.281 ; 5.281 ;
; address[3] ; 7_segment_mod[4]   ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; address[3] ; 7_segment_mod[5]   ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; address[3] ; 7_segment_mod[6]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[3] ; value[0]           ; 4.427 ; 4.659 ; 4.659 ; 4.427 ;
; address[3] ; value[1]           ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; address[3] ; value[2]           ; 4.155 ; 4.269 ; 4.269 ; 4.155 ;
; address[3] ; value[3]           ; 4.762 ; 4.888 ; 4.888 ; 4.762 ;
; address[3] ; value[4]           ; 4.635 ; 4.785 ; 4.785 ; 4.635 ;
; address[3] ; value[5]           ; 4.442 ; 4.785 ; 4.785 ; 4.442 ;
; address[4] ; 7_segment_floor[0] ; 5.204 ; 5.204 ; 5.204 ; 5.204 ;
; address[4] ; 7_segment_floor[1] ; 5.195 ; 5.272 ; 5.272 ; 5.195 ;
; address[4] ; 7_segment_floor[2] ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; address[4] ; 7_segment_floor[3] ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; address[4] ; 7_segment_floor[4] ; 5.216 ; 5.294 ; 5.294 ; 5.216 ;
; address[4] ; 7_segment_floor[5] ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; address[4] ; 7_segment_floor[6] ; 5.305 ; 5.227 ; 5.227 ; 5.305 ;
; address[4] ; 7_segment_mod[0]   ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; address[4] ; 7_segment_mod[1]   ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; address[4] ; 7_segment_mod[2]   ; 5.551 ; 5.551 ; 5.551 ; 5.551 ;
; address[4] ; 7_segment_mod[3]   ; 5.584 ; 5.584 ; 5.584 ; 5.584 ;
; address[4] ; 7_segment_mod[4]   ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; address[4] ; 7_segment_mod[5]   ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; address[4] ; 7_segment_mod[6]   ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; address[4] ; value[0]           ; 4.757 ; 4.911 ; 4.911 ; 4.757 ;
; address[4] ; value[1]           ; 4.765 ; 4.882 ; 4.882 ; 4.765 ;
; address[4] ; value[2]           ; 4.458 ; 4.570 ; 4.570 ; 4.458 ;
; address[4] ; value[3]           ; 5.076 ; 5.007 ; 5.007 ; 5.076 ;
; address[4] ; value[4]           ; 4.718 ; 4.547 ; 4.547 ; 4.718 ;
; address[4] ; value[5]           ; 4.651 ; 4.774 ; 4.774 ; 4.651 ;
; address[5] ; 7_segment_floor[0] ; 5.121 ; 5.121 ; 5.121 ; 5.121 ;
; address[5] ; 7_segment_floor[1] ; 5.240 ; 5.096 ; 5.096 ; 5.240 ;
; address[5] ; 7_segment_floor[2] ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; address[5] ; 7_segment_floor[3] ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; address[5] ; 7_segment_floor[4] ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; address[5] ; 7_segment_floor[5] ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; address[5] ; 7_segment_floor[6] ; 5.129 ; 5.272 ; 5.272 ; 5.129 ;
; address[5] ; 7_segment_mod[0]   ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; address[5] ; 7_segment_mod[1]   ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; address[5] ; 7_segment_mod[2]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; address[5] ; 7_segment_mod[3]   ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; address[5] ; 7_segment_mod[4]   ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; address[5] ; 7_segment_mod[5]   ; 5.562 ; 5.562 ; 5.562 ; 5.562 ;
; address[5] ; 7_segment_mod[6]   ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; address[5] ; value[0]           ; 4.940 ; 4.893 ; 4.893 ; 4.940 ;
; address[5] ; value[1]           ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; address[5] ; value[2]           ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; address[5] ; value[3]           ; 5.228 ; 5.228 ; 5.228 ; 5.228 ;
; address[5] ; value[4]           ; 4.860 ; 4.371 ; 4.371 ; 4.860 ;
; address[5] ; value[5]           ; 4.696 ; 4.696 ; 4.696 ; 4.696 ;
; mode_floor ; 7_segment_floor[0] ; 3.495 ; 3.495 ; 3.495 ; 3.495 ;
; mode_floor ; 7_segment_floor[1] ; 3.493 ;       ;       ; 3.493 ;
; mode_floor ; 7_segment_floor[2] ; 3.466 ; 3.466 ; 3.466 ; 3.466 ;
; mode_floor ; 7_segment_floor[3] ; 3.530 ; 3.530 ; 3.530 ; 3.530 ;
; mode_floor ; 7_segment_floor[4] ; 3.494 ; 3.494 ; 3.494 ; 3.494 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.520 ; 3.520 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.504 ; 3.504 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.500 ; 3.570 ; 3.570 ; 3.500 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.733 ; 3.733 ; 3.733 ; 3.733 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.813 ; 3.813 ; 3.813 ; 3.813 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.462 ; 3.754 ; 3.754 ; 3.462 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
+------------+--------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                  ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+-----------+---------+---------------------+
; Worst-case Slack     ; -5.442    ; 0.215 ; -4.841    ; 2.334   ; -2.064              ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 97.531              ;
;  clock               ; -5.442    ; 0.215 ; -4.841    ; 2.334   ; -2.064              ;
; Design-wide TNS      ; -2137.57  ; 0.0   ; -1536.663 ; 0.0     ; -1011.213           ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  clock               ; -2137.570 ; 0.000 ; -1536.663 ; 0.000   ; -1011.213           ;
+----------------------+-----------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; address[*]  ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  address[0] ; clock      ; 5.548 ; 5.548 ; Rise       ; clock           ;
;  address[1] ; clock      ; 5.306 ; 5.306 ; Rise       ; clock           ;
;  address[2] ; clock      ; 4.984 ; 4.984 ; Rise       ; clock           ;
;  address[3] ; clock      ; 4.772 ; 4.772 ; Rise       ; clock           ;
;  address[4] ; clock      ; 4.572 ; 4.572 ; Rise       ; clock           ;
;  address[5] ; clock      ; 4.236 ; 4.236 ; Rise       ; clock           ;
; enable      ; clock      ; 5.172 ; 5.172 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 4.201 ; 4.201 ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 4.802 ; 4.802 ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.882 ; 0.882 ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.503 ; 0.503 ; Rise       ; clock           ;
; reset       ; clock      ; 5.131 ; 5.131 ; Rise       ; clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; address[*]  ; clock      ; 0.546  ; 0.546  ; Rise       ; clock           ;
;  address[0] ; clock      ; 0.463  ; 0.463  ; Rise       ; clock           ;
;  address[1] ; clock      ; 0.545  ; 0.545  ; Rise       ; clock           ;
;  address[2] ; clock      ; 0.404  ; 0.404  ; Rise       ; clock           ;
;  address[3] ; clock      ; 0.511  ; 0.511  ; Rise       ; clock           ;
;  address[4] ; clock      ; 0.546  ; 0.546  ; Rise       ; clock           ;
;  address[5] ; clock      ; 0.349  ; 0.349  ; Rise       ; clock           ;
; enable      ; clock      ; -1.916 ; -1.916 ; Rise       ; clock           ;
; mode[*]     ; clock      ; 0.469  ; 0.469  ; Rise       ; clock           ;
;  mode[0]    ; clock      ; 0.270  ; 0.270  ; Rise       ; clock           ;
;  mode[1]    ; clock      ; 0.469  ; 0.469  ; Rise       ; clock           ;
; mode_floor  ; clock      ; 0.656  ; 0.656  ; Rise       ; clock           ;
; mode_mod    ; clock      ; 0.376  ; 0.376  ; Rise       ; clock           ;
; reset       ; clock      ; -2.003 ; -2.003 ; Rise       ; clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+---------------------+------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+------------+--------+--------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 19.574 ; 19.574 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 19.486 ; 19.486 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 19.471 ; 19.471 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 19.458 ; 19.458 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 19.574 ; 19.574 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 19.504 ; 19.504 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 19.515 ; 19.515 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 19.505 ; 19.505 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 23.667 ; 23.667 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 23.019 ; 23.019 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 22.989 ; 22.989 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 23.041 ; 23.041 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 23.619 ; 23.619 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 23.667 ; 23.667 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 23.452 ; 23.452 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 23.378 ; 23.378 ; Rise       ; clock           ;
; empty               ; clock      ; 9.175  ; 9.175  ; Rise       ; clock           ;
; full                ; clock      ; 9.288  ; 9.288  ; Rise       ; clock           ;
; num[*]              ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
;  num[0]             ; clock      ; 7.864  ; 7.864  ; Rise       ; clock           ;
;  num[1]             ; clock      ; 7.583  ; 7.583  ; Rise       ; clock           ;
;  num[2]             ; clock      ; 8.145  ; 8.145  ; Rise       ; clock           ;
;  num[3]             ; clock      ; 7.293  ; 7.293  ; Rise       ; clock           ;
;  num[4]             ; clock      ; 7.819  ; 7.819  ; Rise       ; clock           ;
;  num[5]             ; clock      ; 7.562  ; 7.562  ; Rise       ; clock           ;
; value[*]            ; clock      ; 13.983 ; 13.983 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 12.998 ; 12.998 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 13.082 ; 13.082 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 12.487 ; 12.487 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 13.983 ; 13.983 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 13.306 ; 13.306 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 13.582 ; 13.582 ; Rise       ; clock           ;
+---------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                   ;
+---------------------+------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+------------+-------+-------+------------+-----------------+
; 7_segment_floor[*]  ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  7_segment_floor[0] ; clock      ; 6.219 ; 6.219 ; Rise       ; clock           ;
;  7_segment_floor[1] ; clock      ; 6.202 ; 6.202 ; Rise       ; clock           ;
;  7_segment_floor[2] ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  7_segment_floor[3] ; clock      ; 6.263 ; 6.263 ; Rise       ; clock           ;
;  7_segment_floor[4] ; clock      ; 6.230 ; 6.230 ; Rise       ; clock           ;
;  7_segment_floor[5] ; clock      ; 6.245 ; 6.245 ; Rise       ; clock           ;
;  7_segment_floor[6] ; clock      ; 6.241 ; 6.241 ; Rise       ; clock           ;
; 7_segment_mod[*]    ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  7_segment_mod[0]   ; clock      ; 6.289 ; 6.289 ; Rise       ; clock           ;
;  7_segment_mod[1]   ; clock      ; 6.225 ; 6.225 ; Rise       ; clock           ;
;  7_segment_mod[2]   ; clock      ; 6.269 ; 6.269 ; Rise       ; clock           ;
;  7_segment_mod[3]   ; clock      ; 6.302 ; 6.302 ; Rise       ; clock           ;
;  7_segment_mod[4]   ; clock      ; 6.315 ; 6.315 ; Rise       ; clock           ;
;  7_segment_mod[5]   ; clock      ; 6.381 ; 6.381 ; Rise       ; clock           ;
;  7_segment_mod[6]   ; clock      ; 6.463 ; 6.463 ; Rise       ; clock           ;
; empty               ; clock      ; 4.295 ; 4.295 ; Rise       ; clock           ;
; full                ; clock      ; 4.329 ; 4.329 ; Rise       ; clock           ;
; num[*]              ; clock      ; 3.942 ; 3.942 ; Rise       ; clock           ;
;  num[0]             ; clock      ; 4.148 ; 4.148 ; Rise       ; clock           ;
;  num[1]             ; clock      ; 4.050 ; 4.050 ; Rise       ; clock           ;
;  num[2]             ; clock      ; 4.260 ; 4.260 ; Rise       ; clock           ;
;  num[3]             ; clock      ; 3.942 ; 3.942 ; Rise       ; clock           ;
;  num[4]             ; clock      ; 4.118 ; 4.118 ; Rise       ; clock           ;
;  num[5]             ; clock      ; 4.025 ; 4.025 ; Rise       ; clock           ;
; value[*]            ; clock      ; 5.176 ; 5.176 ; Rise       ; clock           ;
;  value[0]           ; clock      ; 5.575 ; 5.575 ; Rise       ; clock           ;
;  value[1]           ; clock      ; 5.499 ; 5.499 ; Rise       ; clock           ;
;  value[2]           ; clock      ; 5.176 ; 5.176 ; Rise       ; clock           ;
;  value[3]           ; clock      ; 5.976 ; 5.976 ; Rise       ; clock           ;
;  value[4]           ; clock      ; 5.636 ; 5.636 ; Rise       ; clock           ;
;  value[5]           ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
+---------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------+
; Progagation Delay                                                   ;
+------------+--------------------+--------+--------+--------+--------+
; Input Port ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------------+--------+--------+--------+--------+
; address[0] ; 7_segment_floor[0] ; 19.588 ; 19.588 ; 19.588 ; 19.588 ;
; address[0] ; 7_segment_floor[1] ; 19.573 ; 19.573 ; 19.573 ; 19.573 ;
; address[0] ; 7_segment_floor[2] ; 19.560 ; 19.560 ; 19.560 ; 19.560 ;
; address[0] ; 7_segment_floor[3] ; 19.676 ; 19.676 ; 19.676 ; 19.676 ;
; address[0] ; 7_segment_floor[4] ; 19.606 ; 19.606 ; 19.606 ; 19.606 ;
; address[0] ; 7_segment_floor[5] ; 19.617 ; 19.617 ; 19.617 ; 19.617 ;
; address[0] ; 7_segment_floor[6] ; 19.607 ; 19.607 ; 19.607 ; 19.607 ;
; address[0] ; 7_segment_mod[0]   ; 23.121 ; 23.121 ; 23.121 ; 23.121 ;
; address[0] ; 7_segment_mod[1]   ; 23.091 ; 23.091 ; 23.091 ; 23.091 ;
; address[0] ; 7_segment_mod[2]   ; 23.143 ; 23.143 ; 23.143 ; 23.143 ;
; address[0] ; 7_segment_mod[3]   ; 23.721 ; 23.721 ; 23.721 ; 23.721 ;
; address[0] ; 7_segment_mod[4]   ; 23.769 ; 23.769 ; 23.769 ; 23.769 ;
; address[0] ; 7_segment_mod[5]   ; 23.554 ; 23.554 ; 23.554 ; 23.554 ;
; address[0] ; 7_segment_mod[6]   ; 23.480 ; 23.480 ; 23.480 ; 23.480 ;
; address[0] ; value[0]           ; 12.917 ; 12.917 ; 12.917 ; 12.917 ;
; address[0] ; value[1]           ; 13.571 ; 13.571 ; 13.571 ; 13.571 ;
; address[0] ; value[2]           ; 12.701 ; 12.701 ; 12.701 ; 12.701 ;
; address[0] ; value[3]           ; 13.939 ; 13.939 ; 13.939 ; 13.939 ;
; address[0] ; value[4]           ; 13.780 ; 13.780 ; 13.780 ; 13.780 ;
; address[0] ; value[5]           ; 13.410 ; 13.410 ; 13.410 ; 13.410 ;
; address[1] ; 7_segment_floor[0] ; 19.580 ; 19.580 ; 19.580 ; 19.580 ;
; address[1] ; 7_segment_floor[1] ; 19.565 ; 19.565 ; 19.565 ; 19.565 ;
; address[1] ; 7_segment_floor[2] ; 19.552 ; 19.552 ; 19.552 ; 19.552 ;
; address[1] ; 7_segment_floor[3] ; 19.668 ; 19.668 ; 19.668 ; 19.668 ;
; address[1] ; 7_segment_floor[4] ; 19.598 ; 19.598 ; 19.598 ; 19.598 ;
; address[1] ; 7_segment_floor[5] ; 19.609 ; 19.609 ; 19.609 ; 19.609 ;
; address[1] ; 7_segment_floor[6] ; 19.599 ; 19.599 ; 19.599 ; 19.599 ;
; address[1] ; 7_segment_mod[0]   ; 23.113 ; 23.113 ; 23.113 ; 23.113 ;
; address[1] ; 7_segment_mod[1]   ; 23.083 ; 23.083 ; 23.083 ; 23.083 ;
; address[1] ; 7_segment_mod[2]   ; 23.135 ; 23.135 ; 23.135 ; 23.135 ;
; address[1] ; 7_segment_mod[3]   ; 23.713 ; 23.713 ; 23.713 ; 23.713 ;
; address[1] ; 7_segment_mod[4]   ; 23.761 ; 23.761 ; 23.761 ; 23.761 ;
; address[1] ; 7_segment_mod[5]   ; 23.546 ; 23.546 ; 23.546 ; 23.546 ;
; address[1] ; 7_segment_mod[6]   ; 23.472 ; 23.472 ; 23.472 ; 23.472 ;
; address[1] ; value[0]           ; 13.124 ; 13.124 ; 13.124 ; 13.124 ;
; address[1] ; value[1]           ; 13.076 ; 13.076 ; 13.076 ; 13.076 ;
; address[1] ; value[2]           ; 12.159 ; 12.159 ; 12.159 ; 12.159 ;
; address[1] ; value[3]           ; 14.077 ; 14.077 ; 14.077 ; 14.077 ;
; address[1] ; value[4]           ; 12.662 ; 12.662 ; 12.662 ; 12.662 ;
; address[1] ; value[5]           ; 13.534 ; 13.534 ; 13.534 ; 13.534 ;
; address[2] ; 7_segment_floor[0] ; 18.983 ; 18.983 ; 18.983 ; 18.983 ;
; address[2] ; 7_segment_floor[1] ; 18.968 ; 18.968 ; 18.968 ; 18.968 ;
; address[2] ; 7_segment_floor[2] ; 18.955 ; 18.955 ; 18.955 ; 18.955 ;
; address[2] ; 7_segment_floor[3] ; 19.071 ; 19.071 ; 19.071 ; 19.071 ;
; address[2] ; 7_segment_floor[4] ; 19.001 ; 19.001 ; 19.001 ; 19.001 ;
; address[2] ; 7_segment_floor[5] ; 19.012 ; 19.012 ; 19.012 ; 19.012 ;
; address[2] ; 7_segment_floor[6] ; 19.002 ; 19.002 ; 19.002 ; 19.002 ;
; address[2] ; 7_segment_mod[0]   ; 22.516 ; 22.516 ; 22.516 ; 22.516 ;
; address[2] ; 7_segment_mod[1]   ; 22.486 ; 22.486 ; 22.486 ; 22.486 ;
; address[2] ; 7_segment_mod[2]   ; 22.538 ; 22.538 ; 22.538 ; 22.538 ;
; address[2] ; 7_segment_mod[3]   ; 23.116 ; 23.116 ; 23.116 ; 23.116 ;
; address[2] ; 7_segment_mod[4]   ; 23.164 ; 23.164 ; 23.164 ; 23.164 ;
; address[2] ; 7_segment_mod[5]   ; 22.949 ; 22.949 ; 22.949 ; 22.949 ;
; address[2] ; 7_segment_mod[6]   ; 22.875 ; 22.875 ; 22.875 ; 22.875 ;
; address[2] ; value[0]           ; 12.802 ; 12.802 ; 12.802 ; 12.802 ;
; address[2] ; value[1]           ; 12.712 ; 12.712 ; 12.712 ; 12.712 ;
; address[2] ; value[2]           ; 11.795 ; 11.591 ; 11.591 ; 11.795 ;
; address[2] ; value[3]           ; 13.480 ; 13.480 ; 13.480 ; 13.480 ;
; address[2] ; value[4]           ; 13.233 ; 13.233 ; 13.233 ; 13.233 ;
; address[2] ; value[5]           ; 12.788 ; 12.283 ; 12.283 ; 12.788 ;
; address[3] ; 7_segment_floor[0] ; 18.689 ; 18.689 ; 18.689 ; 18.689 ;
; address[3] ; 7_segment_floor[1] ; 18.674 ; 18.674 ; 18.674 ; 18.674 ;
; address[3] ; 7_segment_floor[2] ; 18.661 ; 18.661 ; 18.661 ; 18.661 ;
; address[3] ; 7_segment_floor[3] ; 18.777 ; 18.777 ; 18.777 ; 18.777 ;
; address[3] ; 7_segment_floor[4] ; 18.707 ; 18.707 ; 18.707 ; 18.707 ;
; address[3] ; 7_segment_floor[5] ; 18.718 ; 18.718 ; 18.718 ; 18.718 ;
; address[3] ; 7_segment_floor[6] ; 18.708 ; 18.708 ; 18.708 ; 18.708 ;
; address[3] ; 7_segment_mod[0]   ; 22.222 ; 22.222 ; 22.222 ; 22.222 ;
; address[3] ; 7_segment_mod[1]   ; 22.192 ; 22.192 ; 22.192 ; 22.192 ;
; address[3] ; 7_segment_mod[2]   ; 22.244 ; 22.244 ; 22.244 ; 22.244 ;
; address[3] ; 7_segment_mod[3]   ; 22.822 ; 22.822 ; 22.822 ; 22.822 ;
; address[3] ; 7_segment_mod[4]   ; 22.870 ; 22.870 ; 22.870 ; 22.870 ;
; address[3] ; 7_segment_mod[5]   ; 22.655 ; 22.655 ; 22.655 ; 22.655 ;
; address[3] ; 7_segment_mod[6]   ; 22.581 ; 22.581 ; 22.581 ; 22.581 ;
; address[3] ; value[0]           ; 12.155 ; 12.155 ; 12.155 ; 12.155 ;
; address[3] ; value[1]           ; 12.065 ; 12.065 ; 12.065 ; 12.065 ;
; address[3] ; value[2]           ; 11.751 ; 11.751 ; 11.751 ; 11.751 ;
; address[3] ; value[3]           ; 13.186 ; 13.186 ; 13.186 ; 13.186 ;
; address[3] ; value[4]           ; 13.209 ; 13.209 ; 13.209 ; 13.209 ;
; address[3] ; value[5]           ; 12.295 ; 12.295 ; 12.295 ; 12.295 ;
; address[4] ; 7_segment_floor[0] ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; address[4] ; 7_segment_floor[1] ; 18.007 ; 18.636 ; 18.636 ; 18.007 ;
; address[4] ; 7_segment_floor[2] ; 18.623 ; 18.623 ; 18.623 ; 18.623 ;
; address[4] ; 7_segment_floor[3] ; 18.739 ; 18.739 ; 18.739 ; 18.739 ;
; address[4] ; 7_segment_floor[4] ; 18.669 ; 18.669 ; 18.669 ; 18.669 ;
; address[4] ; 7_segment_floor[5] ; 18.680 ; 18.680 ; 18.680 ; 18.680 ;
; address[4] ; 7_segment_floor[6] ; 18.670 ; 18.041 ; 18.041 ; 18.670 ;
; address[4] ; 7_segment_mod[0]   ; 22.184 ; 22.184 ; 22.184 ; 22.184 ;
; address[4] ; 7_segment_mod[1]   ; 22.154 ; 22.154 ; 22.154 ; 22.154 ;
; address[4] ; 7_segment_mod[2]   ; 22.206 ; 22.206 ; 22.206 ; 22.206 ;
; address[4] ; 7_segment_mod[3]   ; 22.784 ; 22.784 ; 22.784 ; 22.784 ;
; address[4] ; 7_segment_mod[4]   ; 22.832 ; 22.832 ; 22.832 ; 22.832 ;
; address[4] ; 7_segment_mod[5]   ; 22.617 ; 22.617 ; 22.617 ; 22.617 ;
; address[4] ; 7_segment_mod[6]   ; 22.543 ; 22.543 ; 22.543 ; 22.543 ;
; address[4] ; value[0]           ; 11.229 ; 11.606 ; 11.606 ; 11.229 ;
; address[4] ; value[1]           ; 11.592 ; 11.843 ; 11.843 ; 11.592 ;
; address[4] ; value[2]           ; 10.571 ; 11.936 ; 11.936 ; 10.571 ;
; address[4] ; value[3]           ; 12.519 ; 13.148 ; 13.148 ; 12.519 ;
; address[4] ; value[4]           ; 12.079 ; 12.079 ; 12.079 ; 12.079 ;
; address[4] ; value[5]           ; 10.812 ; 12.629 ; 12.629 ; 10.812 ;
; address[5] ; 7_segment_floor[0] ; 18.153 ; 18.153 ; 18.153 ; 18.153 ;
; address[5] ; 7_segment_floor[1] ; 18.138 ; 18.138 ; 18.138 ; 18.138 ;
; address[5] ; 7_segment_floor[2] ; 18.125 ; 18.125 ; 18.125 ; 18.125 ;
; address[5] ; 7_segment_floor[3] ; 18.241 ; 18.241 ; 18.241 ; 18.241 ;
; address[5] ; 7_segment_floor[4] ; 18.171 ; 18.171 ; 18.171 ; 18.171 ;
; address[5] ; 7_segment_floor[5] ; 18.182 ; 18.182 ; 18.182 ; 18.182 ;
; address[5] ; 7_segment_floor[6] ; 18.172 ; 18.172 ; 18.172 ; 18.172 ;
; address[5] ; 7_segment_mod[0]   ; 21.686 ; 21.686 ; 21.686 ; 21.686 ;
; address[5] ; 7_segment_mod[1]   ; 21.656 ; 21.656 ; 21.656 ; 21.656 ;
; address[5] ; 7_segment_mod[2]   ; 21.708 ; 21.708 ; 21.708 ; 21.708 ;
; address[5] ; 7_segment_mod[3]   ; 22.286 ; 22.286 ; 22.286 ; 22.286 ;
; address[5] ; 7_segment_mod[4]   ; 22.334 ; 22.334 ; 22.334 ; 22.334 ;
; address[5] ; 7_segment_mod[5]   ; 22.119 ; 22.119 ; 22.119 ; 22.119 ;
; address[5] ; 7_segment_mod[6]   ; 22.045 ; 22.045 ; 22.045 ; 22.045 ;
; address[5] ; value[0]           ; 11.450 ; 11.450 ; 11.450 ; 11.450 ;
; address[5] ; value[1]           ; 11.347 ; 11.347 ; 11.347 ; 11.347 ;
; address[5] ; value[2]           ; 11.215 ; 11.381 ; 11.381 ; 11.215 ;
; address[5] ; value[3]           ; 12.650 ; 12.650 ; 12.650 ; 12.650 ;
; address[5] ; value[4]           ; 12.673 ; 12.673 ; 12.673 ; 12.673 ;
; address[5] ; value[5]           ; 10.650 ; 12.074 ; 12.074 ; 10.650 ;
; mode_floor ; 7_segment_floor[0] ; 7.535  ; 7.535  ; 7.535  ; 7.535  ;
; mode_floor ; 7_segment_floor[1] ; 7.515  ;        ;        ; 7.515  ;
; mode_floor ; 7_segment_floor[2] ; 7.508  ; 7.508  ; 7.508  ; 7.508  ;
; mode_floor ; 7_segment_floor[3] ; 7.620  ; 7.620  ; 7.620  ; 7.620  ;
; mode_floor ; 7_segment_floor[4] ; 7.547  ; 7.547  ; 7.547  ; 7.547  ;
; mode_floor ; 7_segment_floor[5] ;        ; 7.567  ; 7.567  ;        ;
; mode_floor ; 7_segment_floor[6] ;        ; 7.547  ; 7.547  ;        ;
; mode_mod   ; 7_segment_mod[0]   ; 7.850  ; 7.850  ; 7.850  ; 7.850  ;
; mode_mod   ; 7_segment_mod[1]   ; 7.876  ; 7.876  ; 7.876  ; 7.876  ;
; mode_mod   ; 7_segment_mod[2]   ; 7.871  ; 7.871  ; 7.871  ; 7.871  ;
; mode_mod   ; 7_segment_mod[3]   ; 8.452  ; 8.452  ; 8.452  ; 8.452  ;
; mode_mod   ; 7_segment_mod[4]   ; 8.496  ; 8.496  ; 8.496  ; 8.496  ;
; mode_mod   ; 7_segment_mod[5]   ; 8.282  ; 8.282  ; 8.282  ; 8.282  ;
; mode_mod   ; 7_segment_mod[6]   ; 8.242  ; 8.242  ; 8.242  ; 8.242  ;
+------------+--------------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Progagation Delay                                       ;
+------------+--------------------+-------+-------+-------+-------+
; Input Port ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------------+-------+-------+-------+-------+
; address[0] ; 7_segment_floor[0] ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; address[0] ; 7_segment_floor[1] ; 5.331 ; 5.331 ; 5.331 ; 5.331 ;
; address[0] ; 7_segment_floor[2] ; 5.323 ; 5.323 ; 5.323 ; 5.323 ;
; address[0] ; 7_segment_floor[3] ; 5.392 ; 5.392 ; 5.392 ; 5.392 ;
; address[0] ; 7_segment_floor[4] ; 5.359 ; 5.359 ; 5.359 ; 5.359 ;
; address[0] ; 7_segment_floor[5] ; 5.377 ; 5.377 ; 5.377 ; 5.377 ;
; address[0] ; 7_segment_floor[6] ; 5.370 ; 5.370 ; 5.370 ; 5.370 ;
; address[0] ; 7_segment_mod[0]   ; 5.418 ; 5.418 ; 5.418 ; 5.418 ;
; address[0] ; 7_segment_mod[1]   ; 5.427 ; 5.427 ; 5.427 ; 5.427 ;
; address[0] ; 7_segment_mod[2]   ; 5.398 ; 5.398 ; 5.398 ; 5.398 ;
; address[0] ; 7_segment_mod[3]   ; 5.431 ; 5.431 ; 5.431 ; 5.431 ;
; address[0] ; 7_segment_mod[4]   ; 5.444 ; 5.444 ; 5.444 ; 5.444 ;
; address[0] ; 7_segment_mod[5]   ; 5.510 ; 5.510 ; 5.510 ; 5.510 ;
; address[0] ; 7_segment_mod[6]   ; 5.592 ; 5.592 ; 5.592 ; 5.592 ;
; address[0] ; value[0]           ; 4.803 ; 4.777 ; 4.777 ; 4.803 ;
; address[0] ; value[1]           ; 4.921 ; 4.997 ; 4.997 ; 4.921 ;
; address[0] ; value[2]           ; 4.305 ; 4.305 ; 4.305 ; 4.305 ;
; address[0] ; value[3]           ; 5.252 ; 5.252 ; 5.252 ; 5.252 ;
; address[0] ; value[4]           ; 4.763 ; 4.763 ; 4.763 ; 4.763 ;
; address[0] ; value[5]           ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; address[1] ; 7_segment_floor[0] ; 5.259 ; 5.259 ; 5.259 ; 5.259 ;
; address[1] ; 7_segment_floor[1] ; 5.237 ; 5.264 ; 5.264 ; 5.237 ;
; address[1] ; 7_segment_floor[2] ; 5.229 ; 5.229 ; 5.229 ; 5.229 ;
; address[1] ; 7_segment_floor[3] ; 5.298 ; 5.298 ; 5.298 ; 5.298 ;
; address[1] ; 7_segment_floor[4] ; 5.265 ; 5.265 ; 5.265 ; 5.265 ;
; address[1] ; 7_segment_floor[5] ; 5.283 ; 5.283 ; 5.283 ; 5.283 ;
; address[1] ; 7_segment_floor[6] ; 5.297 ; 5.276 ; 5.276 ; 5.297 ;
; address[1] ; 7_segment_mod[0]   ; 5.427 ; 5.427 ; 5.427 ; 5.427 ;
; address[1] ; 7_segment_mod[1]   ; 5.425 ; 5.425 ; 5.425 ; 5.425 ;
; address[1] ; 7_segment_mod[2]   ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; address[1] ; 7_segment_mod[3]   ; 5.440 ; 5.440 ; 5.440 ; 5.440 ;
; address[1] ; 7_segment_mod[4]   ; 5.453 ; 5.453 ; 5.453 ; 5.453 ;
; address[1] ; 7_segment_mod[5]   ; 5.519 ; 5.519 ; 5.519 ; 5.519 ;
; address[1] ; 7_segment_mod[6]   ; 5.601 ; 5.601 ; 5.601 ; 5.601 ;
; address[1] ; value[0]           ; 4.850 ; 4.850 ; 4.850 ; 4.850 ;
; address[1] ; value[1]           ; 4.656 ; 4.656 ; 4.656 ; 4.656 ;
; address[1] ; value[2]           ; 4.314 ; 4.322 ; 4.322 ; 4.314 ;
; address[1] ; value[3]           ; 5.353 ; 5.353 ; 5.353 ; 5.353 ;
; address[1] ; value[4]           ; 4.539 ; 4.539 ; 4.539 ; 4.539 ;
; address[1] ; value[5]           ; 5.035 ; 5.035 ; 5.035 ; 5.035 ;
; address[2] ; 7_segment_floor[0] ; 5.281 ; 5.281 ; 5.281 ; 5.281 ;
; address[2] ; 7_segment_floor[1] ; 5.382 ; 5.272 ; 5.272 ; 5.382 ;
; address[2] ; 7_segment_floor[2] ; 5.249 ; 5.249 ; 5.249 ; 5.249 ;
; address[2] ; 7_segment_floor[3] ; 5.325 ; 5.325 ; 5.325 ; 5.325 ;
; address[2] ; 7_segment_floor[4] ; 5.403 ; 5.293 ; 5.293 ; 5.403 ;
; address[2] ; 7_segment_floor[5] ; 5.307 ; 5.307 ; 5.307 ; 5.307 ;
; address[2] ; 7_segment_floor[6] ; 5.304 ; 5.414 ; 5.414 ; 5.304 ;
; address[2] ; 7_segment_mod[0]   ; 5.378 ; 5.378 ; 5.378 ; 5.378 ;
; address[2] ; 7_segment_mod[1]   ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; address[2] ; 7_segment_mod[2]   ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; address[2] ; 7_segment_mod[3]   ; 5.494 ; 5.494 ; 5.494 ; 5.494 ;
; address[2] ; 7_segment_mod[4]   ; 5.507 ; 5.507 ; 5.507 ; 5.507 ;
; address[2] ; 7_segment_mod[5]   ; 5.420 ; 5.420 ; 5.420 ; 5.420 ;
; address[2] ; 7_segment_mod[6]   ; 5.563 ; 5.563 ; 5.563 ; 5.563 ;
; address[2] ; value[0]           ; 4.573 ; 4.495 ; 4.495 ; 4.573 ;
; address[2] ; value[1]           ; 4.516 ; 4.469 ; 4.469 ; 4.516 ;
; address[2] ; value[2]           ; 4.504 ; 4.368 ; 4.368 ; 4.504 ;
; address[2] ; value[3]           ; 5.284 ; 5.196 ; 5.196 ; 5.284 ;
; address[2] ; value[4]           ; 4.755 ; 4.728 ; 4.728 ; 4.755 ;
; address[2] ; value[5]           ; 4.838 ; 4.728 ; 4.728 ; 4.838 ;
; address[3] ; 7_segment_floor[0] ; 4.995 ; 4.995 ; 4.995 ; 4.995 ;
; address[3] ; 7_segment_floor[1] ; 4.986 ; 5.180 ; 5.180 ; 4.986 ;
; address[3] ; 7_segment_floor[2] ; 4.963 ; 4.963 ; 4.963 ; 4.963 ;
; address[3] ; 7_segment_floor[3] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; address[3] ; 7_segment_floor[4] ; 5.007 ; 5.128 ; 5.128 ; 5.007 ;
; address[3] ; 7_segment_floor[5] ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; address[3] ; 7_segment_floor[6] ; 5.219 ; 5.018 ; 5.018 ; 5.219 ;
; address[3] ; 7_segment_mod[0]   ; 5.268 ; 5.268 ; 5.268 ; 5.268 ;
; address[3] ; 7_segment_mod[1]   ; 5.077 ; 5.077 ; 5.077 ; 5.077 ;
; address[3] ; 7_segment_mod[2]   ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; address[3] ; 7_segment_mod[3]   ; 5.281 ; 5.281 ; 5.281 ; 5.281 ;
; address[3] ; 7_segment_mod[4]   ; 5.294 ; 5.294 ; 5.294 ; 5.294 ;
; address[3] ; 7_segment_mod[5]   ; 5.352 ; 5.352 ; 5.352 ; 5.352 ;
; address[3] ; 7_segment_mod[6]   ; 5.442 ; 5.442 ; 5.442 ; 5.442 ;
; address[3] ; value[0]           ; 4.427 ; 4.659 ; 4.659 ; 4.427 ;
; address[3] ; value[1]           ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; address[3] ; value[2]           ; 4.155 ; 4.269 ; 4.269 ; 4.155 ;
; address[3] ; value[3]           ; 4.762 ; 4.888 ; 4.888 ; 4.762 ;
; address[3] ; value[4]           ; 4.635 ; 4.785 ; 4.785 ; 4.635 ;
; address[3] ; value[5]           ; 4.442 ; 4.785 ; 4.785 ; 4.442 ;
; address[4] ; 7_segment_floor[0] ; 5.204 ; 5.204 ; 5.204 ; 5.204 ;
; address[4] ; 7_segment_floor[1] ; 5.195 ; 5.272 ; 5.272 ; 5.195 ;
; address[4] ; 7_segment_floor[2] ; 5.172 ; 5.172 ; 5.172 ; 5.172 ;
; address[4] ; 7_segment_floor[3] ; 5.248 ; 5.248 ; 5.248 ; 5.248 ;
; address[4] ; 7_segment_floor[4] ; 5.216 ; 5.294 ; 5.294 ; 5.216 ;
; address[4] ; 7_segment_floor[5] ; 5.230 ; 5.230 ; 5.230 ; 5.230 ;
; address[4] ; 7_segment_floor[6] ; 5.305 ; 5.227 ; 5.227 ; 5.305 ;
; address[4] ; 7_segment_mod[0]   ; 5.571 ; 5.571 ; 5.571 ; 5.571 ;
; address[4] ; 7_segment_mod[1]   ; 5.407 ; 5.407 ; 5.407 ; 5.407 ;
; address[4] ; 7_segment_mod[2]   ; 5.551 ; 5.551 ; 5.551 ; 5.551 ;
; address[4] ; 7_segment_mod[3]   ; 5.584 ; 5.584 ; 5.584 ; 5.584 ;
; address[4] ; 7_segment_mod[4]   ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; address[4] ; 7_segment_mod[5]   ; 5.663 ; 5.663 ; 5.663 ; 5.663 ;
; address[4] ; 7_segment_mod[6]   ; 5.745 ; 5.745 ; 5.745 ; 5.745 ;
; address[4] ; value[0]           ; 4.757 ; 4.911 ; 4.911 ; 4.757 ;
; address[4] ; value[1]           ; 4.765 ; 4.882 ; 4.882 ; 4.765 ;
; address[4] ; value[2]           ; 4.458 ; 4.570 ; 4.570 ; 4.458 ;
; address[4] ; value[3]           ; 5.076 ; 5.007 ; 5.007 ; 5.076 ;
; address[4] ; value[4]           ; 4.718 ; 4.547 ; 4.547 ; 4.718 ;
; address[4] ; value[5]           ; 4.651 ; 4.774 ; 4.774 ; 4.651 ;
; address[5] ; 7_segment_floor[0] ; 5.121 ; 5.121 ; 5.121 ; 5.121 ;
; address[5] ; 7_segment_floor[1] ; 5.240 ; 5.096 ; 5.096 ; 5.240 ;
; address[5] ; 7_segment_floor[2] ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; address[5] ; 7_segment_floor[3] ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; address[5] ; 7_segment_floor[4] ; 5.118 ; 5.118 ; 5.118 ; 5.118 ;
; address[5] ; 7_segment_floor[5] ; 5.145 ; 5.145 ; 5.145 ; 5.145 ;
; address[5] ; 7_segment_floor[6] ; 5.129 ; 5.272 ; 5.272 ; 5.129 ;
; address[5] ; 7_segment_mod[0]   ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; address[5] ; 7_segment_mod[1]   ; 5.287 ; 5.287 ; 5.287 ; 5.287 ;
; address[5] ; 7_segment_mod[2]   ; 5.544 ; 5.544 ; 5.544 ; 5.544 ;
; address[5] ; 7_segment_mod[3]   ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; address[5] ; 7_segment_mod[4]   ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; address[5] ; 7_segment_mod[5]   ; 5.562 ; 5.562 ; 5.562 ; 5.562 ;
; address[5] ; 7_segment_mod[6]   ; 5.690 ; 5.690 ; 5.690 ; 5.690 ;
; address[5] ; value[0]           ; 4.940 ; 4.893 ; 4.893 ; 4.940 ;
; address[5] ; value[1]           ; 4.706 ; 4.706 ; 4.706 ; 4.706 ;
; address[5] ; value[2]           ; 4.523 ; 4.523 ; 4.523 ; 4.523 ;
; address[5] ; value[3]           ; 5.228 ; 5.228 ; 5.228 ; 5.228 ;
; address[5] ; value[4]           ; 4.860 ; 4.371 ; 4.371 ; 4.860 ;
; address[5] ; value[5]           ; 4.696 ; 4.696 ; 4.696 ; 4.696 ;
; mode_floor ; 7_segment_floor[0] ; 3.495 ; 3.495 ; 3.495 ; 3.495 ;
; mode_floor ; 7_segment_floor[1] ; 3.493 ;       ;       ; 3.493 ;
; mode_floor ; 7_segment_floor[2] ; 3.466 ; 3.466 ; 3.466 ; 3.466 ;
; mode_floor ; 7_segment_floor[3] ; 3.530 ; 3.530 ; 3.530 ; 3.530 ;
; mode_floor ; 7_segment_floor[4] ; 3.494 ; 3.494 ; 3.494 ; 3.494 ;
; mode_floor ; 7_segment_floor[5] ;       ; 3.520 ; 3.520 ;       ;
; mode_floor ; 7_segment_floor[6] ;       ; 3.504 ; 3.504 ;       ;
; mode_mod   ; 7_segment_mod[0]   ; 3.500 ; 3.570 ; 3.570 ; 3.500 ;
; mode_mod   ; 7_segment_mod[1]   ; 3.607 ; 3.607 ; 3.607 ; 3.607 ;
; mode_mod   ; 7_segment_mod[2]   ; 3.600 ; 3.600 ; 3.600 ; 3.600 ;
; mode_mod   ; 7_segment_mod[3]   ; 3.733 ; 3.733 ; 3.733 ; 3.733 ;
; mode_mod   ; 7_segment_mod[4]   ; 3.813 ; 3.813 ; 3.813 ; 3.813 ;
; mode_mod   ; 7_segment_mod[5]   ; 3.462 ; 3.754 ; 3.754 ; 3.462 ;
; mode_mod   ; 7_segment_mod[6]   ; 3.673 ; 3.673 ; 3.673 ; 3.673 ;
+------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 47867    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 7950     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 916   ; 916  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 4832  ; 4832 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 06 15:31:08 2017
Info: Command: quartus_sta g03_lab3 -c g03_lab3
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g03_lab3.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.442     -2137.570 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -4.841
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.841     -1536.663 clock 
Info (332146): Worst-case removal slack is 4.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.567         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1011.213 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.481
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.481      -533.915 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is -1.779
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.779      -563.786 clock 
Info (332146): Worst-case removal slack is 2.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.334         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -848.940 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 553 megabytes
    Info: Processing ended: Mon Nov 06 15:31:10 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


