<!doctype html>
<html lang="en">

<head>
  <!-- Required meta tags -->
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async src="https://www.googletagmanager.com/gtag/js?id=G-FG6H8017JF"></script>
    <script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());
  gtag('config', 'G-FG6H8017JF');
  </script>

  <meta charset="utf-8">
  <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">

  <title>  Open EDA iVerilog | Christophe Website
</title>
  <link rel="canonical" href="https://tofguerrier.github.io/articles/openeda_verilog.html">


  <link rel="stylesheet" href="https://tofguerrier.github.io/theme/css/bootstrap.min.css">
  <link rel="stylesheet" href="https://tofguerrier.github.io/theme/css/fontawesome.min.css">
  <link rel="stylesheet" href="https://tofguerrier.github.io/theme/css/pygments/default.min.css">
  <link rel="stylesheet" href="https://tofguerrier.github.io/theme/css/theme.css">

  <link rel="alternate" type="application/atom+xml" title="Full Atom Feed"
        href="https://tofguerrier.github.io/feeds/all.atom.xml">
  <link rel="alternate" type="application/atom+xml" title="Categories Atom Feed"
        href="https://tofguerrier.github.io/feeds/eda.atom.xml">  
  <meta name="description" content="How to run Verilog on a Mac with Open Source Tools">
  <script>
    (function(i, s, o, g, r, a, m) {
      i['GoogleAnalyticsObject'] = r;
      i[r] = i[r] || function() {
        (i[r].q = i[r].q || []).push(arguments)
      }, i[r].l = 1 * new Date();
      a = s.createElement(o);
      a.async = 1;
      a.src = g;
      m = s.getElementsByTagName(o)[0];
      m.parentNode.insertBefore(a, m)
    })(window, document, 'script', 'https://www.google-analytics.com/analytics.js', 'ga');
    ga('create', 'UA-101316363-1', 'auto');
    ga('send', 'pageview');
  </script>


</head>

<body>
  <header class="header">
    <div class="container">
<div class="row">
  <div class="col-sm-12">
    <h1 class="title"><a href="https://tofguerrier.github.io/">Christophe Website</a></h1>
      <ul class="list-inline">
            <li class="list-inline-item"><a href="https://tofguerrier.github.io/pages/about-me.html">About me</a></li>
            <li class="list-inline-item"><a href="https://tofguerrier.github.io/pages/now.html">Now</a></li>
      </ul>
  </div>
</div>    </div>
  </header>

  <div class="main">
    <div class="container">
      <h1>  Open EDA iVerilog
</h1>
      <hr>
  <article class="article">
    <header>
      <ul class="list-inline">
        <li class="list-inline-item text-muted" title="2020-06-21T13:20:00+01:00">
          <i class="fas fa-clock"></i>
          Sun 21 June 2020
        </li>
        <li class="list-inline-item">
          <i class="fas fa-folder-open"></i>
          <a href="https://tofguerrier.github.io/category/eda.html">eda</a>
        </li>
          <li class="list-inline-item">
            <i class="fas fa-user"></i>
              <a href="https://tofguerrier.github.io/author/christophe.html">Christophe</a>          </li>
          <li class="list-inline-item">
            <i class="fas fa-tag"></i>
              <a href="https://tofguerrier.github.io/tag/eda.html">#eda</a>,               <a href="https://tofguerrier.github.io/tag/work.html">#work</a>,               <a href="https://tofguerrier.github.io/tag/verilog.html">#verilog</a>          </li>
      </ul>
    </header>
    <div class="content">
      <h1>Tools (MacOSX):</h1>
<ul>
<li><a href="http://iverilog.icarus.com/">Icarus iVerilog</a></li>
<li><a href="http://www.logicpoet.com/scansion/">Scansion to view the vaweforms</a>.</li>
</ul>
<h1>Installation</h1>
<p>iVerilog
You can nstall it through <a href="https://brew.sh/">brew</a></p>
<div class="highlight"><pre><span></span><code>brew install icarus-verilog
</code></pre></div>

<p>Or MacPorts:</p>
<div class="highlight"><pre><span></span><code>sudo port -v install iverilog
</code></pre></div>

<h1>Running a simulation</h1>
<p>First compile Verilog using iverilog:</p>
<div class="highlight"><pre><span></span><code>iverilog -o test.vvp test_tb.v
</code></pre></div>

<p>Then running the simulation:</p>
<div class="highlight"><pre><span></span><code>vvp test.vvp
</code></pre></div>

<p>Which should result in the following:</p>
<div class="highlight"><pre><span></span><code><span class="nv">VCD</span><span class="w"> </span><span class="nv">info</span>:<span class="w"> </span><span class="nv">dumpfile</span><span class="w"> </span><span class="nv">test</span>.<span class="nv">vcd</span><span class="w"> </span><span class="nv">opened</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="nv">output</span>.
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">0</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">1</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">2</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">3</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">4</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">5</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">6</span>
<span class="nv">done</span><span class="w"> </span><span class="nv">testing</span><span class="w"> </span><span class="nv">case</span><span class="w">           </span><span class="mi">7</span>
</code></pre></div>

<p>Finally, have a look at waveform:</p>
<div class="highlight"><pre><span></span><code>open -a Scansion test.vcd
</code></pre></div>

<p><img alt="Waveform" src="/images/scanion-3-1-vcd.png" title="waveform vcd"></p>
<p>More test.v:</p>
<div class="highlight"><pre><span></span><code><span class="k">module</span><span class="w"> </span><span class="n">test</span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">);</span>

<span class="w">   </span><span class="k">output</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="w">   </span><span class="k">input</span><span class="w">  </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">;</span>
<span class="w">   </span><span class="kt">wire</span><span class="w">   </span><span class="n">w1</span><span class="p">;</span>

<span class="w">   </span><span class="k">and</span><span class="w"> </span><span class="n">GATE1</span><span class="p">(</span><span class="n">w1</span><span class="p">,</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">);</span>
<span class="w">   </span><span class="k">not</span><span class="w"> </span><span class="n">GATE2</span><span class="p">(</span><span class="n">E</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">);</span>
<span class="w">   </span><span class="k">or</span><span class="w">  </span><span class="n">GATE3</span><span class="p">(</span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">w1</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">);</span>

<span class="k">endmodule</span>
</code></pre></div>

<p>And the testbench:</p>
<div class="highlight"><pre><span></span><code><span class="o">//</span><span class="w"> </span><span class="n">Verilog</span><span class="w"> </span><span class="n">test</span><span class="w"> </span><span class="n">bench</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">test</span>
<span class="err">`</span><span class="n">timescale</span><span class="w"> </span><span class="mi">1</span><span class="n">ns</span><span class="o">/</span><span class="mi">100</span><span class="n">ps</span>
<span class="err">`</span><span class="n">include</span><span class="w"> </span><span class="s2">&quot;test.v&quot;</span>

<span class="n">module</span><span class="w"> </span><span class="n">test_tb</span><span class="p">;</span>

<span class="n">wire</span><span class="w"> </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">;</span>
<span class="n">integer</span><span class="w"> </span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span>

<span class="n">assign</span><span class="w"> </span><span class="p">{</span><span class="n">A</span><span class="p">,</span><span class="n">B</span><span class="p">,</span><span class="n">C</span><span class="p">}</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">k</span><span class="p">;</span>
<span class="n">test</span><span class="w"> </span><span class="n">the_circuit</span><span class="p">(</span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="p">,</span><span class="w"> </span><span class="n">E</span><span class="p">);</span>

<span class="n">initial</span><span class="w"> </span><span class="n">begin</span>

<span class="w">    </span><span class="o">$</span><span class="n">dumpfile</span><span class="p">(</span><span class="s2">&quot;test.vcd&quot;</span><span class="p">);</span>
<span class="w">    </span><span class="o">$</span><span class="n">dumpvars</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">test_tb</span><span class="p">);</span>

<span class="w">    </span><span class="k">for</span><span class="w"> </span><span class="p">(</span><span class="n">k</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="o">&lt;</span><span class="mi">8</span><span class="p">;</span><span class="w"> </span><span class="n">k</span><span class="o">=</span><span class="n">k</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
<span class="w">        </span><span class="c1">#10 $display(&quot;done testing case %d&quot;, k);</span>

<span class="w">    </span><span class="o">$</span><span class="n">finish</span><span class="p">;</span>

<span class="n">end</span>

<span class="n">endmodule</span>
</code></pre></div>
    </div>
  </article>
  <hr>
  <div id="disqus_thread"></div>
  <script>
    var disqus_config = function() {
      this.page.url = 'https://tofguerrier.github.io/articles/openeda_verilog.html';
      this.page.identifier = 'openeda_verilog';
    };
    (function() {
      var d = document;
      var s = d.createElement('script');
      s.src = '//http-tofguerrier-github-io.disqus.com/embed.js';
      s.setAttribute('data-timestamp', +new Date());
      (d.head || d.body).appendChild(s);
    })();
  </script>
  <noscript class="text-muted">
    Please enable JavaScript to view the <a href="https://disqus.com/?ref_noscript" rel="nofollow">comments powered by Disqus.</a>
  </noscript>
    </div>
  </div>

  <footer class="footer">
    <div class="container">
<div class="row">
  <ul class="col-sm-6 list-inline">
      <li class="list-inline-item"><a href="https://tofguerrier.github.io/authors.html">Authors</a></li>
    <li class="list-inline-item"><a href="https://tofguerrier.github.io/archives.html">Archives</a></li>
    <li class="list-inline-item"><a href="https://tofguerrier.github.io/categories.html">Categories</a></li>
      <li class="list-inline-item"><a href="https://tofguerrier.github.io/tags.html">Tags</a></li>
  </ul>
  <p class="col-sm-6 text-sm-right text-muted">
    Generated by <a href="https://github.com/getpelican/pelican" target="_blank">Pelican</a>
    / <a href="https://github.com/nairobilug/pelican-alchemy" target="_blank">&#x2728;</a>
  </p>
</div>    </div>
  </footer>

</body>

</html>