{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636938008132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636938008147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 14 19:00:07 2021 " "Processing started: Sun Nov 14 19:00:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636938008147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938008147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P5 -c P5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P5 -c P5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938008147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636938008975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636938008975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_aritmetico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_aritmetico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_aritmetico-rtl " "Found design unit 1: circuito_aritmetico-rtl" {  } { { "circuito_aritmetico.vhd" "" { Text "C:/Users/rocco/Documents/P5/circuito_aritmetico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938025987 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_aritmetico " "Found entity 1: circuito_aritmetico" {  } { { "circuito_aritmetico.vhd" "" { Text "C:/Users/rocco/Documents/P5/circuito_aritmetico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938025987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938025987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generador-Behavioural " "Found design unit 1: generador-Behavioural" {  } { { "generador.vhd" "" { Text "C:/Users/rocco/Documents/P5/generador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026034 ""} { "Info" "ISGN_ENTITY_NAME" "1 generador " "Found entity 1: generador" {  } { { "generador.vhd" "" { Text "C:/Users/rocco/Documents/P5/generador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_1-Behavioural " "Found design unit 1: mux_4_1-Behavioural" {  } { { "mux_4_1.vhd" "" { Text "C:/Users/rocco/Documents/P5/mux_4_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026065 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.vhd" "" { Text "C:/Users/rocco/Documents/P5/mux_4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_2_4-Behavioural " "Found design unit 1: dec_2_4-Behavioural" {  } { { "dec_2_4.vhd" "" { Text "C:/Users/rocco/Documents/P5/dec_2_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026096 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_2_4 " "Found entity 1: dec_2_4" {  } { { "dec_2_4.vhd" "" { Text "C:/Users/rocco/Documents/P5/dec_2_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7-Behavioural " "Found design unit 1: bcd_7-Behavioural" {  } { { "bcd_7.vhd" "" { Text "C:/Users/rocco/Documents/P5/bcd_7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026143 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7 " "Found entity 1: bcd_7" {  } { { "bcd_7.vhd" "" { Text "C:/Users/rocco/Documents/P5/bcd_7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P5-rtl " "Found design unit 1: P5-rtl" {  } { { "P5.vhd" "" { Text "C:/Users/rocco/Documents/P5/P5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026175 ""} { "Info" "ISGN_ENTITY_NAME" "1 P5 " "Found entity 1: P5" {  } { { "P5.vhd" "" { Text "C:/Users/rocco/Documents/P5/P5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636938026175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026175 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" componentes.vhd(67) " "VHDL syntax error at componentes.vhd(67) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "componentes.vhd" "" { Text "C:/Users/rocco/Documents/P5/componentes.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026206 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" componentes.vhd(80) " "VHDL syntax error at componentes.vhd(80) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "componentes.vhd" "" { Text "C:/Users/rocco/Documents/P5/componentes.vhd" 80 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" componentes.vhd(96) " "VHDL syntax error at componentes.vhd(96) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "componentes.vhd" "" { Text "C:/Users/rocco/Documents/P5/componentes.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.vhd 0 0 " "Found 0 design units, including 0 entities, in source file componentes.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026221 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" circuito_logico.vhd(15) " "VHDL syntax error at circuito_logico.vhd(15) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "circuito_logico.vhd" "" { Text "C:/Users/rocco/Documents/P5/circuito_logico.vhd" 15 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_logico.vhd 0 0 " "Found 0 design units, including 0 entities, in source file circuito_logico.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026253 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" shifter.vhd(14) " "VHDL syntax error at shifter.vhd(14) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "shifter.vhd" "" { Text "C:/Users/rocco/Documents/P5/shifter.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file shifter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026268 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" unidad_funcional.vhd(18) " "VHDL syntax error at unidad_funcional.vhd(18) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "unidad_funcional.vhd" "" { Text "C:/Users/rocco/Documents/P5/unidad_funcional.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_funcional.vhd 0 0 " "Found 0 design units, including 0 entities, in source file unidad_funcional.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026284 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636938026456 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 14 19:00:26 2021 " "Processing ended: Sun Nov 14 19:00:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636938026456 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636938026456 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636938026456 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636938026456 ""}
