[*]
[*] GTKWave Analyzer v3.3.102 (w)1999-2019 BSI
[*] Tue Oct 22 18:20:39 2019
[*]
[dumpfile] "/home/arthur/projects/uCHARLES/test/simulation/simulation_output.vcd"
[dumpfile_mtime] "Tue Oct 22 13:27:40 2019"
[dumpfile_size] 23875724
[savefile] "/home/arthur/projects/uCHARLES/test/gtkwave/rv32_uniciclo.gtkw"
[timestart] 6820
[size] 1920 1060
[pos] -1 -1
*-9.000000 8236 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] fpga_top_tb.
[treeopen] fpga_top_tb.dut.
[treeopen] fpga_top_tb.dut.CPU0.
[treeopen] fpga_top_tb.dut.CPU0.DATAPATH0.
[sst_width] 235
[signals_width] 288
[sst_expanded] 1
[sst_vpaned_height] 312
@28
+{core clock} fpga_top_tb.dut.core_clock
+{memory clock} fpga_top_tb.dut.CPU0.DATAPATH0.iCLK50
@22
#{fpga_top_tb.dut.CPU0.pc[31:0]} fpga_top_tb.dut.CPU0.pc[31] fpga_top_tb.dut.CPU0.pc[30] fpga_top_tb.dut.CPU0.pc[29] fpga_top_tb.dut.CPU0.pc[28] fpga_top_tb.dut.CPU0.pc[27] fpga_top_tb.dut.CPU0.pc[26] fpga_top_tb.dut.CPU0.pc[25] fpga_top_tb.dut.CPU0.pc[24] fpga_top_tb.dut.CPU0.pc[23] fpga_top_tb.dut.CPU0.pc[22] fpga_top_tb.dut.CPU0.pc[21] fpga_top_tb.dut.CPU0.pc[20] fpga_top_tb.dut.CPU0.pc[19] fpga_top_tb.dut.CPU0.pc[18] fpga_top_tb.dut.CPU0.pc[17] fpga_top_tb.dut.CPU0.pc[16] fpga_top_tb.dut.CPU0.pc[15] fpga_top_tb.dut.CPU0.pc[14] fpga_top_tb.dut.CPU0.pc[13] fpga_top_tb.dut.CPU0.pc[12] fpga_top_tb.dut.CPU0.pc[11] fpga_top_tb.dut.CPU0.pc[10] fpga_top_tb.dut.CPU0.pc[9] fpga_top_tb.dut.CPU0.pc[8] fpga_top_tb.dut.CPU0.pc[7] fpga_top_tb.dut.CPU0.pc[6] fpga_top_tb.dut.CPU0.pc[5] fpga_top_tb.dut.CPU0.pc[4] fpga_top_tb.dut.CPU0.pc[3] fpga_top_tb.dut.CPU0.pc[2] fpga_top_tb.dut.CPU0.pc[1] fpga_top_tb.dut.CPU0.pc[0]
#{fpga_top_tb.dut.CPU0.inst[31:0]} fpga_top_tb.dut.CPU0.inst[31] fpga_top_tb.dut.CPU0.inst[30] fpga_top_tb.dut.CPU0.inst[29] fpga_top_tb.dut.CPU0.inst[28] fpga_top_tb.dut.CPU0.inst[27] fpga_top_tb.dut.CPU0.inst[26] fpga_top_tb.dut.CPU0.inst[25] fpga_top_tb.dut.CPU0.inst[24] fpga_top_tb.dut.CPU0.inst[23] fpga_top_tb.dut.CPU0.inst[22] fpga_top_tb.dut.CPU0.inst[21] fpga_top_tb.dut.CPU0.inst[20] fpga_top_tb.dut.CPU0.inst[19] fpga_top_tb.dut.CPU0.inst[18] fpga_top_tb.dut.CPU0.inst[17] fpga_top_tb.dut.CPU0.inst[16] fpga_top_tb.dut.CPU0.inst[15] fpga_top_tb.dut.CPU0.inst[14] fpga_top_tb.dut.CPU0.inst[13] fpga_top_tb.dut.CPU0.inst[12] fpga_top_tb.dut.CPU0.inst[11] fpga_top_tb.dut.CPU0.inst[10] fpga_top_tb.dut.CPU0.inst[9] fpga_top_tb.dut.CPU0.inst[8] fpga_top_tb.dut.CPU0.inst[7] fpga_top_tb.dut.CPU0.inst[6] fpga_top_tb.dut.CPU0.inst[5] fpga_top_tb.dut.CPU0.inst[4] fpga_top_tb.dut.CPU0.inst[3] fpga_top_tb.dut.CPU0.inst[2] fpga_top_tb.dut.CPU0.inst[1] fpga_top_tb.dut.CPU0.inst[0]
+{immediate} fpga_top_tb.dut.CPU0.DATAPATH0.IMMGEN0.oImm[31:0]
@200
-
-Registradores
@24
+{rs1} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[0]
@22
+{rs1 data} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[31] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[30] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[29] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[28] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[27] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[26] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[25] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[24] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[23] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[22] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[21] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[20] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[19] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[18] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[17] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[16] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[15] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[14] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[13] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[12] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[11] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[10] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[9] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[8] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[7] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[6] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[5] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRead1[0]
@24
+{rs2} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[0]
@22
+{rs2 data} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[31] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[30] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[29] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[28] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[27] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[26] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[25] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[24] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[23] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[22] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[21] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[20] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[19] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[18] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[17] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[16] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[15] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[14] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[13] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[12] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[11] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[10] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[9] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[8] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[7] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[6] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[5] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRead2[0]
@24
+{rd} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRd[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRd[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[0]
@22
+{rd data} fpga_top_tb.dut.CPU0.DATAPATH0.wRegWrite[31:0]
@200
-
-Registradores FP
@24
+{rs1} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRs1[0]
@22
+{rs1 data} #{fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[31] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[30] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[29] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[28] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[27] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[26] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[25] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[24] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[23] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[22] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[21] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[20] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[19] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[18] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[17] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[16] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[15] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[14] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[13] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[12] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[11] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[10] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[9] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[8] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[7] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[6] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[5] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[4] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[3] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[2] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[1] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead1[0]
@24
+{rs2} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRs2[0]
@22
+{rs2 data} #{fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[31] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[30] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[29] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[28] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[27] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[26] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[25] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[24] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[23] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[22] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[21] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[20] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[19] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[18] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[17] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[16] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[15] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[14] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[13] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[12] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[11] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[10] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[9] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[8] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[7] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[6] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[5] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[4] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[3] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[2] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[1] fpga_top_tb.dut.CPU0.DATAPATH0.wFRead2[0]
@24
+{rd} #{fpga_top_tb.dut.CPU0.DATAPATH0.wRd[4:0]} fpga_top_tb.dut.CPU0.DATAPATH0.wRd[4] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[3] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[2] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[1] fpga_top_tb.dut.CPU0.DATAPATH0.wRd[0]
@22
+{rd data} fpga_top_tb.dut.CPU0.DATAPATH0.wFWriteData[31:0]
@200
-
-ALU
@22
+{operand A} #{fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[31] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[30] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[29] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[28] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[27] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[26] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[25] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[24] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[23] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[22] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[21] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[20] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[19] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[18] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[17] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[16] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[15] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[14] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[13] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[12] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[11] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[10] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[9] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[8] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[7] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[6] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[5] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[4] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[3] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[2] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[1] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iA[0]
+{operand B} #{fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[31] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[30] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[29] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[28] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[27] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[26] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[25] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[24] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[23] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[22] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[21] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[20] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[19] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[18] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[17] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[16] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[15] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[14] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[13] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[12] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[11] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[10] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[9] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[8] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[7] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[6] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[5] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[4] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[3] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[2] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[1] fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.iB[0]
+{alu result} fpga_top_tb.dut.CPU0.DATAPATH0.ALU0.oResult[31:0]
@200
-
-FPALU
@22
+{operand A} #{fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[31] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[30] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[29] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[28] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[27] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[26] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[25] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[24] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[23] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[22] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[21] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[20] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[19] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[18] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[17] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[16] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[15] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[14] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[13] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[12] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[11] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[10] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[9] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[8] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[7] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[6] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[5] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[4] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[3] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[2] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[1] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idataa[0]
+{operand B} #{fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[31] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[30] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[29] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[28] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[27] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[26] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[25] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[24] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[23] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[22] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[21] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[20] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[19] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[18] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[17] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[16] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[15] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[14] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[13] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[12] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[11] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[10] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[9] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[8] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[7] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[6] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[5] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[4] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[3] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[2] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[1] fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.idatab[0]
@28
+{ready} fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.oready
@22
+{fpalu result} fpga_top_tb.dut.CPU0.DATAPATH0.FPALU0.oresult[31:0]
@200
-
-data memory
@28
+{memory clock} fpga_top_tb.dut.CPU0.MEMDATA.iCLKMem
@22
+{address} #{fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[31] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[30] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[29] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[28] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[27] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[26] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[25] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[24] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[23] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[22] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[21] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[20] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[19] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[18] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[17] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[16] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[15] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[14] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[13] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[12] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[11] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[10] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[9] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[8] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[7] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[6] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[5] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[4] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[3] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[2] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[1] fpga_top_tb.dut.CPU0.DATAPATH0.DwAddress[0]
@28
+{read enable} fpga_top_tb.dut.CPU0.DATAPATH0.DwReadEnable
@22
+{read data} #{fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[31] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[30] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[29] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[28] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[27] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[26] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[25] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[24] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[23] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[22] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[21] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[20] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[19] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[18] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[17] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[16] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[15] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[14] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[13] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[12] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[11] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[10] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[9] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[8] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[7] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[6] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[5] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[4] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[3] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[2] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[1] fpga_top_tb.dut.CPU0.DATAPATH0.DwReadData[0]
@28
+{write enable} fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteEnable
+{byte enable} #{fpga_top_tb.dut.CPU0.DATAPATH0.DwByteEnable[3:0]} fpga_top_tb.dut.CPU0.DATAPATH0.DwByteEnable[3] fpga_top_tb.dut.CPU0.DATAPATH0.DwByteEnable[2] fpga_top_tb.dut.CPU0.DATAPATH0.DwByteEnable[1] fpga_top_tb.dut.CPU0.DATAPATH0.DwByteEnable[0]
@22
+{write data} #{fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[31:0]} fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[31] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[30] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[29] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[28] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[27] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[26] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[25] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[24] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[23] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[22] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[21] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[20] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[19] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[18] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[17] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[16] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[15] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[14] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[13] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[12] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[11] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[10] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[9] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[8] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[7] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[6] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[5] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[4] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[3] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[2] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[1] fpga_top_tb.dut.CPU0.DATAPATH0.DwWriteData[0]
[pattern_trace] 1
[pattern_trace] 0
