m255
K4
z2
13
cModel Technology
Z0 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
Ecounter_calculation
Z1 w1512979624
Z2 DPx8 lib_core 17 riscv_core_config 0 22 MfD;YL8Qg^30[ZkJOf0SN2
Z3 DPx4 ieee 11 numeric_std 0 22 WES[o8HS0jHV[MIXQk2Ha1
Z4 DPx4 ieee 15 std_logic_arith 0 22 I`lKR?Ob>E^B_e2VdVLiQ0
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 @_jbHPR7i^Jh?`2fDCO`m3
Z6 DPx3 std 6 textio 0 22 Y8d?=bLj9m4jiPLbo;>GT0
Z7 DPx4 ieee 14 std_logic_1164 0 22 1bm?@Gd;P>[>_lN8Do9gP3
Z8 d/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE
Z9 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
Z10 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd
l0
L9
VmQh:<nXf3=OLAg0:EfYH<2
Z11 OL;C;10.2c;57
32
Z12 !s110 1512982141
Z13 !s108 1512982141.601880
Z14 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z15 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/counter_calculation.vhd|
Z16 o+acc -work LIB_CORE
Z17 tExplicit 1
!s100 PIzg4YD1d8O;R@BJBi86A0
!i10b 1
!i111 0
Acounter_calculation_arch
R2
R3
R4
R5
R6
R7
DEx4 work 19 counter_calculation 0 22 mQh:<nXf3=OLAg0:EfYH<2
l20
L15
VJIoRKCDObbOzBGQ<47fU_2
R11
32
R12
R13
R14
R15
R16
R17
!s100 84<cdXn2_=Hh`dYe0^2dZ0
!i10b 1
!i111 0
Edecode
R1
R2
R3
R4
R5
R6
R7
R8
Z18 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
Z19 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd
l0
L9
VaMhK2VoZe3>1VQFh5YM_c0
R11
32
R12
Z20 !s108 1512982141.469188
Z21 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
Z22 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/decode.vhd|
R16
R17
!s100 >oe6e9UMNWl1e_[RXaFBn3
!i10b 1
!i111 0
Adecode_arch
R2
R3
R4
R5
R6
R7
DEx4 work 6 decode 0 22 aMhK2VoZe3>1VQFh5YM_c0
l43
L29
V89M=bN<GfEH;GRF0WM?=R0
R11
32
R12
R20
R21
R22
R16
R17
!s100 23ClLV;e4UahcDLo7KRz^2
!i10b 1
!i111 0
Efetch
R1
R2
R3
R4
R5
R6
R7
R8
Z23 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
Z24 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd
l0
L9
VKFDIn6VKmWfSYP8X<d^Ri1
R11
32
R12
Z25 !s108 1512982141.538259
Z26 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
Z27 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/fetch.vhd|
R16
R17
!s100 @5X4G?NK=Y^nnzfX6b1Sf1
!i10b 1
!i111 0
Afetch_arch
R2
R3
R4
R5
R6
R7
DEx4 work 5 fetch 0 22 KFDIn6VKmWfSYP8X<d^Ri1
l25
L20
V=YGCKh8_]z>Gzj@JeX=fK2
R11
32
R12
R25
R26
R27
R16
R17
!s100 oeDY@BLS8QDEZ2D4ADbJV1
!i10b 1
!i111 0
Ememory_access
Z28 w1512980794
R2
R3
R4
R5
R6
R7
R8
Z29 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
Z30 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd
l0
L9
VYNi0Ul;J9EVSkl``6iniV0
!s100 oJ[7gYQ7=5Z0694UHQHLD0
R11
32
R12
!i10b 1
Z31 !s108 1512982141.669800
Z32 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
Z33 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/memory_access.vhd|
!i111 0
R16
R17
Amemory_access_arch
R2
R3
R4
R5
R6
R7
DEx4 work 13 memory_access 0 22 YNi0Ul;J9EVSkl``6iniV0
l33
L27
VT0OMgW]@RT>NY8=Lnj`3V3
!s100 Lz?4:X6j>RmMAdd4Um48U0
R11
32
R12
!i10b 1
R31
R32
R33
!i111 0
R16
R17
Eregisterfile
R1
R2
R3
R4
R5
R6
R7
R8
Z34 8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
Z35 F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd
l0
L9
V7mK[^Yo2O_5PePTTJh<923
R11
32
R12
Z36 !s108 1512982141.404317
Z37 !s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
Z38 !s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/registerfile.vhd|
R16
R17
!s100 AHQ11RTS=>AC>ioU:R<jI1
!i10b 1
!i111 0
Aregisterfile_arch
R2
R3
R4
R5
R6
R7
DEx4 work 12 registerfile 0 22 7mK[^Yo2O_5PePTTJh<923
l24
L20
VK7BG`6`f1miJ=lATjW2XP1
R11
32
R12
R36
R37
R38
R16
R17
!s100 MWe;[U7Q5n6AA`ZeLbe^60
!i10b 1
!i111 0
Priscv_core_config
R3
R4
R5
R6
R7
R1
R8
8/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
F/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VMfD;YL8Qg^30[ZkJOf0SN2
R11
32
R16
R17
R12
!s100 nCF>7iAA^^cGHn:n0i7_O3
!i10b 1
!s108 1512982141.321314
!s90 +acc|-work|LIB_CORE|/tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /tp/xph3app/xph3app606/RISC-V-Core-32-bits/CORE/vhd/RISCV_CORE_CONFIG.vhd|
!i111 0
