 
****************************************
Report : area
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /pdk/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_FDK_RELV02R80/db/GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         3059
Number of nets:                         17525
Number of cells:                        14798
Number of combinational cells:           4721
Number of sequential cells:             10074
Number of macros/black boxes:               0
Number of buf/inv:                       1898
Number of references:                      24

Combinational area:               2200.125592
Buf/Inv area:                      604.615197
Noncombinational area:           15930.256276
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 18130.381869
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-   Black-
                                  Total       Total    national   national    boxes   Design
--------------------------------  ----------  -------  ---------  ----------  ------  --------------------------------
butterfly                         18130.3819    100.0   299.7672    593.4096  0.0000  butterfly
U_SHIFT_REG_256                    7549.5118     41.6    18.5136   7530.9982  0.0000  shift_reg_WIDTH9_DELAY_LENGTH15
U_SHIFT_REG_HIGH                   7796.8005     43.0     0.1392   7796.6613  0.0000  shift_reg_WIDTH10_DELAY_LENGTH15
U_TEST_BFLY                        1890.8928     10.4  1881.7056      9.1872  0.0000  test_bfly_N16_IN_BIT9_OUT_BIT10
--------------------------------  ----------  -------  ---------  ----------  ------  --------------------------------
Total                                                  2200.1256  15930.2563  0.0000

1
 
****************************************
Report : qor
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************


  Timing Path Group 'cnt_clk'
  -----------------------------------
  Levels of Logic:              25.00
  Critical Path Length:        392.12
  Critical Path Slack:         206.49
  Critical Path Clk Period:    700.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:        -24.61
  Total Hold Violation:     -38288.89
  No. of Hold Violations:     8445.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:       2447
  Leaf Cell Count:              14795
  Buf/Inv Cell Count:            1898
  Buf Cell Count:                  18
  Inv Cell Count:                1880
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      4721
  Sequential Cell Count:        10074
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2200.125592
  Noncombinational Area: 15930.256276
  Buf/Inv Area:            604.615197
  Total Buffer Area:            26.73
  Total Inverter Area:         577.89
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             18130.381869
  Design Area:           18130.381869


  Design Rules
  -----------------------------------
  Total Number of Nets:         15090
  Nets With Violations:         14792
  Max Trans Violations:         14791
  Max Cap Violations:               0
  Max Fanout Violations:            1
  -----------------------------------


  Hostname: kccisynop2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    1.36
  Logic Optimization:                  2.81
  Mapping Optimization:               43.43
  -----------------------------------------
  Overall Compile Time:               99.43
  Overall Compile Wall Clock Time:    74.20

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 24.61  TNS: 38288.89  Number of Violating Paths: 8445

  --------------------------------------------------------------------


1
 
****************************************
Report : resources
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************


Resource Report for this hierarchy in file ../src/butterfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=5    | add_51 (butterfly.sv:51)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH10_DELAY_LENGTH15
****************************************

No implementations to report
 
****************************************
Design : test_bfly_N16_IN_BIT9_OUT_BIT10
****************************************

Resource Report for this hierarchy in file ../src/test_bfly.sv
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_inc       | width=4    | add_32 (test_bfly.sv:32)   |
| sub_x_5        | DW01_sub       | width=10   | sub_76 (test_bfly.sv:76)   |
| sub_x_9        | DW01_sub       | width=10   | sub_76_I2 (test_bfly.sv:76) |
| sub_x_13       | DW01_sub       | width=10   | sub_76_I3 (test_bfly.sv:76) |
| sub_x_17       | DW01_sub       | width=10   | sub_76_I4 (test_bfly.sv:76) |
| sub_x_21       | DW01_sub       | width=10   | sub_76_I5 (test_bfly.sv:76) |
| sub_x_25       | DW01_sub       | width=10   | sub_76_I6 (test_bfly.sv:76) |
| sub_x_29       | DW01_sub       | width=10   | sub_76_I7 (test_bfly.sv:76) |
| sub_x_33       | DW01_sub       | width=10   | sub_76_I8 (test_bfly.sv:76) |
| sub_x_37       | DW01_sub       | width=10   | sub_76_I9 (test_bfly.sv:76) |
| sub_x_41       | DW01_sub       | width=10   | sub_76_I10 (test_bfly.sv:76) |
| sub_x_45       | DW01_sub       | width=10   | sub_76_I11 (test_bfly.sv:76) |
| sub_x_49       | DW01_sub       | width=10   | sub_76_I12 (test_bfly.sv:76) |
| sub_x_53       | DW01_sub       | width=10   | sub_76_I13 (test_bfly.sv:76) |
| sub_x_57       | DW01_sub       | width=10   | sub_76_I14 (test_bfly.sv:76) |
| sub_x_61       | DW01_sub       | width=10   | sub_76_I15 (test_bfly.sv:76) |
| sub_x_65       | DW01_sub       | width=10   | sub_76_I16 (test_bfly.sv:76) |
| add_x_3        | DW01_add       | width=10   | add_74 (test_bfly.sv:74)   |
|                |                |            | add_83 (test_bfly.sv:83)   |
| add_x_4        | DW01_add       | width=10   | add_75 (test_bfly.sv:75)   |
|                |                |            | add_84 (test_bfly.sv:84)   |
| sub_x_6        | DW01_sub       | width=10   | sub_77 (test_bfly.sv:77)   |
|                |                |            | sub_86 (test_bfly.sv:86)   |
| add_x_7        | DW01_add       | width=10   | add_74_I2 (test_bfly.sv:74) |
                |                |            | add_83_I2 (test_bfly.sv:83) |
| add_x_8        | DW01_add       | width=10   | add_75_I2 (test_bfly.sv:75) |
                |                |            | add_84_I2 (test_bfly.sv:84) |
| sub_x_10       | DW01_sub       | width=10   | sub_77_I2 (test_bfly.sv:77) |
                |                |            | sub_86_I2 (test_bfly.sv:86) |
| add_x_11       | DW01_add       | width=10   | add_74_I3 (test_bfly.sv:74) |
                |                |            | add_83_I3 (test_bfly.sv:83) |
| add_x_12       | DW01_add       | width=10   | add_75_I3 (test_bfly.sv:75) |
                |                |            | add_84_I3 (test_bfly.sv:84) |
| sub_x_14       | DW01_sub       | width=10   | sub_77_I3 (test_bfly.sv:77) |
                |                |            | sub_86_I3 (test_bfly.sv:86) |
| add_x_15       | DW01_add       | width=10   | add_74_I4 (test_bfly.sv:74) |
                |                |            | add_83_I4 (test_bfly.sv:83) |
| add_x_16       | DW01_add       | width=10   | add_75_I4 (test_bfly.sv:75) |
                |                |            | add_84_I4 (test_bfly.sv:84) |
| sub_x_18       | DW01_sub       | width=10   | sub_77_I4 (test_bfly.sv:77) |
                |                |            | sub_86_I4 (test_bfly.sv:86) |
| add_x_19       | DW01_add       | width=10   | add_74_I5 (test_bfly.sv:74) |
                |                |            | add_83_I5 (test_bfly.sv:83) |
| add_x_20       | DW01_add       | width=10   | add_75_I5 (test_bfly.sv:75) |
                |                |            | add_84_I5 (test_bfly.sv:84) |
| sub_x_22       | DW01_sub       | width=10   | sub_77_I5 (test_bfly.sv:77) |
                |                |            | sub_86_I5 (test_bfly.sv:86) |
| add_x_23       | DW01_add       | width=10   | add_74_I6 (test_bfly.sv:74) |
                |                |            | add_83_I6 (test_bfly.sv:83) |
| add_x_24       | DW01_add       | width=10   | add_75_I6 (test_bfly.sv:75) |
                |                |            | add_84_I6 (test_bfly.sv:84) |
| sub_x_26       | DW01_sub       | width=10   | sub_77_I6 (test_bfly.sv:77) |
                |                |            | sub_86_I6 (test_bfly.sv:86) |
| add_x_27       | DW01_add       | width=10   | add_74_I7 (test_bfly.sv:74) |
                |                |            | add_83_I7 (test_bfly.sv:83) |
| add_x_28       | DW01_add       | width=10   | add_75_I7 (test_bfly.sv:75) |
                |                |            | add_84_I7 (test_bfly.sv:84) |
| sub_x_30       | DW01_sub       | width=10   | sub_77_I7 (test_bfly.sv:77) |
                |                |            | sub_86_I7 (test_bfly.sv:86) |
| add_x_31       | DW01_add       | width=10   | add_74_I8 (test_bfly.sv:74) |
                |                |            | add_83_I8 (test_bfly.sv:83) |
| add_x_32       | DW01_add       | width=10   | add_75_I8 (test_bfly.sv:75) |
                |                |            | add_84_I8 (test_bfly.sv:84) |
| sub_x_34       | DW01_sub       | width=10   | sub_77_I8 (test_bfly.sv:77) |
                |                |            | sub_86_I8 (test_bfly.sv:86) |
| add_x_35       | DW01_add       | width=10   | add_74_I9 (test_bfly.sv:74) |
                |                |            | add_83_I9 (test_bfly.sv:83) |
| add_x_36       | DW01_add       | width=10   | add_75_I9 (test_bfly.sv:75) |
                |                |            | add_84_I9 (test_bfly.sv:84) |
| sub_x_38       | DW01_sub       | width=10   | sub_77_I9 (test_bfly.sv:77) |
                |                |            | sub_86_I9 (test_bfly.sv:86) |
| add_x_39       | DW01_add       | width=10   | add_74_I10 (test_bfly.sv:74) |
               |                |            | add_83_I10 (test_bfly.sv:83) |
| add_x_40       | DW01_add       | width=10   | add_75_I10 (test_bfly.sv:75) |
               |                |            | add_84_I10 (test_bfly.sv:84) |
| sub_x_42       | DW01_sub       | width=10   | sub_77_I10 (test_bfly.sv:77) |
               |                |            | sub_86_I10 (test_bfly.sv:86) |
| add_x_43       | DW01_add       | width=10   | add_74_I11 (test_bfly.sv:74) |
               |                |            | add_83_I11 (test_bfly.sv:83) |
| add_x_44       | DW01_add       | width=10   | add_75_I11 (test_bfly.sv:75) |
               |                |            | add_84_I11 (test_bfly.sv:84) |
| sub_x_46       | DW01_sub       | width=10   | sub_77_I11 (test_bfly.sv:77) |
               |                |            | sub_86_I11 (test_bfly.sv:86) |
| add_x_47       | DW01_add       | width=10   | add_74_I12 (test_bfly.sv:74) |
               |                |            | add_83_I12 (test_bfly.sv:83) |
| add_x_48       | DW01_add       | width=10   | add_75_I12 (test_bfly.sv:75) |
               |                |            | add_84_I12 (test_bfly.sv:84) |
| sub_x_50       | DW01_sub       | width=10   | sub_77_I12 (test_bfly.sv:77) |
               |                |            | sub_86_I12 (test_bfly.sv:86) |
| add_x_51       | DW01_add       | width=10   | add_74_I13 (test_bfly.sv:74) |
               |                |            | add_83_I13 (test_bfly.sv:83) |
| add_x_52       | DW01_add       | width=10   | add_75_I13 (test_bfly.sv:75) |
               |                |            | add_84_I13 (test_bfly.sv:84) |
| sub_x_54       | DW01_sub       | width=10   | sub_77_I13 (test_bfly.sv:77) |
               |                |            | sub_86_I13 (test_bfly.sv:86) |
| add_x_55       | DW01_add       | width=10   | add_74_I14 (test_bfly.sv:74) |
               |                |            | add_83_I14 (test_bfly.sv:83) |
| add_x_56       | DW01_add       | width=10   | add_75_I14 (test_bfly.sv:75) |
               |                |            | add_84_I14 (test_bfly.sv:84) |
| sub_x_58       | DW01_sub       | width=10   | sub_77_I14 (test_bfly.sv:77) |
               |                |            | sub_86_I14 (test_bfly.sv:86) |
| add_x_59       | DW01_add       | width=10   | add_74_I15 (test_bfly.sv:74) |
               |                |            | add_83_I15 (test_bfly.sv:83) |
| add_x_60       | DW01_add       | width=10   | add_75_I15 (test_bfly.sv:75) |
               |                |            | add_84_I15 (test_bfly.sv:84) |
| sub_x_62       | DW01_sub       | width=10   | sub_77_I15 (test_bfly.sv:77) |
               |                |            | sub_86_I15 (test_bfly.sv:86) |
| add_x_63       | DW01_add       | width=10   | add_74_I16 (test_bfly.sv:74) |
               |                |            | add_83_I16 (test_bfly.sv:83) |
| add_x_64       | DW01_add       | width=10   | add_75_I16 (test_bfly.sv:75) |
               |                |            | add_84_I16 (test_bfly.sv:84) |
| sub_x_66       | DW01_sub       | width=10   | sub_77_I16 (test_bfly.sv:77) |
               |                |            | sub_86_I16 (test_bfly.sv:86) |
| sub_x_71       | DW01_sub       | width=10   | add_87 (test_bfly.sv:87)   |
|                |                |            | sub_87 (test_bfly.sv:87)   |
| sub_x_72       | DW01_sub       | width=10   | add_87_I2 (test_bfly.sv:87) |
                |                |            | sub_87_I2 (test_bfly.sv:87) |
| sub_x_73       | DW01_sub       | width=10   | add_87_I3 (test_bfly.sv:87) |
                |                |            | sub_87_I3 (test_bfly.sv:87) |
| sub_x_74       | DW01_sub       | width=10   | add_87_I4 (test_bfly.sv:87) |
                |                |            | sub_87_I4 (test_bfly.sv:87) |
| sub_x_75       | DW01_sub       | width=10   | add_87_I5 (test_bfly.sv:87) |
                |                |            | sub_87_I5 (test_bfly.sv:87) |
| sub_x_76       | DW01_sub       | width=10   | add_87_I6 (test_bfly.sv:87) |
                |                |            | sub_87_I6 (test_bfly.sv:87) |
| sub_x_77       | DW01_sub       | width=10   | add_87_I7 (test_bfly.sv:87) |
                |                |            | sub_87_I7 (test_bfly.sv:87) |
| sub_x_78       | DW01_sub       | width=10   | add_87_I8 (test_bfly.sv:87) |
                |                |            | sub_87_I8 (test_bfly.sv:87) |
| sub_x_79       | DW01_sub       | width=10   | add_87_I9 (test_bfly.sv:87) |
                |                |            | sub_87_I9 (test_bfly.sv:87) |
| sub_x_80       | DW01_sub       | width=10   | add_87_I10 (test_bfly.sv:87) |
               |                |            | sub_87_I10 (test_bfly.sv:87) |
| sub_x_81       | DW01_sub       | width=10   | add_87_I11 (test_bfly.sv:87) |
               |                |            | sub_87_I11 (test_bfly.sv:87) |
| sub_x_82       | DW01_sub       | width=10   | add_87_I12 (test_bfly.sv:87) |
               |                |            | sub_87_I12 (test_bfly.sv:87) |
| sub_x_83       | DW01_sub       | width=10   | add_87_I13 (test_bfly.sv:87) |
               |                |            | sub_87_I13 (test_bfly.sv:87) |
| sub_x_84       | DW01_sub       | width=10   | add_87_I14 (test_bfly.sv:87) |
               |                |            | sub_87_I14 (test_bfly.sv:87) |
| sub_x_85       | DW01_sub       | width=10   | add_87_I15 (test_bfly.sv:87) |
               |                |            | sub_87_I15 (test_bfly.sv:87) |
| sub_x_86       | DW01_sub       | width=10   | add_87_I16 (test_bfly.sv:87) |
               |                |            | sub_87_I16 (test_bfly.sv:87) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_inc         | apparch (area)     |                |
| sub_x_5            | DW01_sub         | apparch (area)     |                |
| sub_x_9            | DW01_sub         | apparch (area)     |                |
| sub_x_13           | DW01_sub         | apparch (area)     |                |
| sub_x_17           | DW01_sub         | apparch (area)     |                |
| sub_x_21           | DW01_sub         | apparch (area)     |                |
| sub_x_25           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_33           | DW01_sub         | apparch (area)     |                |
| sub_x_37           | DW01_sub         | apparch (area)     |                |
| sub_x_41           | DW01_sub         | apparch (area)     |                |
| sub_x_45           | DW01_sub         | apparch (area)     |                |
| sub_x_49           | DW01_sub         | apparch (area)     |                |
| sub_x_53           | DW01_sub         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| sub_x_61           | DW01_sub         | apparch (area)     |                |
| sub_x_65           | DW01_sub         | apparch (area)     |                |
| add_x_3            | DW01_add         | apparch (area)     |                |
| add_x_4            | DW01_add         | apparch (area)     |                |
| sub_x_6            | DW01_sub         | apparch (area)     |                |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_add         | apparch (area)     |                |
| sub_x_10           | DW01_sub         | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| sub_x_14           | DW01_sub         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
| add_x_16           | DW01_add         | apparch (area)     |                |
| sub_x_18           | DW01_sub         | apparch (area)     |                |
| add_x_19           | DW01_add         | apparch (area)     |                |
| add_x_20           | DW01_add         | apparch (area)     |                |
| sub_x_22           | DW01_sub         | apparch (area)     |                |
| add_x_23           | DW01_add         | apparch (area)     |                |
| add_x_24           | DW01_add         | apparch (area)     |                |
| sub_x_26           | DW01_sub         | apparch (area)     |                |
| add_x_27           | DW01_add         | apparch (area)     |                |
| add_x_28           | DW01_add         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| add_x_31           | DW01_add         | apparch (area)     |                |
| add_x_32           | DW01_add         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_add         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| sub_x_38           | DW01_sub         | apparch (area)     |                |
| add_x_39           | DW01_add         | apparch (area)     |                |
| add_x_40           | DW01_add         | apparch (area)     |                |
| sub_x_42           | DW01_sub         | apparch (area)     |                |
| add_x_43           | DW01_add         | apparch (area)     |                |
| add_x_44           | DW01_add         | apparch (area)     |                |
| sub_x_46           | DW01_sub         | apparch (area)     |                |
| add_x_47           | DW01_add         | apparch (area)     |                |
| add_x_48           | DW01_add         | apparch (area)     |                |
| sub_x_50           | DW01_sub         | apparch (area)     |                |
| add_x_51           | DW01_add         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| sub_x_54           | DW01_sub         | apparch (area)     |                |
| add_x_55           | DW01_add         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| sub_x_58           | DW01_sub         | apparch (area)     |                |
| add_x_59           | DW01_add         | apparch (area)     |                |
| add_x_60           | DW01_add         | apparch (area)     |                |
| sub_x_62           | DW01_sub         | apparch (area)     |                |
| add_x_63           | DW01_add         | apparch (area)     |                |
| add_x_64           | DW01_add         | apparch (area)     |                |
| sub_x_66           | DW01_sub         | apparch (area)     |                |
| sub_x_71           | DW01_sub         | apparch (area)     |                |
| sub_x_72           | DW01_sub         | apparch (area)     |                |
| sub_x_73           | DW01_sub         | apparch (area)     |                |
| sub_x_74           | DW01_sub         | apparch (area)     |                |
| sub_x_75           | DW01_sub         | apparch (area)     |                |
| sub_x_76           | DW01_sub         | apparch (area)     |                |
| sub_x_77           | DW01_sub         | apparch (area)     |                |
| sub_x_78           | DW01_sub         | apparch (area)     |                |
| sub_x_79           | DW01_sub         | apparch (area)     |                |
| sub_x_80           | DW01_sub         | apparch (area)     |                |
| sub_x_81           | DW01_sub         | apparch (area)     |                |
| sub_x_82           | DW01_sub         | apparch (area)     |                |
| sub_x_83           | DW01_sub         | apparch (area)     |                |
| sub_x_84           | DW01_sub         | apparch (area)     |                |
| sub_x_85           | DW01_sub         | apparch (area)     |                |
| sub_x_86           | DW01_sub         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : shift_reg_WIDTH9_DELAY_LENGTH15
****************************************

No implementations to report
1
 
****************************************
Report : reference
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
SC7P5T_AO211X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800       2      1.113600  
SC7P5T_BUFX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000       3      5.220000  
SC7P5T_BUFX20_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.157600       1      2.157600  
SC7P5T_DFFRQX1_AS_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.461600      16     23.385599  n
SC7P5T_INVX2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800       3      0.626400  
SC7P5T_INVX12_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.904800       5      4.524000  
SC7P5T_INVX16_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.183200      11     13.015200  
SC7P5T_INVX20_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.461600      30     43.847998  
SC7P5T_MUX2X1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.556800      14      7.795200  
SC7P5T_MUX2X1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.696000     239    166.343995  
SC7P5T_MUX2X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.765600      67     51.295202  
SC7P5T_ND2X2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000       1      0.348000  
SC7P5T_ND2X3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       1      0.487200  
SC7P5T_NR2X1_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.208800       2      0.417600  
SC7P5T_NR2X2_MR_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.348000       1      0.348000  
SC7P5T_NR2X3_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.487200       2      0.974400  
SC7P5T_NR3IAX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.417600       1      0.417600  
SC7P5T_NR3IAX2_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.696000       1      0.696000  
SC7P5T_SDFFRQX1_A_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  1.740000     321    558.540003  n
SC7P5T_SDFFRQX4_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  2.296800       5     11.483999  n
SC7P5T_TIELOX1_CSC20L
                   GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
                                  0.139200       1      0.139200  
shift_reg_WIDTH9_DELAY_LENGTH15
                               7549.511762       1   7549.511762  h, n
shift_reg_WIDTH10_DELAY_LENGTH15
                               7796.800513       1   7796.800513  h, n
test_bfly_N16_IN_BIT9_OUT_BIT10
                               1890.892797       1   1890.892797  h, n
-----------------------------------------------------------------------------
Total 24 references                                 18130.381869
1
 
****************************************
Report : net fanout
        -threshold 1000
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------


Attributes:
   dr - drc disabled
    c - annotated capacitance
    d - dont_touch
    i - ideal_net
    I - ideal_network
    p - includes pin load
    r - annotated resistance
    h - high fanout

Net                 Fanout   Attributes   Capacitance   Driver
--------------------------------------------------------------------------------
clk                  10074   dr, h        1001000.00    clk
rstn                 10074   h            1001000.00    rstn
1
-----------------------
-- I/O timing report --
-----------------------

****************************************
From : clk
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: clk (clock source 'cnt_clk')
  Endpoint: valid_in_reg_reg_1_/CLK (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                  500.00     500.00 r
  clk (in)                                                0.00 #   500.00 r
  valid_in_reg_reg_1_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)      0.00 #   500.00 r
  data arrival time                                                500.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : rstn
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:46 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: rstn (input port)
  Endpoint: valid_in_reg_reg_1_/RESET (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  rstn (in)                                               0.00 #     0.00 r
  valid_in_reg_reg_1_/RESET (SC7P5T_DFFRQX1_AS_CSC20L)
                                                          0.00 #     0.00 r
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[143] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[143] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[143] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1959/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U860/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U120/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U87/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1317/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U4006/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U579/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.56 r
  U_TEST_BFLY/U580/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[158] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[158] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[142] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[142] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[142] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2373/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2372/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.07 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[141] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[141] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[141] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1712/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.09 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[140] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[140] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[140] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1742/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.60 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[139] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[139] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1769/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U617/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U618/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[138] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[138] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[138] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1716/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U793/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U794/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U802/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U617/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U618/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[137] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[137] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[137] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1757/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U738/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U739/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U749/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U793/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U794/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U802/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U617/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U618/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[136] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[136] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[136] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1771/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U657/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U658/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U665/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U738/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U739/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U749/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U793/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U794/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U802/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U617/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U618/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U4006/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U579/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U580/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[158] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[158] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[135] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[135] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[135] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3157/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2425/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2424/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U657/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U658/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U665/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U738/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U739/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U749/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U793/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U794/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U802/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U617/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U618/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U627/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U693/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U694/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U700/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2701/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2702/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U139/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U140/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U4005/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4300/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[134] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[134] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[134] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1958/Z (SC7P5T_INVX2_CSC20L)               4.62       4.62 f
  U_TEST_BFLY/U866/Z (SC7P5T_AN2X2_CSC20L)               14.93      19.55 f
  U_TEST_BFLY/U126/Z (SC7P5T_INVX2_CSC20L)               10.10      29.66 r
  U_TEST_BFLY/U73/Z (SC7P5T_ND2X4_CSC20L)                12.56      42.21 f
  U_TEST_BFLY/U2773/Z (SC7P5T_ND2X2_CSC20L)               9.20      51.41 r
  U_TEST_BFLY/U2337/Z (SC7P5T_OA211X2_CSC20L)            30.08      81.49 r
  U_TEST_BFLY/U6/Z (SC7P5T_INVX1_CSC20L)                  7.72      89.21 f
  U_TEST_BFLY/U3229/Z (SC7P5T_OAI21X1_CSC20L)             8.48      97.70 r
  U_TEST_BFLY/dout2_q[148] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/data_in_imag[148] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      97.70 r
  data arrival time                                                 97.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[133] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[133] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[133] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2381/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2380/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[132] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[132] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[132] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1586/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[131] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[131] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[131] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1563/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[130] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[130] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[130] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1690/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U780/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U781/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U787/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[129] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[129] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1654/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U778/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U779/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U786/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U780/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U781/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U787/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[128] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[128] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[128] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1618/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U762/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U763/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U770/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U778/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U779/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U786/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U780/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U781/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U787/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[127] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[127] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[127] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1640/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U613/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U614/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U625/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U762/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U763/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U770/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U778/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U779/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U786/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U780/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U781/Z (SC7P5T_INVX2_CSC20L)                7.74     151.23 f
  U_TEST_BFLY/U787/Z (SC7P5T_INVX2_CSC20L)                6.73     157.96 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.35     181.31 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74     189.05 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73     195.78 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35     219.13 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71     226.85 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     251.55 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     258.96 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     266.81 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     274.69 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     315.89 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     325.10 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.10 f
  data arrival time                                                325.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[126] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[126] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[126] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3153/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2429/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2428/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U613/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U614/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U625/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U762/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U763/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U770/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U778/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U779/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U786/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U780/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U781/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U787/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U583/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U584/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U594/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2739/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2740/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U135/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U136/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U4009/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4299/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2863/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2864/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[125] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[125] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[125] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1964/Z (SC7P5T_INVX2_CSC20L)               4.62       4.62 f
  U_TEST_BFLY/U872/Z (SC7P5T_AN2X2_CSC20L)               14.93      19.55 f
  U_TEST_BFLY/U132/Z (SC7P5T_INVX2_CSC20L)               10.10      29.66 r
  U_TEST_BFLY/U74/Z (SC7P5T_ND2X4_CSC20L)                12.56      42.21 f
  U_TEST_BFLY/U2768/Z (SC7P5T_ND2X2_CSC20L)               9.20      51.41 r
  U_TEST_BFLY/U2336/Z (SC7P5T_OA211X2_CSC20L)            30.08      81.49 r
  U_TEST_BFLY/U5/Z (SC7P5T_INVX1_CSC20L)                  7.72      89.21 f
  U_TEST_BFLY/U3204/Z (SC7P5T_OAI21X1_CSC20L)             8.48      97.70 r
  U_TEST_BFLY/dout2_q[138] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/data_in_imag[138] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      97.70 r
  data arrival time                                                 97.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[124] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[124] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[124] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2391/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2390/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[123] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[123] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[123] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1658/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.09 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[122] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[122] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[122] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1578/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93      36.96 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00      45.96 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67      70.62 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71      78.34 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     103.04 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     110.45 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     118.30 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     126.18 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     167.38 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     176.59 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     176.59 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     176.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     176.59 f
  data arrival time                                                176.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[121] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[121] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[121] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1708/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U601/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U610/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93      73.09 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00      82.09 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67     106.76 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71     114.47 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     139.17 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     146.58 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     154.43 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     162.32 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     203.51 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     212.72 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     212.72 f
  data arrival time                                                212.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[120] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[120] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[120] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1713/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U776/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U777/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U785/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U601/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U610/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93     112.60 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00     121.60 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67     146.27 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71     153.98 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     178.68 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     186.09 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     193.94 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     201.83 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     243.02 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     252.23 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.23 f
  data arrival time                                                252.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[119] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[119] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1781/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U760/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U761/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U769/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U776/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U777/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U785/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U601/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U610/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93     148.73 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00     157.73 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67     182.40 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71     190.11 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     214.81 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     222.22 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     230.07 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     237.96 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     279.15 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     288.36 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.36 f
  data arrival time                                                288.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[118] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[118] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[118] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1726/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U633/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U634/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U644/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U760/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U761/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U769/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U776/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U777/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U785/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U601/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.74     151.23 f
  U_TEST_BFLY/U610/Z (SC7P5T_INVX2_CSC20L)                6.73     157.96 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.35     181.31 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93     188.24 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00     197.24 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67     221.91 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71     229.62 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     254.32 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     261.73 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     269.58 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     277.47 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     318.66 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     327.87 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     327.87 f
  data arrival time                                                327.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[117] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[117] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[117] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3183/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2399/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2398/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U633/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U634/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U644/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U760/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U761/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U769/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U776/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U777/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U785/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U601/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U602/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U610/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U685/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U686/Z (SC7P5T_INVX2_CSC20L)                6.93     216.34 f
  U_TEST_BFLY/U3886/Z (SC7P5T_INVX1_CSC20L)               9.00     225.34 r
  U_TEST_BFLY/U2736/Z (SC7P5T_AO21X2_CSC20L)             24.67     250.01 r
  U_TEST_BFLY/U2737/Z (SC7P5T_INVX2_CSC20L)               7.71     257.72 f
  U_TEST_BFLY/U155/Z (SC7P5T_OA21X2_CSC20L)              24.70     282.42 f
  U_TEST_BFLY/U156/Z (SC7P5T_INVX2_CSC20L)                7.41     289.83 r
  U_TEST_BFLY/U3986/Z (SC7P5T_INVX1_CSC20L)               7.85     297.68 f
  U_TEST_BFLY/U4298/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     305.57 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     346.76 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     355.97 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     355.97 f
  data arrival time                                                355.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[116] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[116] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[116] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1966/Z (SC7P5T_INVX2_CSC20L)               4.62       4.62 f
  U_TEST_BFLY/U859/Z (SC7P5T_AN2X2_CSC20L)               14.93      19.55 f
  U_TEST_BFLY/U119/Z (SC7P5T_INVX2_CSC20L)               10.10      29.66 r
  U_TEST_BFLY/U72/Z (SC7P5T_ND2X4_CSC20L)                12.56      42.21 f
  U_TEST_BFLY/U2758/Z (SC7P5T_ND2X2_CSC20L)               9.20      51.41 r
  U_TEST_BFLY/U2349/Z (SC7P5T_OA211X2_CSC20L)            30.08      81.49 r
  U_TEST_BFLY/U18/Z (SC7P5T_INVX1_CSC20L)                 7.72      89.21 f
  U_TEST_BFLY/U3244/Z (SC7P5T_OAI21X1_CSC20L)             8.48      97.70 r
  U_TEST_BFLY/dout2_q[128] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/data_in_imag[128] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      97.70 r
  data arrival time                                                 97.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[115] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[115] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[115] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2375/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2374/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[114] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[114] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[114] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1697/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[113] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[113] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[113] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1679/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[112] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[112] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[112] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1663/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U605/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U606/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U612/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[111] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[111] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[111] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1652/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U810/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U811/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U819/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U605/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U606/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U612/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[110] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[110] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[110] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1635/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U764/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U765/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U771/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U810/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U811/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U819/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U605/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U606/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U612/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[109] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[109] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1617/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U653/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U654/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U663/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U764/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U765/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U771/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U810/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U811/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U819/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U605/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U606/Z (SC7P5T_INVX2_CSC20L)                7.74     151.23 f
  U_TEST_BFLY/U612/Z (SC7P5T_INVX2_CSC20L)                6.73     157.96 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.35     181.31 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74     189.05 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73     195.78 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35     219.13 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71     226.85 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     251.55 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     258.96 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     266.81 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     274.69 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     315.89 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     325.10 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.10 f
  data arrival time                                                325.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[108] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[108] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[108] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3155/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2427/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2426/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U653/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U654/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U663/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U764/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U765/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U771/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U810/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U811/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U819/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U605/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U606/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U612/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U710/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U711/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U717/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2743/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2744/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U143/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U144/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U4000/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4297/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2859/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2860/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[107] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[107] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[107] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1961/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U863/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U123/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U79/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1279/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3996/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U575/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U576/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[118] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[118] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[106] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[106] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[106] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2367/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2366/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[105] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[105] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[105] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1680/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[104] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[104] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[104] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1687/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[103] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[103] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[103] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1530/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U621/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U622/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[102] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[102] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[102] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1561/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U814/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U815/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U821/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U621/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U622/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[101] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[101] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_i[101] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1551/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U736/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U737/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U814/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U815/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U821/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U621/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U622/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[100] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[100] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_i[100] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1568/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U651/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U652/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U662/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U736/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U737/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U814/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U815/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U821/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U621/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U622/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U3996/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U575/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U576/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[118] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[118] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[99] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[99] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3165/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2417/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2416/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U651/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U652/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U662/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U736/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U737/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U748/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U814/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U815/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U821/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U621/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U622/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U629/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U689/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U690/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U698/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2747/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2748/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U147/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U148/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3995/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4296/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[98] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[98] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[98] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1963/Z (SC7P5T_INVX2_CSC20L)               4.62       4.62 f
  U_TEST_BFLY/U870/Z (SC7P5T_AN2X2_CSC20L)               14.93      19.55 f
  U_TEST_BFLY/U130/Z (SC7P5T_INVX2_CSC20L)               10.10      29.66 r
  U_TEST_BFLY/U76/Z (SC7P5T_ND2X4_CSC20L)                12.56      42.21 f
  U_TEST_BFLY/U2781/Z (SC7P5T_ND2X2_CSC20L)               9.20      51.41 r
  U_TEST_BFLY/U2343/Z (SC7P5T_OA211X2_CSC20L)            30.08      81.49 r
  U_TEST_BFLY/U12/Z (SC7P5T_INVX1_CSC20L)                 7.72      89.21 f
  U_TEST_BFLY/U3194/Z (SC7P5T_OAI21X1_CSC20L)             8.48      97.70 r
  U_TEST_BFLY/dout2_q[108] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/data_in_imag[108] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      97.70 r
  data arrival time                                                 97.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[97] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[97] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[97] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2395/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2394/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[96] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[96] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[96] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1755/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[95] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[95] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[95] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1727/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[94] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[94] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[94] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1719/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U619/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U620/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U628/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[93] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[93] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[93] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1763/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U812/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U813/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U820/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U619/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U620/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U628/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[92] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[92] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[92] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1703/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U725/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U726/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U733/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U812/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U813/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U820/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U619/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U620/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U628/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[91] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[91] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[91] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1756/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U677/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U678/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U684/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U725/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U726/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U733/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U812/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U813/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U820/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U619/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U620/Z (SC7P5T_INVX2_CSC20L)                7.74     151.23 f
  U_TEST_BFLY/U628/Z (SC7P5T_INVX2_CSC20L)                6.73     157.96 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.35     181.31 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74     189.05 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73     195.78 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35     219.13 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71     226.85 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     251.55 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     258.96 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     266.81 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     274.69 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     315.89 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     325.10 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.10 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.10 f
  data arrival time                                                325.10
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[90] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[90] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[90] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3179/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2403/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2402/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U677/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U678/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U684/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U725/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U726/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U733/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U812/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U813/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U820/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U619/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U620/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U628/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U706/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U707/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U715/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2741/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2742/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U145/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U146/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3997/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4295/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2879/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2880/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[89] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[89] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1962/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U864/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U124/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U80/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1288/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3985/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U591/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U592/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[98] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[98] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[88] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[88] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[88] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2385/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2384/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     106.29 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.29 f
  data arrival time                                                106.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[87] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[87] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[87] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1733/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     134.31 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.31 f
  data arrival time                                                134.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[86] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[86] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[86] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1701/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[85] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[85] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[85] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1770/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U597/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U598/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U608/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[84] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[84] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[84] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1730/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U816/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U817/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U822/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U597/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U598/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U608/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[83] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[83] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[83] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1597/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U723/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U724/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U816/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U817/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U822/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U597/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U598/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U608/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[82] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[82] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[82] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1567/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U649/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U650/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U661/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U723/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U724/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U816/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U817/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U822/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U597/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U598/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U608/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U3985/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U591/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U592/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[98] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[98] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[81] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[81] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[81] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3161/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2421/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2420/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U649/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U650/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U661/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U723/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U724/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U732/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U816/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U817/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U822/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U597/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U598/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U608/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U704/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U705/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U714/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2718/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2719/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U157/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U158/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3984/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4294/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2877/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2878/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[80] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[80] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[80] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1965/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U871/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U131/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U81/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1304/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3994/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U573/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U574/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[88] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[88] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[79] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[79] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2393/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2392/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[78] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[78] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[78] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1667/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[77] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[77] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[77] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1538/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[76] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[76] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[76] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1547/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U623/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U624/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U630/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[75] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[75] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[75] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1581/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U797/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U798/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U804/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U623/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U624/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U630/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.90 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[74] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[74] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[74] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1607/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U702/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U703/Z (SC7P5T_INVX2_CSC20L)                6.93      35.27 f
  U_TEST_BFLY/U3637/Z (SC7P5T_INVX1_CSC20L)               9.00      44.27 r
  U_TEST_BFLY/U797/Z (SC7P5T_AO21X2_CSC20L)              24.67      68.94 r
  U_TEST_BFLY/U798/Z (SC7P5T_INVX2_CSC20L)                7.74      76.67 f
  U_TEST_BFLY/U804/Z (SC7P5T_INVX2_CSC20L)                6.73      83.41 r
  U_TEST_BFLY/U623/Z (SC7P5T_AO21X2_CSC20L)              23.35     106.76 r
  U_TEST_BFLY/U624/Z (SC7P5T_INVX2_CSC20L)                7.74     114.50 f
  U_TEST_BFLY/U630/Z (SC7P5T_INVX2_CSC20L)                6.73     121.23 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.35     144.58 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74     152.32 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73     159.05 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35     182.40 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71     190.11 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     214.81 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     222.22 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     230.07 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     237.96 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     279.15 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     288.36 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.36 f
  data arrival time                                                288.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[73] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[73] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[73] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1710/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U655/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U656/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U664/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U702/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U703/Z (SC7P5T_INVX2_CSC20L)                6.93      74.78 f
  U_TEST_BFLY/U3637/Z (SC7P5T_INVX1_CSC20L)               9.00      83.78 r
  U_TEST_BFLY/U797/Z (SC7P5T_AO21X2_CSC20L)              24.67     108.44 r
  U_TEST_BFLY/U798/Z (SC7P5T_INVX2_CSC20L)                7.74     116.18 f
  U_TEST_BFLY/U804/Z (SC7P5T_INVX2_CSC20L)                6.73     122.92 r
  U_TEST_BFLY/U623/Z (SC7P5T_AO21X2_CSC20L)              23.35     146.26 r
  U_TEST_BFLY/U624/Z (SC7P5T_INVX2_CSC20L)                7.74     154.00 f
  U_TEST_BFLY/U630/Z (SC7P5T_INVX2_CSC20L)                6.73     160.74 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.35     184.09 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74     191.83 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73     198.56 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35     221.91 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71     229.62 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     254.32 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     261.73 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     269.58 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     277.47 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     318.66 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     327.87 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     327.87 f
  data arrival time                                                327.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[72] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[72] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[72] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3163/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2419/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2418/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U655/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U656/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U664/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U702/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U703/Z (SC7P5T_INVX2_CSC20L)                6.93     102.88 f
  U_TEST_BFLY/U3637/Z (SC7P5T_INVX1_CSC20L)               9.00     111.88 r
  U_TEST_BFLY/U797/Z (SC7P5T_AO21X2_CSC20L)              24.67     136.54 r
  U_TEST_BFLY/U798/Z (SC7P5T_INVX2_CSC20L)                7.74     144.28 f
  U_TEST_BFLY/U804/Z (SC7P5T_INVX2_CSC20L)                6.73     151.01 r
  U_TEST_BFLY/U623/Z (SC7P5T_AO21X2_CSC20L)              23.35     174.36 r
  U_TEST_BFLY/U624/Z (SC7P5T_INVX2_CSC20L)                7.74     182.10 f
  U_TEST_BFLY/U630/Z (SC7P5T_INVX2_CSC20L)                6.73     188.84 r
  U_TEST_BFLY/U708/Z (SC7P5T_AO21X2_CSC20L)              23.35     212.18 r
  U_TEST_BFLY/U709/Z (SC7P5T_INVX2_CSC20L)                7.74     219.92 f
  U_TEST_BFLY/U716/Z (SC7P5T_INVX2_CSC20L)                6.73     226.66 r
  U_TEST_BFLY/U2745/Z (SC7P5T_AO21X2_CSC20L)             23.35     250.01 r
  U_TEST_BFLY/U2746/Z (SC7P5T_INVX2_CSC20L)               7.71     257.72 f
  U_TEST_BFLY/U149/Z (SC7P5T_OA21X2_CSC20L)              24.70     282.42 f
  U_TEST_BFLY/U150/Z (SC7P5T_INVX2_CSC20L)                7.41     289.83 r
  U_TEST_BFLY/U3993/Z (SC7P5T_INVX1_CSC20L)               7.85     297.68 f
  U_TEST_BFLY/U4293/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     305.57 r
  U_TEST_BFLY/U2875/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     346.76 r
  U_TEST_BFLY/U2876/Z (SC7P5T_INVX1_CSC20L)               9.21     355.97 f
  U_TEST_BFLY/dout2_i[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/data_in_real[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     355.97 f
  data arrival time                                                355.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[71] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[71] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[71] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1957/Z (SC7P5T_INVX2_CSC20L)               4.62       4.62 f
  U_TEST_BFLY/U868/Z (SC7P5T_AN2X2_CSC20L)               14.93      19.55 f
  U_TEST_BFLY/U128/Z (SC7P5T_INVX2_CSC20L)               10.10      29.66 r
  U_TEST_BFLY/U75/Z (SC7P5T_ND2X4_CSC20L)                12.56      42.21 f
  U_TEST_BFLY/U2757/Z (SC7P5T_ND2X2_CSC20L)               9.20      51.41 r
  U_TEST_BFLY/U2334/Z (SC7P5T_OA211X2_CSC20L)            30.08      81.49 r
  U_TEST_BFLY/U3/Z (SC7P5T_INVX1_CSC20L)                  7.72      89.21 f
  U_TEST_BFLY/U3239/Z (SC7P5T_OAI21X1_CSC20L)             8.48      97.70 r
  U_TEST_BFLY/dout2_q[78] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/data_in_imag[78] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      97.70 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      97.70 r
  data arrival time                                                 97.70
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[70] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[70] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[70] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2377/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2376/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     106.29 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.29 f
  data arrival time                                                106.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[69] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[69] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1612/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     134.31 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.31 f
  data arrival time                                                134.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[68] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[68] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[68] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1636/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.60 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[67] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[67] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[67] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1694/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U671/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U672/Z (SC7P5T_INVX2_CSC20L)                6.93      35.27 f
  U_TEST_BFLY/U3813/Z (SC7P5T_INVX1_CSC20L)               9.00      44.27 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              24.67      68.94 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74      76.67 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73      83.41 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35     106.76 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71     114.47 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     139.17 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     146.58 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     154.43 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     162.32 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     203.51 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     212.72 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     212.72 f
  data arrival time                                                212.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[66] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[66] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[66] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1776/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U806/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U807/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U681/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U671/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U672/Z (SC7P5T_INVX2_CSC20L)                6.93      74.78 f
  U_TEST_BFLY/U3813/Z (SC7P5T_INVX1_CSC20L)               9.00      83.78 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              24.67     108.44 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74     116.18 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73     122.92 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35     146.27 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71     153.98 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     178.68 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     186.09 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     193.94 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     201.83 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     243.02 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     252.23 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.23 f
  data arrival time                                                252.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[65] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[65] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[65] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1748/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U721/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U731/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U806/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U807/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U681/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U671/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U672/Z (SC7P5T_INVX2_CSC20L)                6.93     110.91 f
  U_TEST_BFLY/U3813/Z (SC7P5T_INVX1_CSC20L)               9.00     119.91 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              24.67     144.58 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74     152.32 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73     159.05 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35     182.40 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71     190.11 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     214.81 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     222.22 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     230.07 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     237.96 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     279.15 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     288.36 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.36 f
  data arrival time                                                288.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[64] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[64] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[64] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1707/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U631/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U632/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U643/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U721/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U731/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U806/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U807/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U681/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U671/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U672/Z (SC7P5T_INVX2_CSC20L)                6.93     150.42 f
  U_TEST_BFLY/U3813/Z (SC7P5T_INVX1_CSC20L)               9.00     159.42 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              24.67     184.09 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74     191.83 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73     198.56 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35     221.91 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71     229.62 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     254.32 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     261.73 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     269.58 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     277.47 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     318.66 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     327.87 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     327.87 f
  data arrival time                                                327.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[63] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[63] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[63] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3177/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2405/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2404/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U631/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U632/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U643/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U721/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U722/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U731/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U806/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U807/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U681/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U671/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U672/Z (SC7P5T_INVX2_CSC20L)                6.93     178.52 f
  U_TEST_BFLY/U3813/Z (SC7P5T_INVX1_CSC20L)               9.00     187.52 r
  U_TEST_BFLY/U754/Z (SC7P5T_AO21X2_CSC20L)              24.67     212.18 r
  U_TEST_BFLY/U755/Z (SC7P5T_INVX2_CSC20L)                7.74     219.92 f
  U_TEST_BFLY/U766/Z (SC7P5T_INVX2_CSC20L)                6.73     226.66 r
  U_TEST_BFLY/U2726/Z (SC7P5T_AO21X2_CSC20L)             23.35     250.01 r
  U_TEST_BFLY/U2727/Z (SC7P5T_INVX2_CSC20L)               7.71     257.72 f
  U_TEST_BFLY/U165/Z (SC7P5T_OA21X2_CSC20L)              24.70     282.42 f
  U_TEST_BFLY/U166/Z (SC7P5T_INVX2_CSC20L)                7.41     289.83 r
  U_TEST_BFLY/U3975/Z (SC7P5T_INVX1_CSC20L)               7.85     297.68 f
  U_TEST_BFLY/U4292/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     305.57 r
  U_TEST_BFLY/U2873/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     346.76 r
  U_TEST_BFLY/U2874/Z (SC7P5T_INVX1_CSC20L)               9.21     355.97 f
  U_TEST_BFLY/dout2_i[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/data_in_real[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     355.97 f
  data arrival time                                                355.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[62] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[62] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[62] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1960/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U867/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U127/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U77/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1300/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3979/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U585/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U586/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[68] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[68] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[61] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[61] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[61] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2379/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2378/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[60] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[60] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[60] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1699/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[59] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[59] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1777/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.60 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[58] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[58] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[58] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1698/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U669/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U670/Z (SC7P5T_INVX2_CSC20L)                6.93      35.27 f
  U_TEST_BFLY/U3811/Z (SC7P5T_INVX1_CSC20L)               9.00      44.27 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              24.67      68.94 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74      76.67 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73      83.41 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35     106.76 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71     114.47 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     139.17 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     146.58 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     154.43 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     162.32 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     203.51 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     212.72 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     212.72 f
  data arrival time                                                212.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[57] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[57] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[57] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1605/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U772/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U773/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U680/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U669/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U670/Z (SC7P5T_INVX2_CSC20L)                6.93      74.78 f
  U_TEST_BFLY/U3811/Z (SC7P5T_INVX1_CSC20L)               9.00      83.78 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              24.67     108.44 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74     116.18 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73     122.92 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35     146.26 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71     153.98 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     178.68 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     186.09 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     193.94 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     201.82 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     243.02 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     252.23 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.23 f
  data arrival time                                                252.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[56] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[56] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[56] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1588/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U719/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                6.93      35.27 f
  U_TEST_BFLY/U3625/Z (SC7P5T_INVX1_CSC20L)               9.00      44.27 r
  U_TEST_BFLY/U772/Z (SC7P5T_AO21X2_CSC20L)              24.67      68.94 r
  U_TEST_BFLY/U773/Z (SC7P5T_INVX2_CSC20L)                7.74      76.67 f
  U_TEST_BFLY/U680/Z (SC7P5T_INVX2_CSC20L)                6.73      83.41 r
  U_TEST_BFLY/U669/Z (SC7P5T_AO21X2_CSC20L)              23.35     106.76 r
  U_TEST_BFLY/U670/Z (SC7P5T_INVX2_CSC20L)                6.93     113.69 f
  U_TEST_BFLY/U3811/Z (SC7P5T_INVX1_CSC20L)               9.00     122.69 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              24.67     147.35 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74     155.09 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73     161.82 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35     185.17 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71     192.89 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     217.59 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     225.00 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     232.85 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     240.73 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     281.93 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     291.14 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     291.14 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     291.14 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     291.14 f
  data arrival time                                                291.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[55] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[55] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[55] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1569/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U641/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U642/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U648/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U719/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                6.93      74.78 f
  U_TEST_BFLY/U3625/Z (SC7P5T_INVX1_CSC20L)               9.00      83.78 r
  U_TEST_BFLY/U772/Z (SC7P5T_AO21X2_CSC20L)              24.67     108.44 r
  U_TEST_BFLY/U773/Z (SC7P5T_INVX2_CSC20L)                7.74     116.18 f
  U_TEST_BFLY/U680/Z (SC7P5T_INVX2_CSC20L)                6.73     122.92 r
  U_TEST_BFLY/U669/Z (SC7P5T_AO21X2_CSC20L)              23.35     146.26 r
  U_TEST_BFLY/U670/Z (SC7P5T_INVX2_CSC20L)                6.93     153.20 f
  U_TEST_BFLY/U3811/Z (SC7P5T_INVX1_CSC20L)               9.00     162.20 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              24.67     186.86 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74     194.60 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73     201.33 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35     224.68 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71     232.39 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     257.10 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     264.51 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     272.36 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     280.24 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     321.44 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     330.65 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     330.65 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     330.65 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     330.65 f
  data arrival time                                                330.65
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[54] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[54] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[54] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3167/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2415/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2414/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U641/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U642/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U648/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U719/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U720/Z (SC7P5T_INVX2_CSC20L)                6.93     102.88 f
  U_TEST_BFLY/U3625/Z (SC7P5T_INVX1_CSC20L)               9.00     111.88 r
  U_TEST_BFLY/U772/Z (SC7P5T_AO21X2_CSC20L)              24.67     136.54 r
  U_TEST_BFLY/U773/Z (SC7P5T_INVX2_CSC20L)                7.74     144.28 f
  U_TEST_BFLY/U680/Z (SC7P5T_INVX2_CSC20L)                6.73     151.01 r
  U_TEST_BFLY/U669/Z (SC7P5T_AO21X2_CSC20L)              23.35     174.36 r
  U_TEST_BFLY/U670/Z (SC7P5T_INVX2_CSC20L)                6.93     181.29 f
  U_TEST_BFLY/U3811/Z (SC7P5T_INVX1_CSC20L)               9.00     190.29 r
  U_TEST_BFLY/U756/Z (SC7P5T_AO21X2_CSC20L)              24.67     214.96 r
  U_TEST_BFLY/U757/Z (SC7P5T_INVX2_CSC20L)                7.74     222.70 f
  U_TEST_BFLY/U767/Z (SC7P5T_INVX2_CSC20L)                6.73     229.43 r
  U_TEST_BFLY/U2734/Z (SC7P5T_AO21X2_CSC20L)             23.35     252.78 r
  U_TEST_BFLY/U2735/Z (SC7P5T_INVX2_CSC20L)               7.71     260.49 f
  U_TEST_BFLY/U163/Z (SC7P5T_OA21X2_CSC20L)              24.70     285.19 f
  U_TEST_BFLY/U164/Z (SC7P5T_INVX2_CSC20L)                7.41     292.60 r
  U_TEST_BFLY/U3978/Z (SC7P5T_INVX1_CSC20L)               7.85     300.46 f
  U_TEST_BFLY/U4291/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     308.34 r
  U_TEST_BFLY/U2871/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     349.54 r
  U_TEST_BFLY/U2872/Z (SC7P5T_INVX1_CSC20L)               9.21     358.75 f
  U_TEST_BFLY/dout2_i[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     358.75 f
  U_SHIFT_REG_HIGH/data_in_real[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     358.75 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     358.75 f
  data arrival time                                                358.75
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[53] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[53] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[53] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2012/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U865/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U125/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U78/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1282/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3990/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U569/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U570/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[58] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[58] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[52] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[52] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[52] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2383/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2382/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     106.29 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.29 f
  data arrival time                                                106.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[51] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[51] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[51] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1655/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     134.31 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.31 f
  data arrival time                                                134.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[50] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[50] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[50] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1637/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.60 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[49] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[49] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1629/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U667/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U668/Z (SC7P5T_INVX2_CSC20L)                6.93      35.27 f
  U_TEST_BFLY/U3805/Z (SC7P5T_INVX1_CSC20L)               9.00      44.27 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              24.67      68.94 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74      76.67 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73      83.41 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35     106.76 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71     114.47 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     139.17 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     146.58 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     154.43 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     162.32 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     203.51 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     212.72 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     212.72 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     212.72 f
  data arrival time                                                212.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[48] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[48] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[48] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1615/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U789/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U790/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U679/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U667/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U668/Z (SC7P5T_INVX2_CSC20L)                6.93      74.78 f
  U_TEST_BFLY/U3805/Z (SC7P5T_INVX1_CSC20L)               9.00      83.78 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              24.67     108.44 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74     116.18 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73     122.92 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35     146.27 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71     153.98 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     178.68 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     186.09 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     193.94 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     201.83 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     243.02 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     252.23 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     252.23 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     252.23 f
  data arrival time                                                252.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[47] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[47] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[47] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1672/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U742/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U743/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U751/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U789/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U790/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U679/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U667/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U668/Z (SC7P5T_INVX2_CSC20L)                6.93     110.91 f
  U_TEST_BFLY/U3805/Z (SC7P5T_INVX1_CSC20L)               9.00     119.91 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              24.67     144.58 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74     152.32 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73     159.05 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35     182.40 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71     190.11 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     214.81 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     222.22 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     230.07 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     237.96 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     279.15 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     288.36 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     288.36 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     288.36 f
  data arrival time                                                288.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[46] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[46] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[46] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1596/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U637/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U638/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U646/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U742/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U743/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U751/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U789/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U790/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U679/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U667/Z (SC7P5T_AO21X2_CSC20L)              23.35     143.49 r
  U_TEST_BFLY/U668/Z (SC7P5T_INVX2_CSC20L)                6.93     150.42 f
  U_TEST_BFLY/U3805/Z (SC7P5T_INVX1_CSC20L)               9.00     159.42 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              24.67     184.09 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74     191.83 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73     198.56 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35     221.91 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71     229.62 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     254.32 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     261.73 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     269.58 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     277.47 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     318.66 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     327.87 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     327.87 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     327.87 f
  data arrival time                                                327.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[45] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[45] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[45] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3169/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2413/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2412/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U637/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U638/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U646/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U742/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U743/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U751/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U789/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U790/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U679/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U667/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U668/Z (SC7P5T_INVX2_CSC20L)                6.93     178.52 f
  U_TEST_BFLY/U3805/Z (SC7P5T_INVX1_CSC20L)               9.00     187.52 r
  U_TEST_BFLY/U758/Z (SC7P5T_AO21X2_CSC20L)              24.67     212.18 r
  U_TEST_BFLY/U759/Z (SC7P5T_INVX2_CSC20L)                7.74     219.92 f
  U_TEST_BFLY/U768/Z (SC7P5T_INVX2_CSC20L)                6.73     226.66 r
  U_TEST_BFLY/U2732/Z (SC7P5T_AO21X2_CSC20L)             23.35     250.01 r
  U_TEST_BFLY/U2733/Z (SC7P5T_INVX2_CSC20L)               7.71     257.72 f
  U_TEST_BFLY/U153/Z (SC7P5T_OA21X2_CSC20L)              24.70     282.42 f
  U_TEST_BFLY/U154/Z (SC7P5T_INVX2_CSC20L)                7.41     289.83 r
  U_TEST_BFLY/U3989/Z (SC7P5T_INVX1_CSC20L)               7.85     297.68 f
  U_TEST_BFLY/U4290/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     305.57 r
  U_TEST_BFLY/U2893/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     346.76 r
  U_TEST_BFLY/U2894/Z (SC7P5T_INVX1_CSC20L)               9.21     355.97 f
  U_TEST_BFLY/dout2_i[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/data_in_real[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     355.97 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     355.97 f
  data arrival time                                                355.97
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[44] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[44] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[44] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2014/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U874/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U134/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U85/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1283/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3983/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U589/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U590/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[48] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[48] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[43] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[43] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[43] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2387/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2386/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[42] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[42] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[42] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1720/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[41] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[41] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[41] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1621/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[40] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[40] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[40] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1656/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U615/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U616/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U626/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[39] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[39] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1677/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U799/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U800/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U805/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U615/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U616/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U626/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[38] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[38] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[38] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1546/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U727/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U728/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U799/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U800/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U805/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U615/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U616/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U626/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[37] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[37] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[37] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1559/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U635/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U636/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U645/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U727/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U728/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U799/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U800/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U805/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U615/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U616/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U626/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U3983/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U589/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U590/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[48] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[48] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[36] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[36] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[36] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3175/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2407/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2406/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U635/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U636/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U645/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U727/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U728/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U734/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U799/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U800/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U805/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U615/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U616/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U626/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U691/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U692/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U699/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2730/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2731/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U159/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U160/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3982/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4289/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2891/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2892/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[35] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[35] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[35] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2009/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U861/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U121/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U86/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1306/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3992/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U571/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U572/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[38] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[38] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[34] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[34] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[34] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2371/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2370/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[33] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[33] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[33] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1705/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[32] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[32] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[32] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1735/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[31] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[31] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[31] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1752/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U603/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U604/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[30] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[30] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[30] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1775/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U808/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U809/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U818/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U603/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U604/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[29] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[29] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1743/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U744/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U745/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U808/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U809/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U818/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U603/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U604/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[28] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[28] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[28] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1554/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U659/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U660/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U666/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U744/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U745/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U808/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U809/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U818/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U603/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U604/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U3992/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U571/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U572/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[38] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[38] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[27] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[27] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[27] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3173/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2409/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2408/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U659/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U660/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U666/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U744/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U745/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U752/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U808/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U809/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U818/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U603/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U604/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U611/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U687/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U688/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U697/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2724/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2725/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U151/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U152/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3991/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4288/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2889/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2890/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[26] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[26] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[26] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2002/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U869/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U129/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U83/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1324/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U3981/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U587/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U588/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[28] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[28] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[25] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[25] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[25] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2397/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2396/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[24] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[24] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[24] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1723/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[23] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[23] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[23] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1601/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[22] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[22] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[22] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1571/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U595/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U596/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U607/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[21] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[21] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[21] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1564/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U795/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U796/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U803/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U595/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U596/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U607/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[20] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[20] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[20] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1643/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U729/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U735/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U795/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U796/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U803/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U595/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U596/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U607/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[19] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[19] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1620/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U639/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U640/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U647/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U729/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U735/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U795/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U796/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U803/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U595/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U596/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U607/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U3981/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U587/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U588/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[28] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[28] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[18] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[18] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[18] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3159/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2423/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2422/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U639/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U640/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U647/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U729/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U730/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U735/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U795/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U796/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U803/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U595/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U596/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U607/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U712/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U713/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U718/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2722/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2723/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U161/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U162/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U3980/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4287/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[17] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[17] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[17] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1974/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U862/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U122/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U82/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1316/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U4008/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U557/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U558/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[18] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[18] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[16] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[16] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[16] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2369/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2368/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     106.28 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.28 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.28 f
  data arrival time                                                106.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[15] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[15] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[15] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1609/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     134.30 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.30 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.30 f
  data arrival time                                                134.30
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[14] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[14] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[14] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1595/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[13] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[13] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[13] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1778/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U782/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U783/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U788/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[12] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[12] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[12] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1740/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U774/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U775/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U784/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U782/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U783/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U788/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[11] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[11] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_i[11] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1766/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U746/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U747/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U753/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U774/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U775/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U784/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U782/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U783/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U788/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[10] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[10] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_i[10] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1741/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U673/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U674/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U682/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U746/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U747/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U753/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U774/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U775/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U784/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U782/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U783/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U788/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U4008/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U557/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U558/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[18] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[18] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[9] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[9] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3181/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2401/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2400/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U673/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U674/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U682/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U746/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U747/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U753/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U774/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U775/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U784/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U782/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U783/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U788/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U581/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U582/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U593/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2720/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2721/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U137/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U138/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U4007/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4286/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[8] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[8] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[8] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1969/Z (SC7P5T_INVX2_CSC20L)               5.53       5.53 r
  U_TEST_BFLY/U873/Z (SC7P5T_AN2X2_CSC20L)               20.29      25.82 r
  U_TEST_BFLY/U133/Z (SC7P5T_INVX2_CSC20L)                9.97      35.79 f
  U_TEST_BFLY/U84/Z (SC7P5T_ND2X4_CSC20L)                 9.99      45.78 r
  U_TEST_BFLY/U1302/Z (SC7P5T_INVX2_CSC20L)               7.22      53.00 f
  U_TEST_BFLY/U4004/Z (SC7P5T_OAI22X1_CSC20L)            10.81      63.81 r
  U_TEST_BFLY/U577/Z (SC7P5T_AO22X2_CSC20L)              29.76      93.57 r
  U_TEST_BFLY/U578/Z (SC7P5T_INVX2_CSC20L)                6.35      99.92 f
  U_TEST_BFLY/dout2_i[8] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/data_in_real[8] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00      99.92 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00      99.92 f
  data arrival time                                                 99.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[7] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[7] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[7] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2389/Z (SC7P5T_INVX20_CSC20L)              3.33       3.33 r
  U_TEST_BFLY/U2388/Z (SC7P5T_NR2X3_CSC20L)               5.98       9.31 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              23.43      32.73 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41      40.14 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85      47.99 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      55.88 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20      97.08 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     106.29 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     106.29 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     106.29 f
  data arrival time                                                106.29
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[6] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[6] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[6] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1585/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.25      28.34 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71      36.05 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70      60.75 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41      68.16 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85      76.01 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88      83.90 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     125.10 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     134.31 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     134.31 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     134.31 f
  data arrival time                                                134.31
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[5] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[5] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[5] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1572/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.35      67.85 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71      75.56 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70     100.26 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41     107.67 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85     115.52 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     123.41 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     164.61 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     173.81 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     173.81 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     173.81 f
  data arrival time                                                173.81
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[4] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[4] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[4] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1548/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U599/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U609/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.35     103.98 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71     111.69 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70     136.40 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41     143.80 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85     151.66 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     159.54 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     200.74 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     209.95 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.95 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.95 f
  data arrival time                                                209.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[3] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[3] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[3] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1541/Z (SC7P5T_ND2X3_CSC20L)               6.54       6.54 r
  U_TEST_BFLY/U791/Z (SC7P5T_AO21X2_CSC20L)              23.49      30.03 r
  U_TEST_BFLY/U792/Z (SC7P5T_INVX2_CSC20L)                7.74      37.77 f
  U_TEST_BFLY/U801/Z (SC7P5T_INVX2_CSC20L)                6.73      44.50 r
  U_TEST_BFLY/U599/Z (SC7P5T_AO21X2_CSC20L)              23.35      67.85 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.74      75.59 f
  U_TEST_BFLY/U609/Z (SC7P5T_INVX2_CSC20L)                6.73      82.32 r
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.35     105.67 r
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                7.74     113.41 f
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.73     120.14 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.35     143.49 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71     151.20 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70     175.91 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41     183.31 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85     191.17 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     199.05 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     240.25 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     249.46 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     249.46 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     249.46 f
  data arrival time                                                249.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[2] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[2] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[2] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1528/Z (SC7P5T_ND2X4_CSC20L)               5.09       5.09 r
  U_TEST_BFLY/U740/Z (SC7P5T_AO21X2_CSC20L)              23.25      28.34 r
  U_TEST_BFLY/U741/Z (SC7P5T_INVX2_CSC20L)                7.74      36.08 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                6.73      42.81 r
  U_TEST_BFLY/U791/Z (SC7P5T_AO21X2_CSC20L)              23.35      66.16 r
  U_TEST_BFLY/U792/Z (SC7P5T_INVX2_CSC20L)                7.74      73.90 f
  U_TEST_BFLY/U801/Z (SC7P5T_INVX2_CSC20L)                6.73      80.63 r
  U_TEST_BFLY/U599/Z (SC7P5T_AO21X2_CSC20L)              23.35     103.98 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.74     111.72 f
  U_TEST_BFLY/U609/Z (SC7P5T_INVX2_CSC20L)                6.73     118.45 r
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.35     141.80 r
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                7.74     149.54 f
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.73     156.27 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.35     179.62 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71     187.34 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70     212.04 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41     219.45 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85     227.30 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     235.18 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     276.38 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     285.59 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     285.59 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     285.59 f
  data arrival time                                                285.59
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[1] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_i[1] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_i[1] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1686/Z (SC7P5T_ND2X3_CSC20L)               8.96       8.96 f
  U_TEST_BFLY/U675/Z (SC7P5T_AO21X2_CSC20L)              23.67      32.63 f
  U_TEST_BFLY/U676/Z (SC7P5T_INVX2_CSC20L)                8.30      40.93 r
  U_TEST_BFLY/U683/Z (SC7P5T_INVX2_CSC20L)                6.25      47.19 f
  U_TEST_BFLY/U740/Z (SC7P5T_AO21X2_CSC20L)              23.91      71.10 f
  U_TEST_BFLY/U741/Z (SC7P5T_INVX2_CSC20L)                8.30      79.41 r
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                6.25      85.66 f
  U_TEST_BFLY/U791/Z (SC7P5T_AO21X2_CSC20L)              23.91     109.57 f
  U_TEST_BFLY/U792/Z (SC7P5T_INVX2_CSC20L)                8.30     117.88 r
  U_TEST_BFLY/U801/Z (SC7P5T_INVX2_CSC20L)                6.25     124.13 f
  U_TEST_BFLY/U599/Z (SC7P5T_AO21X2_CSC20L)              23.91     148.04 f
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                8.30     156.35 r
  U_TEST_BFLY/U609/Z (SC7P5T_INVX2_CSC20L)                6.25     162.60 f
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.91     186.52 f
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                8.30     194.82 r
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.25     201.07 f
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.91     224.99 f
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               8.37     233.36 r
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.06     257.43 r
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                6.93     264.36 f
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               9.03     273.39 r
  U_TEST_BFLY/U4004/Z (SC7P5T_OAI22X1_CSC20L)            16.49     289.87 f
  U_TEST_BFLY/U577/Z (SC7P5T_AO22X2_CSC20L)              28.84     318.71 f
  U_TEST_BFLY/U578/Z (SC7P5T_INVX2_CSC20L)                6.55     325.26 r
  U_TEST_BFLY/dout2_i[8] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/data_in_real[8] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     325.26 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     325.26 r
  data arrival time                                                325.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_i[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_i[0] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_i[0] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_i[0] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3171/Z (SC7P5T_INVX1_CSC20L)              11.93      11.93 r
  U_TEST_BFLY/U2411/Z (SC7P5T_NR2X3_CSC20L)              13.88      25.81 f
  U_TEST_BFLY/U2410/Z (SC7P5T_INVX2_CSC20L)               8.61      34.41 r
  U_TEST_BFLY/U675/Z (SC7P5T_AO21X2_CSC20L)              23.71      58.13 r
  U_TEST_BFLY/U676/Z (SC7P5T_INVX2_CSC20L)                7.74      65.86 f
  U_TEST_BFLY/U683/Z (SC7P5T_INVX2_CSC20L)                6.73      72.60 r
  U_TEST_BFLY/U740/Z (SC7P5T_AO21X2_CSC20L)              23.35      95.95 r
  U_TEST_BFLY/U741/Z (SC7P5T_INVX2_CSC20L)                7.74     103.69 f
  U_TEST_BFLY/U750/Z (SC7P5T_INVX2_CSC20L)                6.73     110.42 r
  U_TEST_BFLY/U791/Z (SC7P5T_AO21X2_CSC20L)              23.35     133.77 r
  U_TEST_BFLY/U792/Z (SC7P5T_INVX2_CSC20L)                7.74     141.51 f
  U_TEST_BFLY/U801/Z (SC7P5T_INVX2_CSC20L)                6.73     148.24 r
  U_TEST_BFLY/U599/Z (SC7P5T_AO21X2_CSC20L)              23.35     171.59 r
  U_TEST_BFLY/U600/Z (SC7P5T_INVX2_CSC20L)                7.74     179.33 f
  U_TEST_BFLY/U609/Z (SC7P5T_INVX2_CSC20L)                6.73     186.06 r
  U_TEST_BFLY/U695/Z (SC7P5T_AO21X2_CSC20L)              23.35     209.41 r
  U_TEST_BFLY/U696/Z (SC7P5T_INVX2_CSC20L)                7.74     217.15 f
  U_TEST_BFLY/U701/Z (SC7P5T_INVX2_CSC20L)                6.73     223.88 r
  U_TEST_BFLY/U2728/Z (SC7P5T_AO21X2_CSC20L)             23.35     247.23 r
  U_TEST_BFLY/U2729/Z (SC7P5T_INVX2_CSC20L)               7.71     254.94 f
  U_TEST_BFLY/U141/Z (SC7P5T_OA21X2_CSC20L)              24.70     279.65 f
  U_TEST_BFLY/U142/Z (SC7P5T_INVX2_CSC20L)                7.41     287.05 r
  U_TEST_BFLY/U4003/Z (SC7P5T_INVX1_CSC20L)               7.85     294.91 f
  U_TEST_BFLY/U4285/Z (SC7P5T_ND2X1_MR_CSC20L)            7.88     302.79 r
  U_TEST_BFLY/U2883/Z (SC7P5T_AO32X1_L_CSC20L)           41.20     343.99 r
  U_TEST_BFLY/U2884/Z (SC7P5T_INVX1_CSC20L)               9.21     353.20 f
  U_TEST_BFLY/dout2_i[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/data_in_real[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     353.20 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     353.20 f
  data arrival time                                                353.20
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[143] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[143] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[143] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3245/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3106/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2238/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3248/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.37      70.35 f
  U_TEST_BFLY/U579/Z (SC7P5T_AO22X2_CSC20L)              28.06      98.41 f
  U_TEST_BFLY/U580/Z (SC7P5T_INVX2_CSC20L)                6.55     104.96 r
  U_TEST_BFLY/dout2_i[158] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/data_in_real[158] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.96 r
  data arrival time                                                104.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[142] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[142] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[142] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3246/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3247/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             24.36      47.88 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52      56.40 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85      62.25 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71      85.97 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05      95.01 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     118.50 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     127.92 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     127.92 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     127.92 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     127.92 r
  data arrival time                                                127.92
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[141] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[141] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[141] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1558/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             25.46      73.37 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52      81.89 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85      87.74 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71     111.46 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05     120.50 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     143.99 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     153.41 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     153.41 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     153.41 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     153.41 r
  data arrival time                                                153.41
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[140] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[140] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[140] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2017/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1870/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             25.46     110.11 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52     118.63 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85     124.48 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71     148.19 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05     157.24 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     180.73 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     190.15 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     190.15 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     190.15 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     190.15 r
  data arrival time                                                190.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[139] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[139] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1593/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2679/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             25.46     140.43 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52     148.95 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85     154.80 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71     178.51 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05     187.56 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     211.04 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     220.46 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     220.46 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     220.46 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     220.46 r
  data arrival time                                                220.46
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[138] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[138] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[138] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2018/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1946/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2669/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2670/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2679/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             25.46     177.15 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52     185.67 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85     191.52 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71     215.23 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05     224.28 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     247.76 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     257.18 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     257.18 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     257.18 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     257.18 r
  data arrival time                                                257.18
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[137] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[137] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[137] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1941/Z (SC7P5T_NR2IAX2_CSC20L)            13.95      13.95 f
  U_TEST_BFLY/U1311/Z (SC7P5T_OA22X1_MR_CSC20L)          25.31      39.26 f
  U_TEST_BFLY/U2897/Z (SC7P5T_INVX2_CSC20L)               9.24      48.50 r
  U_TEST_BFLY/U2669/Z (SC7P5T_AO22X2_CSC20L)             23.48      71.98 r
  U_TEST_BFLY/U2670/Z (SC7P5T_INVX2_CSC20L)               8.09      80.07 f
  U_TEST_BFLY/U2679/Z (SC7P5T_OA22X2_CSC20L)             27.11     107.18 f
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX2_CSC20L)               8.82     116.01 r
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             23.43     139.44 r
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.09     147.52 f
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.60     176.12 f
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             24.73     200.86 f
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               9.59     210.45 r
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.55     216.00 f
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             21.07     237.07 f
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.97     247.05 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           27.18     274.22 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     283.43 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     283.43 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     283.43 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     283.43 f
  data arrival time                                                283.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[136] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[136] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[136] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U2013/Z (SC7P5T_INVX2_CSC20L)               4.52       4.52 r
  U_TEST_BFLY/U2641/Z (SC7P5T_AO22X2_CSC20L)             25.47      30.00 r
  U_TEST_BFLY/U2642/Z (SC7P5T_INVX2_CSC20L)               8.10      38.10 f
  U_TEST_BFLY/U1311/Z (SC7P5T_OA22X1_MR_CSC20L)          26.23      64.33 f
  U_TEST_BFLY/U2897/Z (SC7P5T_INVX2_CSC20L)               9.24      73.58 r
  U_TEST_BFLY/U2669/Z (SC7P5T_AO22X2_CSC20L)             23.48      97.05 r
  U_TEST_BFLY/U2670/Z (SC7P5T_INVX2_CSC20L)               8.09     105.14 f
  U_TEST_BFLY/U2679/Z (SC7P5T_OA22X2_CSC20L)             27.11     132.26 f
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX2_CSC20L)               8.82     141.08 r
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             23.43     164.51 r
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.09     172.60 f
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.60     201.19 f
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             24.73     225.93 f
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               9.59     235.52 r
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.55     241.07 f
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             21.07     262.14 f
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.97     272.12 r
  U_TEST_BFLY/U2865/Z (SC7P5T_AO32X1_L_CSC20L)           27.18     299.29 r
  U_TEST_BFLY/U2866/Z (SC7P5T_INVX1_CSC20L)               9.21     308.50 f
  U_TEST_BFLY/dout2_i[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     308.50 f
  U_SHIFT_REG_HIGH/data_in_real[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     308.50 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     308.50 f
  data arrival time                                                308.50
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[135] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[135] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[135] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2973/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2641/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2642/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1311/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2897/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2669/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2670/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2679/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2917/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2799/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2800/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2808/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1011/Z (SC7P5T_OA22X2_CSC20L)             25.46     226.45 r
  U_TEST_BFLY/U2788/Z (SC7P5T_INVX2_CSC20L)               8.52     234.97 f
  U_TEST_BFLY/U2790/Z (SC7P5T_INVX2_CSC20L)               5.85     240.82 r
  U_TEST_BFLY/U2350/Z (SC7P5T_OA22X1_CSC20L)             23.71     264.53 r
  U_TEST_BFLY/U2035/Z (SC7P5T_INVX1_CSC20L)               9.05     273.58 f
  U_TEST_BFLY/U2830/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     297.07 f
  U_TEST_BFLY/U2831/Z (SC7P5T_INVX1_CSC20L)               9.42     306.49 r
  U_TEST_BFLY/dout2_q[159] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     306.49 r
  U_SHIFT_REG_HIGH/data_in_imag[159] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     306.49 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__0__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     306.49 r
  data arrival time                                                306.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[134] (input port)
  Endpoint: do1_im_reg_1__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[134] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[134] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3225/Z (SC7P5T_INVX1_CSC20L)               8.52       8.52 f
  U_TEST_BFLY/U3120/Z (SC7P5T_AO22X2_CSC20L)             26.41      34.93 f
  U_TEST_BFLY/U2239/Z (SC7P5T_INVX2_CSC20L)               9.26      44.19 r
  U_TEST_BFLY/U3282/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.17      68.37 r
  U_TEST_BFLY/dout1_q[148] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      68.37 r
  U453/Z (SC7P5T_MUX2X1_CSC20L)                          27.95      96.32 r
  do1_im_reg_1__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)           0.00      96.32 r
  data arrival time                                                 96.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[133] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[133] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[133] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3226/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3227/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[132] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[132] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[132] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1645/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[131] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[131] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[131] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1981/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1788/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[130] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[130] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[130] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1536/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2698/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2913/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[129] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[129] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1982/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1823/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2690/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2691/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2698/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2913/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[128] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[128] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[128] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1803/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1284/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2905/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2690/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2691/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2698/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2913/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[127] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[127] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[127] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2644/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2633/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2634/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1284/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2905/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2690/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2691/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2698/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2913/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[126] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[126] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[126] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2954/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2633/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2634/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1284/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2905/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2690/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2691/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2698/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2913/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2818/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2819/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2827/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1001/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2351/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2036/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2857/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2858/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[149] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[149] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__1__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[125] (input port)
  Endpoint: do1_im_reg_2__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[125] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[125] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3200/Z (SC7P5T_INVX1_CSC20L)               8.52       8.52 f
  U_TEST_BFLY/U3131/Z (SC7P5T_AO22X2_CSC20L)             26.41      34.93 f
  U_TEST_BFLY/U2249/Z (SC7P5T_INVX2_CSC20L)               9.26      44.19 r
  U_TEST_BFLY/U3312/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.28      68.47 r
  U_TEST_BFLY/dout1_q[138] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      68.47 r
  U348/Z (SC7P5T_MUX2X2_CSC20L)                          30.40      98.87 r
  do1_im_reg_2__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)           0.00      98.87 r
  data arrival time                                                 98.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[124] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[124] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[124] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3201/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3202/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             24.36      47.88 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77      55.65 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18      62.83 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34      87.17 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05      96.21 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     119.70 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     129.12 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     129.12 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     129.12 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     129.12 r
  data arrival time                                                129.12
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[123] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[123] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[123] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1718/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46      73.37 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77      81.14 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18      88.32 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     112.66 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     121.70 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     145.19 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     154.61 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     154.61 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     154.61 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     154.61 r
  data arrival time                                                154.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[122] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[122] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[122] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1975/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1822/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46     110.11 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77     117.88 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18     125.06 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     149.39 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     158.44 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     181.93 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     191.35 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     191.35 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     191.35 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     191.35 r
  data arrival time                                                191.35
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[121] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[121] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[121] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1533/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2716/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2920/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46     140.43 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77     148.19 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18     155.37 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     179.71 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     188.76 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     212.24 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     221.66 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     221.66 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     221.66 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     221.66 r
  data arrival time                                                221.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[120] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[120] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[120] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1977/Z (SC7P5T_INVX2_CSC20L)               4.72       4.72 f
  U_TEST_BFLY/U962/Z (SC7P5T_OR2X2_A_CSC20L)             23.46      28.18 f
  U_TEST_BFLY/U2709/Z (SC7P5T_AO22X2_CSC20L)             24.25      52.42 f
  U_TEST_BFLY/U2710/Z (SC7P5T_INVX2_CSC20L)               8.34      60.76 r
  U_TEST_BFLY/U2716/Z (SC7P5T_OA22X2_CSC20L)             26.70      87.47 r
  U_TEST_BFLY/U2920/Z (SC7P5T_INVX2_CSC20L)               7.74      95.21 f
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             24.25     119.46 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.34     127.80 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.06     155.86 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46     181.32 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77     189.08 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18     196.26 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     220.60 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     229.65 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     253.13 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     262.55 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     262.55 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     262.55 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     262.55 r
  data arrival time                                                262.55
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[119] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[119] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1848/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1322/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2912/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2709/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2710/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2716/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2920/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46     202.96 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77     210.72 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18     217.90 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     242.24 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     251.29 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     274.77 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     284.19 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     284.19 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     284.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     284.19 r
  data arrival time                                                284.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[118] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[118] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[118] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U1973/Z (SC7P5T_INVX2_CSC20L)               4.52       4.52 r
  U_TEST_BFLY/U2653/Z (SC7P5T_AO22X2_CSC20L)             25.47      30.00 r
  U_TEST_BFLY/U2654/Z (SC7P5T_INVX2_CSC20L)               8.10      38.10 f
  U_TEST_BFLY/U1322/Z (SC7P5T_OA22X1_MR_CSC20L)          26.23      64.33 f
  U_TEST_BFLY/U2912/Z (SC7P5T_INVX2_CSC20L)               9.24      73.58 r
  U_TEST_BFLY/U2709/Z (SC7P5T_AO22X2_CSC20L)             23.48      97.05 r
  U_TEST_BFLY/U2710/Z (SC7P5T_INVX2_CSC20L)               8.09     105.14 f
  U_TEST_BFLY/U2716/Z (SC7P5T_OA22X2_CSC20L)             27.11     132.26 f
  U_TEST_BFLY/U2920/Z (SC7P5T_INVX2_CSC20L)               8.82     141.08 r
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             23.43     164.51 r
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.09     172.60 f
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.60     201.19 f
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             24.73     225.93 f
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               8.73     234.66 r
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                6.45     241.10 f
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             21.44     262.54 f
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.97     272.52 r
  U_TEST_BFLY/U2861/Z (SC7P5T_AO32X1_L_CSC20L)           27.18     299.69 r
  U_TEST_BFLY/U2862/Z (SC7P5T_INVX1_CSC20L)               9.21     308.90 f
  U_TEST_BFLY/dout2_i[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     308.90 f
  U_SHIFT_REG_HIGH/data_in_real[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     308.90 f
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     308.90 f
  data arrival time                                                308.90
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[117] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[117] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[117] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2963/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2653/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2654/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1322/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2912/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2709/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2710/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2716/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2920/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2838/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2839/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2845/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1000/Z (SC7P5T_OA22X2_CSC20L)             25.46     226.45 r
  U_TEST_BFLY/U2793/Z (SC7P5T_INVX2_CSC20L)               7.77     234.22 f
  U_TEST_BFLY/U958/Z (SC7P5T_INVX1_CSC20L)                7.18     241.40 r
  U_TEST_BFLY/U2352/Z (SC7P5T_OA22X1_CSC20L)             24.34     265.74 r
  U_TEST_BFLY/U2029/Z (SC7P5T_INVX1_CSC20L)               9.05     274.78 f
  U_TEST_BFLY/U2855/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     298.27 f
  U_TEST_BFLY/U2856/Z (SC7P5T_INVX1_CSC20L)               9.42     307.69 r
  U_TEST_BFLY/dout2_q[139] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     307.69 r
  U_SHIFT_REG_HIGH/data_in_imag[139] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     307.69 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__2__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     307.69 r
  data arrival time                                                307.69
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[116] (input port)
  Endpoint: do1_im_reg_3__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[116] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[116] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3240/Z (SC7P5T_INVX1_CSC20L)               8.52       8.52 f
  U_TEST_BFLY/U3105/Z (SC7P5T_AO22X2_CSC20L)             26.41      34.93 f
  U_TEST_BFLY/U2247/Z (SC7P5T_INVX2_CSC20L)               9.26      44.19 r
  U_TEST_BFLY/U3304/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.17      68.37 r
  U_TEST_BFLY/dout1_q[128] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      68.37 r
  U475/Z (SC7P5T_MUX2X1_CSC20L)                          27.95      96.32 r
  do1_im_reg_3__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)           0.00      96.32 r
  data arrival time                                                 96.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[115] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[115] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[115] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3241/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3242/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93      83.92 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     107.35 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     116.77 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.77 r
  data arrival time                                                116.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[114] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[114] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[114] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1678/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     109.43 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     132.86 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     142.28 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.28 r
  data arrival time                                                142.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[113] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[113] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[113] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2003/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1807/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     146.17 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     169.60 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     179.02 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.02 r
  data arrival time                                                179.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[112] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[112] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[112] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1575/Z (SC7P5T_AN2X2_CSC20L)              19.70      19.70 r
  U_TEST_BFLY/U1155/Z (SC7P5T_OA22X1_MR_CSC20L)          26.98      46.68 r
  U_TEST_BFLY/U2916/Z (SC7P5T_INVX2_CSC20L)               8.61      55.29 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             24.43      79.72 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34      88.06 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06     116.12 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     142.87 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     168.71 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     177.64 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     201.06 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     210.48 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     210.48 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     210.48 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     210.48 r
  data arrival time                                                210.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[111] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[111] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[111] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1999/Z (SC7P5T_INVX2_CSC20L)               4.72       4.72 f
  U_TEST_BFLY/U961/Z (SC7P5T_OR2X2_A_CSC20L)             23.46      28.18 f
  U_TEST_BFLY/U2667/Z (SC7P5T_AO22X2_CSC20L)             24.25      52.42 f
  U_TEST_BFLY/U2668/Z (SC7P5T_INVX2_CSC20L)               8.36      60.78 r
  U_TEST_BFLY/U1155/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      87.34 r
  U_TEST_BFLY/U2916/Z (SC7P5T_INVX2_CSC20L)               8.61      95.95 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             24.43     120.38 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34     128.72 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06     156.78 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     183.52 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     209.36 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     218.29 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     241.72 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     251.14 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     251.14 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     251.14 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     251.14 r
  data arrival time                                                251.14
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[110] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[110] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[110] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1954/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1289/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2896/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2667/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2668/Z (SC7P5T_INVX2_CSC20L)               8.36      82.42 r
  U_TEST_BFLY/U1155/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     108.98 r
  U_TEST_BFLY/U2916/Z (SC7P5T_INVX2_CSC20L)               8.61     117.59 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             24.43     142.02 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34     150.36 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06     178.42 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     205.16 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     231.00 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     239.93 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     263.36 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     272.78 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.78 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.78 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.78 r
  data arrival time                                                272.78
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[109] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[109] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2647/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2639/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2640/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1289/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2896/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2667/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2668/Z (SC7P5T_INVX2_CSC20L)               8.36     107.12 r
  U_TEST_BFLY/U1155/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     133.68 r
  U_TEST_BFLY/U2916/Z (SC7P5T_INVX2_CSC20L)               8.61     142.29 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             24.43     166.72 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34     175.06 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06     203.12 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     229.87 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     255.70 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     264.64 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     288.06 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     297.48 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     297.48 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     297.48 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     297.48 r
  data arrival time                                                297.48
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[108] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[108] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[108] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2981/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2639/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2640/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1289/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2896/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2667/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2668/Z (SC7P5T_INVX2_CSC20L)               8.36     105.91 r
  U_TEST_BFLY/U1155/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     132.47 r
  U_TEST_BFLY/U2916/Z (SC7P5T_INVX2_CSC20L)               8.61     141.08 f
  U_TEST_BFLY/U2797/Z (SC7P5T_AO22X2_CSC20L)             24.43     165.51 f
  U_TEST_BFLY/U2798/Z (SC7P5T_INVX2_CSC20L)               8.34     173.85 r
  U_TEST_BFLY/U2789/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.91 r
  U_TEST_BFLY/U1010/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.66 r
  U_TEST_BFLY/U2353/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.50 r
  U_TEST_BFLY/U2022/Z (SC7P5T_INVX1_CSC20L)               8.93     263.43 f
  U_TEST_BFLY/U2931/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     286.85 f
  U_TEST_BFLY/U2932/Z (SC7P5T_INVX1_CSC20L)               9.42     296.27 r
  U_TEST_BFLY/dout2_q[129] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.27 r
  U_SHIFT_REG_HIGH/data_in_imag[129] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.27 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__3__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.27 r
  data arrival time                                                296.27
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[107] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[107] (in)                                         0.00       0.00 f
  U_TEST_BFLY/din2_q[107] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3260/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3109/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2260/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3263/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.37      70.35 f
  U_TEST_BFLY/U575/Z (SC7P5T_AO22X2_CSC20L)              28.06      98.42 f
  U_TEST_BFLY/U576/Z (SC7P5T_INVX2_CSC20L)                6.55     104.96 r
  U_TEST_BFLY/dout2_i[118] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/data_in_real[118] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.96 r
  data arrival time                                                104.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[106] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[106] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[106] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3261/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3262/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93      83.92 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     107.35 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     116.77 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.77 r
  data arrival time                                                116.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[105] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[105] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[105] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1535/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     109.43 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     132.86 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     142.28 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.28 r
  data arrival time                                                142.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[104] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[104] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[104] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2005/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1876/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     146.17 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     169.60 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     179.02 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.02 r
  data arrival time                                                179.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[103] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[103] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[103] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1648/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2682/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2908/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     176.48 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     199.91 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     209.33 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.33 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.33 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.33 r
  data arrival time                                                209.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[102] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[102] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[102] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2007/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1873/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2675/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2676/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2682/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2908/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     213.21 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     236.63 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     246.05 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.05 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.05 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.05 r
  data arrival time                                                246.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[101] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[101] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[101] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1872/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1273/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2900/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2675/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2676/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2682/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2908/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     239.02 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     262.44 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     271.86 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     271.86 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     271.86 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     271.86 r
  data arrival time                                                271.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[100] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[100] (in)                                         0.00       0.00 r
  U_TEST_BFLY/din2_q[100] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2630/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2626/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2627/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1273/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2900/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2675/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2676/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2682/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2908/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     263.72 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     287.15 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     296.57 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.57 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.57 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.57 r
  data arrival time                                                296.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[99] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[99] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2979/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2626/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2627/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1273/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2900/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2675/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2676/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2682/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2908/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2805/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2806/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2811/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1014/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2354/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2024/Z (SC7P5T_INVX1_CSC20L)               8.93     262.51 f
  U_TEST_BFLY/U2881/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     285.94 f
  U_TEST_BFLY/U2882/Z (SC7P5T_INVX1_CSC20L)               9.42     295.36 r
  U_TEST_BFLY/dout2_i[119] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.36 r
  U_SHIFT_REG_HIGH/data_in_real[119] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.36 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__4__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.36 r
  data arrival time                                                295.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[98] (input port)
  Endpoint: do1_im_reg_5__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[98] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[98] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3190/Z (SC7P5T_INVX1_CSC20L)               8.52       8.52 f
  U_TEST_BFLY/U3129/Z (SC7P5T_AO22X2_CSC20L)             26.41      34.93 f
  U_TEST_BFLY/U2240/Z (SC7P5T_INVX2_CSC20L)               9.26      44.19 r
  U_TEST_BFLY/U3310/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.28      68.47 r
  U_TEST_BFLY/dout1_q[108] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      68.47 r
  U700/Z (SC7P5T_MUX2X2_CSC20L)                          30.40      98.87 r
  do1_im_reg_5__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)           0.00      98.87 r
  data arrival time                                                 98.87
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[97] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[97] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[97] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3191/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3192/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[96] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[96] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[96] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1662/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[95] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[95] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[95] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1986/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1864/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[94] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[94] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[94] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1747/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2714/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2934/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[93] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[93] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[93] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1989/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1861/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2705/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2706/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2714/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2934/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[92] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[92] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[92] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1860/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1328/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2910/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2705/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2706/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2714/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2934/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[91] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[91] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[91] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2661/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2649/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2650/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1328/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2910/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2705/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2706/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2714/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2934/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[90] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[90] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[90] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2975/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2649/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2650/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1328/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2910/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2705/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2706/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2714/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2934/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2834/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2835/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2843/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1021/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2355/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2027/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2927/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2928/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[109] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[109] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__5__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[89] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[89] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3215/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3118/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2266/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3218/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U591/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U592/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[98] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[98] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__6__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[88] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[88] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[88] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3216/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3217/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[87] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[87] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[87] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1632/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[86] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[86] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[86] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1996/Z (SC7P5T_INVX2_CSC20L)               4.72       4.72 f
  U_TEST_BFLY/U960/Z (SC7P5T_OR2X2_A_CSC20L)             23.46      28.18 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25      52.42 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34      60.76 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06      88.82 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     115.57 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     141.41 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     150.45 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     173.94 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     183.36 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     183.36 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     183.36 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     183.36 r
  data arrival time                                                183.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[85] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[85] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[85] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1641/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2696/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2923/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[84] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[84] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[84] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1994/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1932/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2686/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2687/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2696/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2923/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[83] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[83] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[83] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1931/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1278/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2903/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2686/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2687/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2696/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2923/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[82] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[82] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[82] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2666/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2659/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2660/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1278/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2903/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2686/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2687/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2696/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2923/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[81] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[81] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[81] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2977/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2659/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2660/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1278/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2903/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2686/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2687/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2696/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2923/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2814/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2815/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2825/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1006/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2356/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2033/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2853/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2854/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[99] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[99] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__6__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[80] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[80] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[80] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3195/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3130/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2254/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3198/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.37      70.35 f
  U_TEST_BFLY/U573/Z (SC7P5T_AO22X2_CSC20L)              28.06      98.42 f
  U_TEST_BFLY/U574/Z (SC7P5T_INVX2_CSC20L)                6.55     104.96 r
  U_TEST_BFLY/dout2_i[88] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/data_in_real[88] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__7__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.96 r
  data arrival time                                                104.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[79] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[79] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3196/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3197/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[78] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[78] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[78] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1746/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[77] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[77] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[77] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1993/Z (SC7P5T_INVX2_CSC20L)               4.72       4.72 f
  U_TEST_BFLY/U959/Z (SC7P5T_OR2X2_A_CSC20L)             23.46      28.18 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25      52.42 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34      60.76 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06      88.82 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     115.57 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     141.41 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     150.45 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     173.94 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     183.36 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     183.36 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     183.36 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     183.36 r
  data arrival time                                                183.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[76] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[76] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[76] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1737/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2715/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2919/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[75] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[75] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[75] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1995/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1922/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2707/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2708/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2715/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2919/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[74] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[74] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[74] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1919/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1291/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2911/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2707/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2708/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2715/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2919/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[73] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[73] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[73] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2662/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2651/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2652/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1291/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2911/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2707/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2708/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2715/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2919/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[72] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[72] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[72] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2983/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2651/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2652/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1291/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2911/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2707/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2708/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2715/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2919/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2836/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2837/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2844/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1022/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2357/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2030/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2925/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2926/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[89] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[89] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__7__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[71] (input port)
  Endpoint: do1_im_reg_8__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[71] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[71] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3235/Z (SC7P5T_INVX1_CSC20L)               8.52       8.52 f
  U_TEST_BFLY/U3104/Z (SC7P5T_AO22X2_CSC20L)             26.41      34.93 f
  U_TEST_BFLY/U2252/Z (SC7P5T_INVX2_CSC20L)               9.26      44.19 r
  U_TEST_BFLY/U3294/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.17      68.37 r
  U_TEST_BFLY/dout1_q[78] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00      68.37 r
  U465/Z (SC7P5T_MUX2X1_CSC20L)                          27.95      96.32 r
  do1_im_reg_8__8_/D (SC7P5T_SDFFRQX1_A_CSC20L)           0.00      96.32 r
  data arrival time                                                 96.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[70] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[70] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[70] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3236/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3237/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              25.63      49.15 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[69] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[69] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1570/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75      74.66 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[68] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[68] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[68] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1985/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1907/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     111.40 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[67] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[67] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[67] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1665/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2700/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2915/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     141.72 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[66] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[66] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[66] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1987/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1904/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2694/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2695/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2700/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2915/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     178.44 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[65] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[65] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[65] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1903/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1270/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2895/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2694/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2695/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2700/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2915/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     204.25 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[64] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[64] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[64] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2646/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2637/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2638/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1270/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2895/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2694/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2695/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2700/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2915/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     228.95 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[63] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[63] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[63] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2965/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2637/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2638/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1270/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2895/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2694/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2695/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2700/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2915/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2822/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2823/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2829/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U995/Z (SC7P5T_OA22X2_CSC20L)              26.75     227.74 r
  U_TEST_BFLY/U2358/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2032/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2851/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2852/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[79] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[79] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__8__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[62] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[62] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[62] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3230/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3121/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2255/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3233/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U585/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U586/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[68] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[68] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__9__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[61] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[61] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[61] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3231/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3232/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[60] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[60] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[60] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1689/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[59] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[59] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2008/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1897/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[58] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[58] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[58] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1754/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2699/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2914/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[57] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[57] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[57] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2006/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1894/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2692/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2693/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2699/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2914/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[56] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[56] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[56] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1893/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1295/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2906/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2692/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2693/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2699/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2914/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[55] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[55] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[55] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2645/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2635/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2636/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1295/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2906/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2692/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2693/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2699/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2914/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[54] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[54] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[54] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2958/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2635/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2636/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1295/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2906/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2692/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2693/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2699/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2914/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2820/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2821/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2828/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1007/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2359/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2026/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2939/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2940/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[69] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[69] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__9__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[53] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[53] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[53] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3220/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3119/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2246/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3223/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U569/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U570/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[58] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[58] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__10__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[52] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[52] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[52] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3221/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3222/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[51] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[51] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[51] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1670/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[50] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[50] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[50] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1998/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1888/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[49] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[49] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1634/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2697/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2924/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[48] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[48] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[48] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2000/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1937/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2688/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2689/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2697/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2924/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[47] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[47] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[47] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1896/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1318/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2904/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2688/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2689/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2697/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2924/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[46] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[46] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[46] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2643/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2631/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2632/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1318/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2904/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2688/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2689/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2697/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2924/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[45] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[45] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[45] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2985/Z (SC7P5T_ND2X8_CSC20L)               7.11       7.11 f
  U_TEST_BFLY/U2631/Z (SC7P5T_AO22X2_CSC20L)             23.94      31.05 f
  U_TEST_BFLY/U2632/Z (SC7P5T_INVX2_CSC20L)               8.36      39.41 r
  U_TEST_BFLY/U1318/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.97 r
  U_TEST_BFLY/U2904/Z (SC7P5T_INVX2_CSC20L)               8.61      74.58 f
  U_TEST_BFLY/U2688/Z (SC7P5T_AO22X2_CSC20L)             24.43      99.01 f
  U_TEST_BFLY/U2689/Z (SC7P5T_INVX2_CSC20L)               8.34     107.35 r
  U_TEST_BFLY/U2697/Z (SC7P5T_OA22X2_CSC20L)             26.70     134.05 r
  U_TEST_BFLY/U2924/Z (SC7P5T_INVX2_CSC20L)               7.74     141.79 f
  U_TEST_BFLY/U2816/Z (SC7P5T_AO22X2_CSC20L)             24.25     166.04 f
  U_TEST_BFLY/U2817/Z (SC7P5T_INVX2_CSC20L)               8.34     174.38 r
  U_TEST_BFLY/U2826/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.45 r
  U_TEST_BFLY/U1005/Z (SC7P5T_OA22X2_CSC20L)             26.75     229.19 r
  U_TEST_BFLY/U2360/Z (SC7P5T_OA22X1_CSC20L)             25.84     255.03 r
  U_TEST_BFLY/U2034/Z (SC7P5T_INVX1_CSC20L)               9.05     264.08 f
  U_TEST_BFLY/U2849/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.56 f
  U_TEST_BFLY/U2850/Z (SC7P5T_INVX1_CSC20L)               9.42     296.98 r
  U_TEST_BFLY/dout2_q[59] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.98 r
  U_SHIFT_REG_HIGH/data_in_imag[59] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.98 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__10__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.98 r
  data arrival time                                                296.98
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[44] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[44] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[44] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3210/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3117/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2241/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3213/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U589/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U590/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[48] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[48] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__11__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[43] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[43] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[43] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3211/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3212/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[42] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[42] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[42] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1531/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[41] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[41] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[41] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1972/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1875/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[40] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[40] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[40] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1529/Z (SC7P5T_AN2X2_CSC20L)              19.70      19.70 r
  U_TEST_BFLY/U1154/Z (SC7P5T_OA22X1_MR_CSC20L)          26.98      46.68 r
  U_TEST_BFLY/U2922/Z (SC7P5T_INVX2_CSC20L)               8.61      55.29 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             24.43      79.72 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34      88.06 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06     116.12 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     142.87 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     168.71 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     177.75 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     201.24 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     210.66 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     210.66 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     210.66 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     210.66 r
  data arrival time                                                210.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[39] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[39] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1976/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1885/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2684/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2685/Z (SC7P5T_INVX2_CSC20L)               8.36      56.61 r
  U_TEST_BFLY/U1154/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      83.17 r
  U_TEST_BFLY/U2922/Z (SC7P5T_INVX2_CSC20L)               8.61      91.78 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             24.43     116.21 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34     124.55 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06     152.61 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     179.36 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     205.19 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     214.24 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     237.73 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     247.15 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     247.15 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     247.15 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     247.15 r
  data arrival time                                                247.15
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[38] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[38] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[38] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1942/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1298/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2902/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2684/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2685/Z (SC7P5T_INVX2_CSC20L)               8.36      82.42 r
  U_TEST_BFLY/U1154/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     108.98 r
  U_TEST_BFLY/U2922/Z (SC7P5T_INVX2_CSC20L)               8.61     117.59 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             24.43     142.02 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34     150.36 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06     178.42 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     205.16 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     231.00 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     240.05 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     263.53 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     272.95 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.95 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.95 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.95 r
  data arrival time                                                272.95
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[37] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[37] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[37] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2665/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2657/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2658/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1298/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2902/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2684/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2685/Z (SC7P5T_INVX2_CSC20L)               8.36     107.12 r
  U_TEST_BFLY/U1154/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     133.68 r
  U_TEST_BFLY/U2922/Z (SC7P5T_INVX2_CSC20L)               8.61     142.29 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             24.43     166.72 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34     175.06 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06     203.12 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     229.87 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     255.71 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     264.75 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     288.24 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     297.66 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     297.66 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     297.66 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     297.66 r
  data arrival time                                                297.66
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[36] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[36] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[36] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2967/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2657/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2658/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1298/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2902/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2684/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2685/Z (SC7P5T_INVX2_CSC20L)               8.36     105.91 r
  U_TEST_BFLY/U1154/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56     132.47 r
  U_TEST_BFLY/U2922/Z (SC7P5T_INVX2_CSC20L)               8.61     141.08 f
  U_TEST_BFLY/U2812/Z (SC7P5T_AO22X2_CSC20L)             24.43     165.51 f
  U_TEST_BFLY/U2813/Z (SC7P5T_INVX2_CSC20L)               8.34     173.85 r
  U_TEST_BFLY/U2824/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.91 r
  U_TEST_BFLY/U1016/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.66 r
  U_TEST_BFLY/U2361/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.50 r
  U_TEST_BFLY/U2023/Z (SC7P5T_INVX1_CSC20L)               9.05     263.54 f
  U_TEST_BFLY/U2937/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.03 f
  U_TEST_BFLY/U2938/Z (SC7P5T_INVX1_CSC20L)               9.42     296.45 r
  U_TEST_BFLY/dout2_q[49] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.45 r
  U_SHIFT_REG_HIGH/data_in_imag[49] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__11__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.45 r
  data arrival time                                                296.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[35] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[35] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[35] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3250/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3107/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2267/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3253/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U571/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U572/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[38] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[38] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__12__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[34] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[34] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[34] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3251/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3252/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[33] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[33] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[33] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1683/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[32] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[32] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[32] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1967/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1849/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[31] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[31] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[31] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1545/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2680/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2918/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[30] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[30] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[30] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1971/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1825/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2671/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2672/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2680/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2918/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[29] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[29] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1836/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1305/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2898/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2671/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2672/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2680/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2918/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[28] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[28] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[28] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2628/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2622/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2623/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1305/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2898/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2671/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2672/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2680/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2918/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[27] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[27] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[27] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2969/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2622/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2623/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1305/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2898/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2671/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2672/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2680/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2918/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2801/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2802/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2809/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1015/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2362/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2031/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2847/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2848/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[39] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[39] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__12__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[26] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[26] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[26] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3185/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3128/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2245/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3188/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.37      70.35 f
  U_TEST_BFLY/U587/Z (SC7P5T_AO22X2_CSC20L)              28.06      98.42 f
  U_TEST_BFLY/U588/Z (SC7P5T_INVX2_CSC20L)                6.55     104.96 r
  U_TEST_BFLY/dout2_i[28] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/data_in_real[28] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.96 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.96 r
  data arrival time                                                104.96
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[25] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[25] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[25] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3186/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3187/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93      83.92 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     107.35 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     116.77 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.77 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.77 r
  data arrival time                                                116.77
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[24] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[24] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[24] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1724/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     109.43 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     132.86 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     142.28 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.28 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.28 r
  data arrival time                                                142.28
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[23] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[23] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[23] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1984/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1786/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     146.17 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     169.60 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     179.02 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.02 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.02 r
  data arrival time                                                179.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[22] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[22] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[22] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1682/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2713/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2933/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     176.48 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     199.91 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     209.33 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.33 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.33 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.33 r
  data arrival time                                                209.33
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[21] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[21] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[21] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1983/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1953/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2703/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2704/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2713/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2933/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     213.21 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     236.63 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     246.05 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.05 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.05 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.05 r
  data arrival time                                                246.05
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[20] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[20] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[20] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1951/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1290/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2909/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2703/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2704/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2713/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2933/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     239.02 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     262.44 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     271.86 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     271.86 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     271.86 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     271.86 r
  data arrival time                                                271.86
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[19] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[19] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2683/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2677/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2678/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1290/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2909/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2703/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2704/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2713/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2933/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     263.72 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     287.15 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     296.57 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.57 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.57 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.57 r
  data arrival time                                                296.57
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[18] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[18] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[18] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2971/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2677/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2678/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1290/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2909/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2703/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2704/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2713/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2933/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2832/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2833/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2842/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1020/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2363/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2028/Z (SC7P5T_INVX1_CSC20L)               8.93     262.51 f
  U_TEST_BFLY/U2887/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     285.94 f
  U_TEST_BFLY/U2888/Z (SC7P5T_INVX1_CSC20L)               9.42     295.36 r
  U_TEST_BFLY/dout2_i[29] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.36 r
  U_SHIFT_REG_HIGH/data_in_real[29] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.36 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__13__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.36 r
  data arrival time                                                295.36
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[17] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[17] (in)                                          0.00       0.00 f
  U_TEST_BFLY/din2_q[17] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3255/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3108/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2236/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3258/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U557/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U558/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[18] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[18] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[16] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[16] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[16] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3256/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3257/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              24.36      47.88 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77      55.65 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18      62.83 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34      87.17 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93      96.10 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     119.52 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     128.94 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     128.94 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     128.94 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     128.94 r
  data arrival time                                                128.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[15] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[15] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[15] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1623/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46      73.37 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77      81.14 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18      88.32 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     112.66 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     121.59 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     145.01 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     154.43 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     154.43 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     154.43 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     154.43 r
  data arrival time                                                154.43
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[14] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[14] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[14] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1980/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1795/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     110.11 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     117.88 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     125.06 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     149.39 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     158.32 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     181.75 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     191.17 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     191.17 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     191.17 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     191.17 r
  data arrival time                                                191.17
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[13] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[13] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[13] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1782/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2681/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2907/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     140.43 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     148.19 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     155.37 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     179.71 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     188.64 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     212.07 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     221.49 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     221.49 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     221.49 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     221.49 r
  data arrival time                                                221.49
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[12] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[12] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[12] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2019/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1828/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2673/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2674/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2681/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2907/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     177.15 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     184.92 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     192.10 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     216.43 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     225.36 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     248.79 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     258.21 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     258.21 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     258.21 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     258.21 r
  data arrival time                                                258.21
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[11] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[11] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[11] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1835/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1296/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2899/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2673/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2674/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2681/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2907/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     202.96 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     210.72 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     217.90 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     242.24 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     251.17 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     274.60 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     284.02 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     284.02 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     284.02 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     284.02 r
  data arrival time                                                284.02
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[10] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[10] (in)                                          0.00       0.00 r
  U_TEST_BFLY/din2_q[10] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2629/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2624/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2625/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1296/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2899/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2673/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2674/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2681/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2907/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     227.66 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     235.43 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     242.61 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     266.94 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     275.87 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     299.30 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     308.72 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     308.72 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     308.72 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     308.72 r
  data arrival time                                                308.72
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[9] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[9] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2956/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2624/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2625/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1296/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2899/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2673/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2674/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2681/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2907/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2803/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2804/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2810/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U999/Z (SC7P5T_OA22X2_CSC20L)              25.46     226.45 r
  U_TEST_BFLY/U2775/Z (SC7P5T_INVX2_CSC20L)               7.77     234.22 f
  U_TEST_BFLY/U957/Z (SC7P5T_INVX1_CSC20L)                7.18     241.40 r
  U_TEST_BFLY/U2364/Z (SC7P5T_OA22X1_CSC20L)             24.34     265.73 r
  U_TEST_BFLY/U2025/Z (SC7P5T_INVX1_CSC20L)               8.93     274.67 f
  U_TEST_BFLY/U2885/Z (SC7P5T_AO32X1_L_CSC20L)           23.43     298.09 f
  U_TEST_BFLY/U2886/Z (SC7P5T_INVX1_CSC20L)               9.42     307.51 r
  U_TEST_BFLY/dout2_i[19] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     307.51 r
  U_SHIFT_REG_HIGH/data_in_real[19] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     307.51 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__14__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     307.51 r
  data arrival time                                                307.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[8] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 f
  din_q[8] (in)                                           0.00       0.00 f
  U_TEST_BFLY/din2_q[8] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 f
  U_TEST_BFLY/U3205/Z (SC7P5T_INVX1_CSC20L)              10.77      10.77 r
  U_TEST_BFLY/U3116/Z (SC7P5T_AO22X2_CSC20L)             26.22      36.99 r
  U_TEST_BFLY/U2257/Z (SC7P5T_INVX2_CSC20L)               8.99      45.98 f
  U_TEST_BFLY/U3208/Z (SC7P5T_AO22IA1A2X1_CSC20L)        24.30      70.28 f
  U_TEST_BFLY/U577/Z (SC7P5T_AO22X2_CSC20L)              28.02      98.30 f
  U_TEST_BFLY/U578/Z (SC7P5T_INVX2_CSC20L)                6.55     104.85 r
  U_TEST_BFLY/dout2_i[8] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/data_in_real[8] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     104.85 r
  U_SHIFT_REG_HIGH/shift_din_real_reg_0__15__8_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     104.85 r
  data arrival time                                                104.85
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[7] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[7] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[7] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U3206/Z (SC7P5T_INVX1_CSC20L)               8.89       8.89 f
  U_TEST_BFLY/U3207/Z (SC7P5T_NR2X1_MR_CSC20L)           14.63      23.52 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             25.63      49.15 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84      74.99 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05      84.04 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     107.52 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     116.94 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     116.94 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     116.94 r
  data arrival time                                                116.94
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[6] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[6] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[6] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1589/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.22      47.92 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75      74.66 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     100.50 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     109.55 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     133.03 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     142.45 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     142.45 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     142.45 r
  data arrival time                                                142.45
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[5] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[5] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[5] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2015/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1802/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06      84.65 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     111.40 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     137.24 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     146.28 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     169.77 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     179.19 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     179.19 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     179.19 r
  data arrival time                                                179.19
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[4] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[4] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[4] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1624/Z (SC7P5T_AN2X2_CSC20L)              19.69      19.69 r
  U_TEST_BFLY/U2717/Z (SC7P5T_OA22X2_CSC20L)             26.88      46.57 r
  U_TEST_BFLY/U2921/Z (SC7P5T_INVX2_CSC20L)               7.74      54.32 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             24.25      78.57 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34      86.91 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06     114.97 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     141.72 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     167.55 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     176.60 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     200.09 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     209.51 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     209.51 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     209.51 r
  data arrival time                                                209.51
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[3] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[3] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[3] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2016/Z (SC7P5T_INVX2_CSC20L)               5.27       5.27 f
  U_TEST_BFLY/U1939/Z (SC7P5T_OR2X3_CSC20L)              19.41      24.68 f
  U_TEST_BFLY/U2711/Z (SC7P5T_AO22X2_CSC20L)             23.57      48.25 f
  U_TEST_BFLY/U2712/Z (SC7P5T_INVX2_CSC20L)               8.34      56.59 r
  U_TEST_BFLY/U2717/Z (SC7P5T_OA22X2_CSC20L)             26.70      83.30 r
  U_TEST_BFLY/U2921/Z (SC7P5T_INVX2_CSC20L)               7.74      91.04 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             24.25     115.29 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34     123.63 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06     151.69 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     178.44 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     204.28 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     213.32 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     236.81 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     246.23 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     246.23 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     246.23 r
  data arrival time                                                246.23
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[2] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[2] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[2] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U1884/Z (SC7P5T_NR2IAX2_CSC20L)            14.30      14.30 r
  U_TEST_BFLY/U1276/Z (SC7P5T_OA22X1_MR_CSC20L)          26.72      41.02 r
  U_TEST_BFLY/U2901/Z (SC7P5T_INVX2_CSC20L)               8.61      49.63 f
  U_TEST_BFLY/U2711/Z (SC7P5T_AO22X2_CSC20L)             24.43      74.06 f
  U_TEST_BFLY/U2712/Z (SC7P5T_INVX2_CSC20L)               8.34      82.40 r
  U_TEST_BFLY/U2717/Z (SC7P5T_OA22X2_CSC20L)             26.70     109.11 r
  U_TEST_BFLY/U2921/Z (SC7P5T_INVX2_CSC20L)               7.74     116.85 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             24.25     141.10 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34     149.44 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06     177.50 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     204.25 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     230.08 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     239.13 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     262.62 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     272.04 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     272.04 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     272.04 r
  data arrival time                                                272.04
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[1] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[1] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[1] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2664/Z (SC7P5T_ND2IAX4_A_CSC20L)           5.97       5.97 f
  U_TEST_BFLY/U2655/Z (SC7P5T_AO22X2_CSC20L)             24.84      30.81 f
  U_TEST_BFLY/U2656/Z (SC7P5T_INVX2_CSC20L)               8.36      39.17 r
  U_TEST_BFLY/U1276/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      65.73 r
  U_TEST_BFLY/U2901/Z (SC7P5T_INVX2_CSC20L)               8.61      74.34 f
  U_TEST_BFLY/U2711/Z (SC7P5T_AO22X2_CSC20L)             24.43      98.76 f
  U_TEST_BFLY/U2712/Z (SC7P5T_INVX2_CSC20L)               8.34     107.10 r
  U_TEST_BFLY/U2717/Z (SC7P5T_OA22X2_CSC20L)             26.70     133.81 r
  U_TEST_BFLY/U2921/Z (SC7P5T_INVX2_CSC20L)               7.74     141.55 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             24.25     165.80 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34     174.14 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06     202.20 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     228.95 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     254.79 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     263.83 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     287.32 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     296.74 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     296.74 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     296.74 r
  data arrival time                                                296.74
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : din_q[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: din_q[0] (input port)
  Endpoint: U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  din_q[0] (in)                                           0.00       0.00 r
  U_TEST_BFLY/din2_q[0] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00       0.00 r
  U_TEST_BFLY/U2990/Z (SC7P5T_ND2X8_CSC20L)               6.18       6.18 f
  U_TEST_BFLY/U2655/Z (SC7P5T_AO22X2_CSC20L)             23.42      29.60 f
  U_TEST_BFLY/U2656/Z (SC7P5T_INVX2_CSC20L)               8.36      37.96 r
  U_TEST_BFLY/U1276/Z (SC7P5T_OA22X1_MR_CSC20L)          26.56      64.52 r
  U_TEST_BFLY/U2901/Z (SC7P5T_INVX2_CSC20L)               8.61      73.13 f
  U_TEST_BFLY/U2711/Z (SC7P5T_AO22X2_CSC20L)             24.43      97.56 f
  U_TEST_BFLY/U2712/Z (SC7P5T_INVX2_CSC20L)               8.34     105.90 r
  U_TEST_BFLY/U2717/Z (SC7P5T_OA22X2_CSC20L)             26.70     132.60 r
  U_TEST_BFLY/U2921/Z (SC7P5T_INVX2_CSC20L)               7.74     140.34 f
  U_TEST_BFLY/U2840/Z (SC7P5T_AO22X2_CSC20L)             24.25     164.59 f
  U_TEST_BFLY/U2841/Z (SC7P5T_INVX2_CSC20L)               8.34     172.93 r
  U_TEST_BFLY/U2846/Z (SC7P5T_OA22X2_CSC20L)             28.06     201.00 r
  U_TEST_BFLY/U1025/Z (SC7P5T_OA22X2_CSC20L)             26.75     227.74 r
  U_TEST_BFLY/U2365/Z (SC7P5T_OA22X1_CSC20L)             25.84     253.58 r
  U_TEST_BFLY/U2021/Z (SC7P5T_INVX1_CSC20L)               9.05     262.63 f
  U_TEST_BFLY/U2935/Z (SC7P5T_AO32X1_L_CSC20L)           23.49     286.11 f
  U_TEST_BFLY/U2936/Z (SC7P5T_INVX1_CSC20L)               9.42     295.53 r
  U_TEST_BFLY/dout2_q[9] (test_bfly_N16_IN_BIT9_OUT_BIT10)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/data_in_imag[9] (shift_reg_WIDTH10_DELAY_LENGTH15)
                                                          0.00     295.53 r
  U_SHIFT_REG_HIGH/shift_din_imag_reg_0__15__9_/D (SC7P5T_SDFFRQX4_CSC20L)
                                                          0.00     295.53 r
  data arrival time                                                295.53
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
From : valid_in
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_in (input port)
  Endpoint: count_reg_2_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  valid_in (in)                                           0.00       0.00 r
  U683/Z (SC7P5T_INVX20_CSC20L)                           2.25       2.25 f
  U678/Z (SC7P5T_AO211X2_CSC20L)                         27.65      29.90 f
  U679/Z (SC7P5T_INVX2_CSC20L)                            7.03      36.93 r
  count_reg_2_/D (SC7P5T_SDFFRQX4_CSC20L)                 0.00      36.93 r
  data arrival time                                                 36.93
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[159] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[158] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[157] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[156] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[155] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[154] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[153] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[152] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[151] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[150] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[149] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[148] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[147] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[146] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[145] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[144] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[143] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[142] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[141] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[140] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[139] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[138] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[137] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[136] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[135] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[134] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[133] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[132] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[131] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[130] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[129] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[128] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[127] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[126] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[125] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[124] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[123] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[122] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[121] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[120] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[119] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[118] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[117] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[116] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[115] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[114] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[113] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[112] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[111] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[110] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[109] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[108] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[107] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[106] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[105] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[104] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[103] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[102] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[101] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[100] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[99] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[98] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[97] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[96] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[95] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[94] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[93] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[92] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[91] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[90] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[89] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[88] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[87] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[86] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[85] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[84] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[83] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[82] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[81] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[80] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[79] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[78] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[77] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[76] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[75] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[74] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[73] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[72] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[71] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[70] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[69] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[68] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[67] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[66] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[65] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[64] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[63] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[62] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[61] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_re_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_re[60] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[59] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[58] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[57] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[56] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[55] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[54] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[53] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[52] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[51] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[50] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[49] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[48] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[47] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[46] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[45] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[44] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[43] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[42] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[41] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[40] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[39] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[38] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[37] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[36] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[35] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[34] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[33] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[32] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[31] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[30] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[29] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[28] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[27] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[26] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[25] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[24] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[23] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[22] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[21] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[20] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[19] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[18] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[17] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[16] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[15] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[14] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[13] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[12] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[11] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[10] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[9] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[8] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[7] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[6] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[5] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[4] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[3] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[2] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[1] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_re[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_re_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_re[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_re_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_re_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_re[0] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[159]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[159]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[159] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[158]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[158]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[158] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[157]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[157]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[157] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[156]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[156]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[156] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[155]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[155]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[155] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[154]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[154]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[154] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[153]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[153]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[153] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[152]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[152]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[152] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[151]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[151]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[151] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[150]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_0__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[150]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_0__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_0__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[150] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[149]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[149]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[149] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[148]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[148]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[148] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[147]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[147]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[147] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[146]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[146]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[146] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[145]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[145]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[145] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[144]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[144]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[144] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[143]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[143]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[143] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[142]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[142]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[142] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[141]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[141]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[141] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[140]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_1__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[140]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_1__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_1__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[140] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[139]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[139]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[139] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[138]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[138]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[138] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[137]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[137]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[137] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[136]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[136]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[136] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[135]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[135]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[135] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[134]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[134]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[134] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[133]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[133]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[133] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[132]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[132]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[132] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[131]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[131]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[131] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[130]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_2__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[130]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_2__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_2__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[130] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[129]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[129]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[129] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[128]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[128]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[128] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[127]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[127]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[127] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[126]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[126]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[126] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[125]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[125]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[125] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[124]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[124]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[124] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[123]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[123]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[123] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[122]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[122]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[122] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[121]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[121]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[121] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[120]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_3__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[120]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_3__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_3__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[120] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[119]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[119]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[119] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[118]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[118]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[118] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[117]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[117]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[117] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[116]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[116]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[116] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[115]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[115]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[115] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[114]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[114]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[114] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[113]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[113]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[113] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[112]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[112]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[112] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[111]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[111]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[111] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[110]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_4__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[110]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_4__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_4__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[110] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[109]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[109]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[109] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[108]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[108]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[108] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[107]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[107]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[107] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[106]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[106]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[106] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[105]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[105]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[105] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[104]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[104]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[104] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[103]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[103]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[103] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[102]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[102]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[102] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[101]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[101]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[101] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[100]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_5__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[100]
            (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_5__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_5__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[100] (out)                                       0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[99]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[99] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[99] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[98]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[98] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[98] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[97]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[97] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[97] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[96]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[96] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[96] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[95]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[95] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[95] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[94]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[94] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[94] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[93]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[93] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[93] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[92]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[92] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[92] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[91]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[91] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[91] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[90]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_6__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[90] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_6__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_6__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[90] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[89]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[89] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[89] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[88]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[88] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[88] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[87]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[87] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[87] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[86]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[86] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[86] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[85]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[85] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[85] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[84]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[84] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[84] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[83]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[83] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[83] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[82]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[82] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[82] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[81]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[81] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[81] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[80]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_7__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[80] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_7__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_7__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[80] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[79]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[79] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[79] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[78]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[78] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[78] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[77]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[77] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[77] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[76]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[76] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[76] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[75]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[75] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[75] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[74]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[74] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[74] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[73]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[73] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[73] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[72]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[72] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[72] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[71]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[71] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[71] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[70]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_8__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[70] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_8__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_8__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[70] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[69]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[69] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[69] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[68]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[68] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[68] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[67]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[67] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[67] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[66]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[66] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[66] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[65]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[65] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[65] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[64]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[64] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[64] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[63]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[63] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[63] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[62]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[62] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[62] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[61]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[61] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[61] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[60]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_9__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[60] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_9__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)         0.00 #     0.00 r
  do1_im_reg_9__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)          50.34      50.34 r
  do1_im[60] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[59]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[59] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[59] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[58]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[58] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[58] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[57]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[57] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[57] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[56]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[56] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[56] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[55]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[55] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[55] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[54]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[54] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[54] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[53]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[53] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[53] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[52]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[52] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[52] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[51]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[51] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[51] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[50]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_10__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[50] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_10__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_10__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[50] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[49]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[49] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[49] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[48]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[48] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[48] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[47]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[47] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[47] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[46]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[46] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[46] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[45]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[45] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[45] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[44]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[44] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[44] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[43]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[43] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[43] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[42]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[42] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[42] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[41]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[41] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[41] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[40]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_11__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[40] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_11__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_11__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[40] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[39]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[39] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[39] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[38]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[38] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[38] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[37]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[37] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[37] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[36]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[36] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[36] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[35]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[35] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[35] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[34]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[34] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[34] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[33]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[33] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[33] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[32]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[32] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[32] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[31]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[31] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[31] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[30]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_12__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[30] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_12__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_12__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[30] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[29]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[29] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[29] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[28]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[28] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[28] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[27]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[27] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[27] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[26]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[26] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[26] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[25]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[25] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[25] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[24]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[24] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[24] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[23]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[23] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[23] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[22]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[22] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[22] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[21]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[21] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[21] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[20]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_13__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[20] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_13__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_13__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[20] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[19]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[19] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[19] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[18]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[18] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[18] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[17]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[17] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[17] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[16]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[16] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[16] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[15]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[15] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[15] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[14]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[14] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[14] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[13]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[13] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[13] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[12]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[12] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[12] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[11]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[11] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[10]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_14__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[10] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_14__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_14__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[10] (out)                                        0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[9]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__9_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[9] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__9_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__9_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[9] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[8]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__8_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[8] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__8_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__8_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[8] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[7]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[7] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__7_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__7_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[7] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[6]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__6_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[6] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__6_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__6_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[6] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[5]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__5_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[5] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__5_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__5_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[5] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[4]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__4_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[4] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__4_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__4_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[4] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[3]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__3_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[3] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__3_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__3_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[3] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[2]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__2_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[2] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__2_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__2_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[2] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[1]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__1_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[1] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__1_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__1_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[1] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : do1_im[0]
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: do1_im_reg_15__0_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: do1_im[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  do1_im_reg_15__0_/CLK (SC7P5T_SDFFRQX1_A_CSC20L)        0.00 #     0.00 r
  do1_im_reg_15__0_/Q (SC7P5T_SDFFRQX1_A_CSC20L)         50.34      50.34 r
  do1_im[0] (out)                                         0.00      50.34 r
  data arrival time                                                 50.34
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
****************************************
To : valid_out
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : butterfly
Version: V-2023.12-SP5-4
Date   : Sat Aug  2 20:12:50 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: valid_in_reg_reg_16_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: valid_out (output port)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  valid_in_reg_reg_16_/CLK (SC7P5T_DFFRQX1_AS_CSC20L)     0.00 #     0.00 r
  valid_in_reg_reg_16_/Q (SC7P5T_DFFRQX1_AS_CSC20L)      57.88      57.88 f
  valid_out (out)                                         0.00      57.88 f
  data arrival time                                                 57.88
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
