# Awesome AI for Chips/VLSI/EDA Papers

[![Awesome](https://awesome.re/badge.svg)](https://awesome.re) 
![PRs Welcome](https://img.shields.io/badge/PRs-Welcome-green) 

This repository features a curated reading list of papers on AI for Chips/Very Large Scale Integration (VLSI)/Electronic Design Automation (EDA). The papers are primarily categorized by chip design task type.We're continuously improving this repository. In addition to papers accepted by top-tier conferences and journals, we also include the latest research from arXiv.
If you find any relevant papers that should be added, please feel free to submit a pull request (PR) or open an issue.
If you find this repository helpful, please consider giving it a ðŸŒŸ!

This repository is built upon the survey "A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA" published by Professor Xie Zhiyao's research group.

<details><summary><h2 style="display: inline;">Survey & Benchmark.</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----
2023-10|[LLM4SS](https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=10596266)|Access|LLM for SoC Security: A Paradigm Shift|
2023-12-28|[Llm4eda](https://arxiv.org/pdf/2401.12224)|arXiv|Llm4eda: Emerging progress in large language models for electronic design automation|
2024-03|[LCM](https://link.springer.com/content/pdf/10.1007/s11432-024-4155-7.pdf)|SCIS 2024|Large circuit models: opportunities and challenges.|
2024|[LFCD]()|ISVLSI 2024|Llms and the future of chip design: Unveiling security risks and building trust|
2024-06|[llm-guided](https://dl.acm.org/doi/abs/10.1145/3649476.3660393)|GLSVLSI 2024|Navigating soc security landscape on llm-guided paths|
2024-10-24|[Llm-aided](https://arxiv.org/pdf/2410.18582)|arXiv|Llm-aided efficient hardware design automation|
2024-12|[HdvLlm](https://www.proquest.com/openview/2b7fbab1fe9882dce439c2d611ad0285/1?pq-origsite=gscholar&cbl=2032404)|Electronics 2025|Hardware design and verification with large language models: A scoping review, challenges, and open issues|
2025-01|[LLM4EDA](https://dl.acm.org/doi/pdf/10.1145/3715324)|TODAES 2025|A survey of research in large language models for electronic design automation|
2025-03|[FoundationAI](https://arxiv.org/pdf/2504.03711)|arXiv|A Survey of Circuit Foundation Model: Foundation AI Models for VLSI Circuit Design and EDA|

</details>

<details><summary><h2 style="display: inline;">HLS</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">RTL</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">Verification & Debug</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">Security</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">Architecture</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">Flow & Layout</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>

<details><summary><h2 style="display: inline;">Analog</h2></summary>

Date|Method|Conference|Paper Title and Paper Interpretation (In Chinese)|Code
-----|----|-----|-----|-----

</details>
