[{"id": "1008.0838", "submitter": "Omar Khazamov", "authors": "Isa Magomedov, Omar Khazamov", "title": "Associative control processor with a rigid structure", "comments": "16 pages, 7 figures", "journal-ref": "DSTU Journal,2009,p. 445-453", "doi": null, "report-no": null, "categories": "cs.AR cs.AI", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The approach of applying associative processor for decision making problem\nwas proposed. It focuses on hardware implementations of fuzzy processing\nsystems, associativity as effective management basis of fuzzy processor. The\nstructural approach is being developed resulting in a quite simple and compact\nparallel associative memory unit (PAMU). The memory cost and speed comparison\nof processors with rigid and soft-variable structure is given. Also the example\nPAMU flashing is considered.\n", "versions": [{"version": "v1", "created": "Wed, 4 Aug 2010 18:35:25 GMT"}], "update_date": "2010-08-05", "authors_parsed": [["Magomedov", "Isa", ""], ["Khazamov", "Omar", ""]]}, {"id": "1008.2729", "submitter": "Michael Robinson", "authors": "Michael Robinson", "title": "Asynchronous logic circuits and sheaf obstructions", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  This article exhibits a particular encoding of logic circuits into a sheaf\nformalism. The central result of this article is that there exists strictly\nmore information available to a circuit designer in this setting than exists in\nstatic truth tables, but less than exists in event-level simulation. This\ninformation is related to the timing behavior of the logic circuits, and\nthereby provides a ``bridge'' between static logic analysis and detailed\nsimulation.\n", "versions": [{"version": "v1", "created": "Mon, 16 Aug 2010 18:14:06 GMT"}], "update_date": "2010-08-17", "authors_parsed": [["Robinson", "Michael", ""]]}, {"id": "1008.3288", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam, Zerina Begum", "title": "Reversible Logic Synthesis of Fault Tolerant Carry Skip BCD Adder", "comments": "9 pages, 7 figures, 5 tables", "journal-ref": "Bangladesh Academy of Science Journal, Vol. 32, No. 2, pp.\n  193-200, December 2008", "doi": "10.3329/jbas.v32i2.2431", "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Reversible logic is emerging as an important research area having its\napplication in diverse fields such as low power CMOS design, digital signal\nprocessing, cryptography, quantum computing and optical information processing.\nThis paper presents a new 4*4 parity preserving reversible logic gate, IG. The\nproposed parity preserving reversible gate can be used to synthesize any\narbitrary Boolean function. It allows any fault that affects no more than a\nsingle signal readily detectable at the circuit's primary outputs. It is shown\nthat a fault tolerant reversible full adder circuit can be realized using only\ntwo IGs. The proposed fault tolerant full adder (FTFA) is used to design other\narithmetic logic circuits for which it is used as the fundamental building\nblock. It has also been demonstrated that the proposed design offers less\nhardware complexity and is efficient in terms of gate count, garbage outputs\nand constant inputs than the existing counterparts.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 12:25:44 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Islam", "Md. Saiful", ""], ["Begum", "Zerina", ""]]}, {"id": "1008.3311", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina Begum, Mohd.\n  Zulfiquar Hafiz", "title": "Fault tolerant reversible logic synthesis: Carry look-ahead and\n  carry-skip adders", "comments": "6 pages, 15 figures, 1 table", "journal-ref": "IEEE International Conference on Advances in Computational Tools\n  for Engineering Applications,pp. 396-401, 2009", "doi": "10.1109/ACTEA.2009.5227871", "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Irreversible logic circuits dissipate heat for every bit of information that\nis lost. Information is lost when the input vector cannot be recovered from its\ncorresponding output vector. Reversible logic circuit naturally takes care of\nheating because it implements only the functions that have one-to-one mapping\nbetween its input and output vectors. Therefore reversible logic design becomes\none of the promising research directions in low power dissipating circuit\ndesign in the past few years and has found its application in low power CMOS\ndesign, digital signal processing and nanotechnology. This paper presents the\nefficient approaches for designing reversible fast adders that implement carry\nlook-ahead and carry-skip logic. The proposed 16-bit high speed reversible\nadder will include IG gates for the realization of its basic building block.\nThe IG gate is universal in the sense that it can be used to synthesize any\narbitrary Boolean-functions. The IG gate is parity preserving, that is, the\nparity of the inputs matches the parity of the outputs. It allows any fault\nthat affects no more than a single signal readily detectable at the circuit's\nprimary outputs. Therefore, the proposed high speed adders will have the\ninherent opportunity of detecting errors in its output side. It has also been\ndemonstrated that the proposed design offers less hardware complexity and is\nefficient in terms of gate count, garbage outputs and constant inputs than the\nexisting counterparts.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 14:35:12 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Islam", "Md. Saiful", ""], ["Rahman", "Muhammad Mahbubur", ""], ["Begum", "Zerina", ""], ["Hafiz", "Mohd. Zulfiquar", ""]]}, {"id": "1008.3340", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina Begum, Mohd.\n  Zulfiquar Hafiz, Abdullah Al Mahmud", "title": "Synthesis of Fault Tolerant Reversible Logic Circuits", "comments": "4 pages, 9 figures, 7 tables", "journal-ref": "IEEE International Conference on Testing and Diagnosis, 28-29\n  April, 2009, Chengdu, China", "doi": "10.1109/CAS-ICTD.2009.4960883", "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Reversible logic is emerging as an important research area having its\napplication in diverse fields such as low power CMOS design, digital signal\nprocessing, cryptography, quantum computing and optical information processing.\nThis paper presents a new 4*4 universal reversible logic gate, IG. It is a\nparity preserving reversible logic gate, that is, the parity of the inputs\nmatches the parity of the outputs. The proposed parity preserving reversible\ngate can be used to synthesize any arbitrary Boolean function. It allows any\nfault that affects no more than a single signal readily detectable at the\ncircuit's primary outputs. Finally, it is shown how a fault tolerant reversible\nfull adder circuit can be realized using only two IGs. It has also been\ndemonstrated that the proposed design offers less hardware complexity and is\nefficient in terms of gate count, garbage outputs and constant inputs than the\nexisting counterparts.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 16:12:11 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Islam", "Md. Saiful", ""], ["Rahman", "Muhammad Mahbubur", ""], ["Begum", "Zerina", ""], ["Hafiz", "Mohd. Zulfiquar", ""], ["Mahmud", "Abdullah Al", ""]]}, {"id": "1008.3344", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina begum, Mohd.\n  Zulfiquar Hafiz", "title": "Efficient Approaches for Designing Fault Tolerant Reversible Carry\n  Look-Ahead and Carry-Skip Adders", "comments": "6 pages, 15 figures, 1 table", "journal-ref": "MASAUM Journal of Basic and Applied Sciences (MJBAS), Vol. 1, No.\n  3, pp.354-360, October 2009, ISSN 2076-0841", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Combinational or Classical logic circuits dissipate heat for every bit of\ninformation that is lost. Information is lost when the input vector cannot be\nrecovered from its corresponding output vector. Reversible logic circuit\nimplements only the functions having one-to-one mapping between its input and\noutput vectors and therefore naturally takes care of heating. Reversible logic\ndesign becomes one of the promising research directions in low power\ndissipating circuit design in the past few years and has found its application\nin low power CMOS design, digital signal processing and nanotechnology. This\npaper presents the efficient approaches for designing fault tolerant reversible\nfast adders that implement carry look-ahead and carry-skip logic. The proposed\nhigh speed reversible adders include MIG gates for the realization of its basic\nbuilding block. The MIG gate is universal and parity preserving. It allows any\nfault that affects no more than a single signal readily detectable at the\ncircuit's primary outputs. It has also been demonstrated that the proposed\ndesign offers less hardware complexity and is efficient in terms of gate count,\ngarbage outputs and constant inputs than the existing counterparts.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 16:27:28 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Islam", "Md. Saiful", ""], ["Rahman", "Muhammad Mahbubur", ""], ["begum", "Zerina", ""], ["Hafiz", "Mohd. Zulfiquar", ""]]}, {"id": "1008.3352", "submitter": "Md. Saiful Islam", "authors": "Md. Rafiqul Islam, Md. Saiful Islam, Muhammad Rezaul Karim, Abdullah\n  Al Mahmud, Hafiz Md. Hasan Babu", "title": "Variable Block Carry Skip Logic using Reversible Gates", "comments": "4 pages, 7 figures, 3 tables", "journal-ref": "Proc. of 10th International Symposium on Integrated Circuits,\n  Devices and Systems, Nanyang Technological University, Suntec, Singapore, pp\n  9-12, 8-10 September, 2004", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Reversible circuits have applications in digital signal processing, computer\ngraphics, quantum computation and cryptography. In this paper, a generalized\nk*k reversible gate family is proposed and a 3*3 gate of the family is\ndiscussed. Inverter, AND, OR, NAND, NOR, and EXOR gates can be realized by this\ngate. Implementation of a full-adder circuit using two such 3*3 gates is given.\nThis full-adder circuit contains only two reversible gates and produces no\nextra garbage outputs. The proposed full-adder circuit is efficient in terms of\ngate count, garbage outputs and quantum cost. A 4-bit carry skip adder is\ndesigned using this full-adder circuit and a variable block carry skip adder is\ndiscussed. Necessary equations required to evaluate these adder are presented.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 17:07:51 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Islam", "Md. Rafiqul", ""], ["Islam", "Md. Saiful", ""], ["Karim", "Muhammad Rezaul", ""], ["Mahmud", "Abdullah Al", ""], ["Babu", "Hafiz Md. Hasan", ""]]}, {"id": "1008.3357", "submitter": "Md. Saiful Islam", "authors": "Hafiz Md. Hasaan Babu, Md. Saiful Islam, Md. Rafiqul Islam, Lafifa\n  Jamal, Abu Ahmed Ferdaus, Muhammad Rezaul Karim, Abdullah Al Mahmud", "title": "Building Toffoli Network for Reversible Logic Synthesis Based on\n  Swapping Bit Strings", "comments": "9 pages", "journal-ref": "Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156,\n  2007", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper, we have implemented and designed a sorting network for\nreversible logic circuits synthesis in terms of n*n Toffoli gates. The\nalgorithm presented in this paper constructs a Toffoli Network based on\nswapping bit strings. Reduction rules are then applied by simple template\nmatching and removing useless gates from the network. Random selection of bit\nstrings and reduction of control inputs are used to minimize both the number of\ngates and gate width. The method produces near optimal results for up to\n3-input 3-output circuits.\n", "versions": [{"version": "v1", "created": "Thu, 19 Aug 2010 17:21:54 GMT"}], "update_date": "2010-08-20", "authors_parsed": [["Babu", "Hafiz Md. Hasaan", ""], ["Islam", "Md. Saiful", ""], ["Islam", "Md. Rafiqul", ""], ["Jamal", "Lafifa", ""], ["Ferdaus", "Abu Ahmed", ""], ["Karim", "Muhammad Rezaul", ""], ["Mahmud", "Abdullah Al", ""]]}, {"id": "1008.3452", "submitter": "Farnood Merrikh-Bayat", "authors": "Farnood Merrikh-Bayat, Saeed Bagheri Shouraki", "title": "Memristor-based Circuits for Performing Basic Arithmetic Operations", "comments": "5pages, 4 figures, Accepted in World Conference on Information\n  Technology, turkey, 2010", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In almost all of the currently working circuits, especially in analog\ncircuits implementing signal processing applications, basic arithmetic\noperations such as multiplication, addition, subtraction and division are\nperformed on values which are represented by voltages or currents. However, in\nthis paper, we propose a new and simple method for performing analog arithmetic\noperations which in this scheme, signals are represented and stored through a\nmemristance of the newly found circuit element, i.e. memristor, instead of\nvoltage or current. Some of these operators such as divider and multiplier are\nmuch simpler and faster than their equivalent voltage-based circuits and they\nrequire less chip area. In addition, a new circuit is designed for programming\nthe memristance of the memristor with predetermined analog value. Presented\nsimulation results demonstrate the effectiveness and the accuracy of the\nproposed circuits.\n", "versions": [{"version": "v1", "created": "Fri, 20 Aug 2010 07:53:24 GMT"}, {"version": "v2", "created": "Thu, 2 Sep 2010 15:59:24 GMT"}], "update_date": "2010-09-03", "authors_parsed": [["Merrikh-Bayat", "Farnood", ""], ["Shouraki", "Saeed Bagheri", ""]]}, {"id": "1008.3533", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam", "title": "A Novel Quantum Cost Efficient Reversible Full Adder Gate in\n  Nanotechnology", "comments": "7 pages, 12 figures, 1 table", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Reversible logic has become one of the promising research directions in low\npower dissipating circuit design in the past few years and has found its\napplications in low power CMOS design, cryptography, optical information\nprocessing and nanotechnology. This paper presents a novel and quantum cost\nefficient reversible full adder gate in nanotechnology. This gate can work\nsingly as a reversible full adder unit and requires only one clock cycle. The\nproposed gate is a universal gate in the sense that it can be used to\nsynthesize any arbitrary Boolean functions. It has been demonstrated that the\nhardware complexity offered by the proposed gate is less than the existing\ncounterparts. The proposed reversible full adder gate also adheres to the\ntheoretical minimum established by the researchers.\n", "versions": [{"version": "v1", "created": "Fri, 20 Aug 2010 16:23:54 GMT"}], "update_date": "2010-08-23", "authors_parsed": [["Islam", "Md. Saiful", ""]]}, {"id": "1008.3694", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam, Md. Rafiqul Islam, Abdullah Al Mahmud, Muhammad\n  Rezaul karim", "title": "Sorting Network for Reversible Logic Synthesis", "comments": "4 pages, 8 figures, 2 tables", "journal-ref": "International Conference for Upcoming Engineers, Windsor\n  University, Ontario, Canada, May 20-21, 2005", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper, we have introduced an algorithm to implement a sorting network\nfor reversible logic synthesis based on swapping bit strings. The algorithm\nfirst constructs a network in terms of n*n Toffoli gates read from left to\nright. The number of gates in the circuit produced by our algorithm is then\nreduced by template matching and removing useless gates from the network. We\nhave also compared the efficiency of the proposed method with the existing\nones.\n", "versions": [{"version": "v1", "created": "Sun, 22 Aug 2010 11:13:34 GMT"}], "update_date": "2010-08-24", "authors_parsed": [["Islam", "Md. Saiful", ""], ["Islam", "Md. Rafiqul", ""], ["Mahmud", "Abdullah Al", ""], ["karim", "Muhammad Rezaul", ""]]}, {"id": "1008.4370", "submitter": "Kenta Kasai", "authors": "Kenta Kasai and Kohichi Sakaniwa", "title": "Fourier Domain Decoding Algorithm of Non-Binary LDPC codes for Parallel\n  Implementation", "comments": "To appear in IEICE Trans. Fundamentals, vol.E93-A, no.11 November\n  2010", "journal-ref": null, "doi": "10.1587/transfun.E93.A.1949", "report-no": null, "categories": "cs.IT cs.AR math.IT", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  For decoding non-binary low-density parity check (LDPC) codes,\nlogarithm-domain sum-product (Log-SP) algorithms were proposed for reducing\nquantization effects of SP algorithm in conjunction with FFT. Since FFT is not\napplicable in the logarithm domain, the computations required at check nodes in\nthe Log-SP algorithms are computationally intensive. What is worth, check nodes\nusually have higher degree than variable nodes. As a result, most of the time\nfor decoding is used for check node computations, which leads to a bottleneck\neffect. In this paper, we propose a Log-SP algorithm in the Fourier domain.\nWith this algorithm, the role of variable nodes and check nodes are switched.\nThe intensive computations are spread over lower-degree variable nodes, which\ncan be efficiently calculated in parallel. Furthermore, we develop a fast\ncalculation method for the estimated bits and syndromes in the Fourier domain.\n", "versions": [{"version": "v1", "created": "Wed, 25 Aug 2010 20:23:56 GMT"}], "update_date": "2015-05-19", "authors_parsed": [["Kasai", "Kenta", ""], ["Sakaniwa", "Kohichi", ""]]}, {"id": "1008.4668", "submitter": "Md. Saiful Islam", "authors": "Md. Saiful Islam", "title": "BSSSN: Bit String Swapping Sorting Network for Reversible Logic\n  Synthesis", "comments": "8 pages, 11 figures, 2 tables", "journal-ref": "Journal of Computer Science (IBAIS University), Vol. 1, No. 1, pp.\n  94-99, 2007", "doi": null, "report-no": null, "categories": "cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper, we have introduced the notion of UselessGate and\nReverseOperation. We have also given an algorithm to implement a sorting\nnetwork for reversible logic synthesis based on swapping bit strings. The\nnetwork is constructed in terms of n*n Toffoli Gates read from left to right\nand it has shown that there will be no more gates than the number of swappings\nthe algorithm requires. The gate complexity of the network is O(n2). The number\nof gates in the network can be further reduced by template reduction technique\nand removing UselessGate from the network.\n", "versions": [{"version": "v1", "created": "Fri, 27 Aug 2010 09:05:49 GMT"}], "update_date": "2010-08-30", "authors_parsed": [["Islam", "Md. Saiful", ""]]}, {"id": "1008.5093", "submitter": "Byung-Soo Choi", "authors": "Byung-Soo Choi and Rodney Van Meter", "title": "An $\\Theta(\\sqrt{n})$-depth Quantum Adder on a 2D NTC Quantum Computer\n  Architecture", "comments": null, "journal-ref": null, "doi": "10.1145/2287696.2287707", "report-no": null, "categories": "quant-ph cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this work, we propose an adder for the 2D NTC architecture, designed to\nmatch the architectural constraints of many quantum computing technologies. The\nchosen architecture allows the layout of logical qubits in two dimensions and\nthe concurrent execution of one- and two-qubit gates with nearest-neighbor\ninteraction only. The proposed adder works in three phases. In the first phase,\nthe first column generates the summation output and the other columns do the\ncarry-lookahead operations. In the second phase, these intermediate values are\npropagated from column to column, preparing for computation of the final carry\nfor each register position. In the last phase, each column, except the first\none, generates the summation output using this column-level carry. The depth\nand the number of qubits of the proposed adder are $\\Theta(\\sqrt{n})$ and O(n),\nrespectively. The proposed adder executes faster than the adders designed for\nthe 1D NTC architecture when the length of the input registers $n$ is larger\nthan 58.\n", "versions": [{"version": "v1", "created": "Mon, 30 Aug 2010 15:05:05 GMT"}], "update_date": "2012-09-17", "authors_parsed": [["Choi", "Byung-Soo", ""], ["Van Meter", "Rodney", ""]]}, {"id": "1008.5133", "submitter": "Farnood Merrikh-Bayat", "authors": "Farnood Merrikh-Bayat, Saeed Bagheri-Shouraki, and Ali Rohani", "title": "Memristor Crossbar-based Hardware Implementation of IDS Method", "comments": "16 pages, 13 figures, Submitted to IEEE Transaction on Fuzzy Systems", "journal-ref": null, "doi": "10.1109/TFUZZ.2011.2160024", "report-no": null, "categories": "cs.LG cs.AI cs.AR", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Ink Drop Spread (IDS) is the engine of Active Learning Method (ALM), which is\nthe methodology of soft computing. IDS, as a pattern-based processing unit,\nextracts useful information from a system subjected to modeling. In spite of\nits excellent potential in solving problems such as classification and modeling\ncompared to other soft computing tools, finding its simple and fast hardware\nimplementation is still a challenge. This paper describes a new hardware\nimplementation of IDS method based on the memristor crossbar structure. In\naddition of simplicity, being completely real-time, having low latency and the\nability to continue working after the occurrence of power breakdown are some of\nthe advantages of our proposed circuit.\n", "versions": [{"version": "v1", "created": "Sun, 22 Aug 2010 16:44:23 GMT"}, {"version": "v2", "created": "Thu, 2 Sep 2010 15:56:15 GMT"}], "update_date": "2016-11-18", "authors_parsed": [["Merrikh-Bayat", "Farnood", ""], ["Bagheri-Shouraki", "Saeed", ""], ["Rohani", "Ali", ""]]}]