module sixteen_bit_add_1 (
    input a[16], //16 bit input to be added 1
    output s[16]
  ) {

  full_adder adder[16];
  always {
    adder.a = a;
    adder.b[0] = 1;
    adder.b[15:1] = 15b0;
    adder.alufn[6] = 6b0; //+
    s = adder.s;
    
  }
}
