Warning (10268): Verilog HDL information at alu.v(44): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v Line: 44
Warning (10268): Verilog HDL information at addition_tb.v(70): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition_tb.v Line: 70
