{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735021259644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735021259647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:20:59 2024 " "Processing started: Tue Dec 24 14:20:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735021259647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021259647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rgy -c rgy " "Command: quartus_map --read_settings_files=on --write_settings_files=off rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021259647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735021259933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735021259933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_fsm " "Found entity 1: traffic_light_fsm" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light_controller " "Found entity 1: traffic_light_controller" {  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.v 1 1 " "Found 1 design units, including 1 entities, in source file shumaguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Found entity 1: shumaguan" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265482 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "traffic_light_controller.v(51) " "Verilog HDL Instantiation warning at traffic_light_controller.v(51): instance has no name" {  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1735021265483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light_controller " "Elaborating entity \"traffic_light_controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735021265528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clk_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clk_div\"" {  } { { "traffic_light_controller.v" "clk_div" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021265543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(19) " "Verilog HDL assignment warning at clock_divider.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735021265543 "|traffic_light_controller|clock_divider:clk_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clock_divider.v(33) " "Verilog HDL assignment warning at clock_divider.v(33): truncated value with size 32 to match size of target (25)" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735021265544 "|traffic_light_controller|clock_divider:clk_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_light_fsm traffic_light_fsm:fsm " "Elaborating entity \"traffic_light_fsm\" for hierarchy \"traffic_light_fsm:fsm\"" {  } { { "traffic_light_controller.v" "fsm" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021265552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 traffic_light_fsm.v(39) " "Verilog HDL assignment warning at traffic_light_fsm.v(39): truncated value with size 32 to match size of target (7)" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735021265553 "|traffic_light_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 traffic_light_fsm.v(51) " "Verilog HDL assignment warning at traffic_light_fsm.v(51): truncated value with size 32 to match size of target (7)" {  } { { "traffic_light_fsm.v" "" { Text "D:/EDA/SHIYAN/traffic_light_fsm.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735021265553 "|traffic_light_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shumaguan shumaguan:comb_3 " "Elaborating entity \"shumaguan\" for hierarchy \"shumaguan:comb_3\"" {  } { { "traffic_light_controller.v" "comb_3" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[9\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[9\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265554 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[8\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[8\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[7\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[7\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[6\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[6\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[5\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[5\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[4\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[4\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[3\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[3\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[2\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[2\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[1\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[1\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[0\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[0\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[1\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[1\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[2\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[2\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[3\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[3\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265555 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[4\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[4\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265556 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[5\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[5\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265556 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[6\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[6\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265556 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "array\[0\]\[7\] shumaguan.v(36) " "Inferred latch for \"array\[0\]\[7\]\" at shumaguan.v(36)" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265556 "|traffic_light_controller|shumaguan:comb_3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Mod1\"" {  } { { "shumaguan.v" "Mod1" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735021265817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Div1\"" {  } { { "shumaguan.v" "Div1" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735021265817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Mod0\"" {  } { { "shumaguan.v" "Mod0" { Text "D:/EDA/SHIYAN/shumaguan.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735021265817 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "shumaguan:comb_3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"shumaguan:comb_3\|Div0\"" {  } { { "shumaguan.v" "Div0" { Text "D:/EDA/SHIYAN/shumaguan.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1735021265817 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1735021265817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shumaguan:comb_3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"shumaguan:comb_3\|lpm_divide:Mod1\"" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021265851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shumaguan:comb_3\|lpm_divide:Mod1 " "Instantiated megafunction \"shumaguan:comb_3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265851 ""}  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735021265851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "D:/EDA/SHIYAN/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/EDA/SHIYAN/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/EDA/SHIYAN/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/EDA/SHIYAN/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/EDA/SHIYAN/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021265971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021265971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shumaguan:comb_3\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"shumaguan:comb_3\|lpm_divide:Div1\"" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021265980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shumaguan:comb_3\|lpm_divide:Div1 " "Instantiated megafunction \"shumaguan:comb_3\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1735021265980 ""}  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 89 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1735021265980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/EDA/SHIYAN/db/lpm_divide_ihm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735021266009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021266009 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "shumaguan.v" "" { Text "D:/EDA/SHIYAN/shumaguan.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1735021266171 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1735021266171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Astate\[3\] GND " "Pin \"Astate\[3\]\" is stuck at GND" {  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1735021266475 "|traffic_light_controller|Astate[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1735021266475 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735021266526 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735021266894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735021267006 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735021267006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "459 " "Implemented 459 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735021267044 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735021267044 ""} { "Info" "ICUT_CUT_TM_LCELLS" "424 " "Implemented 424 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735021267044 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735021267044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735021267053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:21:07 2024 " "Processing ended: Tue Dec 24 14:21:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735021267053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735021267053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735021267053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735021267053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1735021268485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735021268490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:21:07 2024 " "Processing started: Tue Dec 24 14:21:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735021268490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1735021268490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rgy -c rgy " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1735021268490 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1735021268569 ""}
{ "Info" "0" "" "Project  = rgy" {  } {  } 0 0 "Project  = rgy" 0 0 "Fitter" 0 0 1735021268569 ""}
{ "Info" "0" "" "Revision = rgy" {  } {  } 0 0 "Revision = rgy" 0 0 "Fitter" 0 0 1735021268569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1735021268625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1735021268625 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgy EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"rgy\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1735021268630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735021268671 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1735021268671 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1735021268738 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1735021268742 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735021268884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735021268884 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1735021268884 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1735021268884 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735021268885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735021268885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735021268885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735021268885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1735021268885 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1735021268885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1735021268887 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 35 " "No exact pin location assignment(s) for 11 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1735021269051 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgy.sdc " "Synopsys Design Constraints File file not found: 'rgy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1735021269172 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1735021269172 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1735021269175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1735021269175 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1735021269175 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735021269195 ""}  } { { "traffic_light_controller.v" "" { Text "D:/EDA/SHIYAN/traffic_light_controller.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735021269195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|clk_out  " "Automatically promoted node clock_divider:clk_div\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735021269195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|clk_out~0 " "Destination node clock_divider:clk_div\|clk_out~0" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735021269195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735021269195 ""}  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735021269195 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_divider:clk_div\|clk_out2  " "Automatically promoted node clock_divider:clk_div\|clk_out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1735021269195 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_divider:clk_div\|clk_out2~0 " "Destination node clock_divider:clk_div\|clk_out2~0" {  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1735021269195 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1735021269195 ""}  } { { "clock_divider.v" "" { Text "D:/EDA/SHIYAN/clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/EDA/SHIYAN/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1735021269195 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1735021269329 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735021269329 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1735021269329 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735021269330 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1735021269330 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1735021269331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1735021269331 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1735021269331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1735021269346 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1735021269346 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1735021269346 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 0 11 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1735021269348 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1735021269348 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1735021269348 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 17 10 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 19 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1735021269348 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1735021269348 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1735021269348 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735021269359 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1735021269362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1735021269607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735021269675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1735021269682 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1735021270469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735021270469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1735021270619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/EDA/SHIYAN/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1735021270904 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1735021270904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1735021271245 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1735021271245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735021271247 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1735021271318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735021271323 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735021271416 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1735021271416 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1735021271524 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1735021271760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EDA/SHIYAN/output_files/rgy.fit.smsg " "Generated suppressed messages file D:/EDA/SHIYAN/output_files/rgy.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1735021272053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6325 " "Peak virtual memory: 6325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735021272267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:21:12 2024 " "Processing ended: Tue Dec 24 14:21:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735021272267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735021272267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735021272267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1735021272267 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1735021273602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735021273608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:21:13 2024 " "Processing started: Tue Dec 24 14:21:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735021273608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1735021273608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rgy -c rgy " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1735021273608 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1735021273789 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1735021273962 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1735021273971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735021274280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:21:14 2024 " "Processing ended: Tue Dec 24 14:21:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735021274280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735021274280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735021274280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1735021274280 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1735021274848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1735021275707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735021275711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:21:14 2024 " "Processing started: Tue Dec 24 14:21:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735021275711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021275711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgy -c rgy " "Command: quartus_sta rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021275711 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1735021275787 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021275965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021275965 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgy.sdc " "Synopsys Design Constraints File file not found: 'rgy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276112 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out2 clock_divider:clk_div\|clk_out2 " "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out2 clock_divider:clk_div\|clk_out2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735021276114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735021276114 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out clock_divider:clk_div\|clk_out " "create_clock -period 1.000 -name clock_divider:clk_div\|clk_out clock_divider:clk_div\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1735021276114 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276114 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276115 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1735021276115 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735021276124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1735021276137 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.372 " "Worst-case setup slack is -12.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.372            -112.672 clock_divider:clk_div\|clk_out2  " "  -12.372            -112.672 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.434            -117.700 clk  " "   -4.434            -117.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.463             -74.549 clock_divider:clk_div\|clk_out  " "   -2.463             -74.549 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.454 " "Worst-case hold slack is 0.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 clock_divider:clk_div\|clk_out2  " "    0.454               0.000 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 clk  " "    0.491               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.509               0.000 clock_divider:clk_div\|clk_out  " "    0.509               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clk  " "   -3.000             -80.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 clock_divider:clk_div\|clk_out  " "   -1.487             -65.428 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 clock_divider:clk_div\|clk_out2  " "   -1.487             -20.818 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276146 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735021276188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276344 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276384 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1735021276389 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.261 " "Worst-case setup slack is -11.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.261            -102.578 clock_divider:clk_div\|clk_out2  " "  -11.261            -102.578 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.142            -101.073 clk  " "   -4.142            -101.073 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276391 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.224             -66.168 clock_divider:clk_div\|clk_out  " "   -2.224             -66.168 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276391 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276391 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 clock_divider:clk_div\|clk_out2  " "    0.402               0.000 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk  " "    0.457               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clock_divider:clk_div\|clk_out  " "    0.470               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -80.324 clk  " "   -3.000             -80.324 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -65.428 clock_divider:clk_div\|clk_out  " "   -1.487             -65.428 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -20.818 clock_divider:clk_div\|clk_out2  " "   -1.487             -20.818 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276400 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1735021276447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276514 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1735021276514 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.733 " "Worst-case setup slack is -4.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.733             -40.230 clock_divider:clk_div\|clk_out2  " "   -4.733             -40.230 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.308             -22.634 clk  " "   -1.308             -22.634 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459              -8.350 clock_divider:clk_div\|clk_out  " "   -0.459              -8.350 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_divider:clk_div\|clk_out2  " "    0.187               0.000 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 clk  " "    0.198               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205               0.000 clock_divider:clk_div\|clk_out  " "    0.205               0.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.404 clk  " "   -3.000             -58.404 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 clock_divider:clk_div\|clk_out  " "   -1.000             -44.000 clock_divider:clk_div\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 clock_divider:clk_div\|clk_out2  " "   -1.000             -14.000 clock_divider:clk_div\|clk_out2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735021276530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276798 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735021276851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:21:16 2024 " "Processing ended: Tue Dec 24 14:21:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735021276851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735021276851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735021276851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021276851 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1735021278192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735021278197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 24 14:21:17 2024 " "Processing started: Tue Dec 24 14:21:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735021278197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735021278197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off rgy -c rgy " "Command: quartus_eda --read_settings_files=off --write_settings_files=off rgy -c rgy" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1735021278197 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1735021278512 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_8_1200mv_85c_slow.vo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_8_1200mv_85c_slow.vo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_8_1200mv_0c_slow.vo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_8_1200mv_0c_slow.vo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278652 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_min_1200mv_0c_fast.vo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_min_1200mv_0c_fast.vo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy.vo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy.vo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278732 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_8_1200mv_85c_v_slow.sdo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_8_1200mv_85c_v_slow.sdo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278761 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_8_1200mv_0c_v_slow.sdo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_8_1200mv_0c_v_slow.sdo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278790 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_min_1200mv_0c_v_fast.sdo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_min_1200mv_0c_v_fast.sdo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "rgy_v.sdo D:/EDA/SHIYAN/simulation/modelsim/ simulation " "Generated file rgy_v.sdo in folder \"D:/EDA/SHIYAN/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1735021278842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735021278873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 24 14:21:18 2024 " "Processing ended: Tue Dec 24 14:21:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735021278873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735021278873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735021278873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735021278873 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1735021279459 ""}
