Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jul 23 01:15:20 2019
| Host         : LAPTOP-EK0UNFM6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: uno/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.402        0.000                      0                  141        0.122        0.000                      0                  141        4.500        0.000                       0                    96  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.402        0.000                      0                  141        0.122        0.000                      0                  141        4.500        0.000                       0                    96  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 btn_derecho/PB_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 2.492ns (33.415%)  route 4.966ns (66.585%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.710     5.312    btn_derecho/CLK
    SLICE_X2Y102         FDRE                                         r  btn_derecho/PB_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  btn_derecho/PB_cnt_reg[1]/Q
                         net (fo=5, routed)           1.034     6.864    btn_derecho/PB_cnt_reg__0[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     6.988 f  btn_derecho/FSM_onehot_state[3]_i_4/O
                         net (fo=57, routed)          0.899     7.887    btn_derecho/PB_cnt_reg[1]_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  btn_derecho/i__carry_i_3/O
                         net (fo=2, routed)           0.502     8.513    btn_derecho/a[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.020 r  btn_derecho/bcd_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.020    btn_derecho/bcd_reg[2]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.134 r  btn_derecho/bcd_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.134    btn_derecho/bcd_reg[3]_i_19_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  btn_derecho/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.248    btn_derecho/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.561 r  btn_derecho/LED16_G_OBUF_inst_i_6/O[3]
                         net (fo=1, routed)           0.587    10.148    maquina/bcd_reg[3]_0[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.306    10.454 f  maquina/bcd[3]_i_6/O
                         net (fo=2, routed)           0.829    11.283    maquina/FSM_onehot_state_reg[0]_11
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.124    11.407 r  maquina/shift[0]_i_9/O
                         net (fo=1, routed)           0.504    11.911    switcher/u32_to_bcd_inst/bcd_reg[0]_4
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124    12.035 f  switcher/u32_to_bcd_inst/shift[0]_i_4/O
                         net (fo=2, routed)           0.611    12.646    switcher/u32_to_bcd_inst/shift[0]_i_4_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.124    12.770 r  switcher/u32_to_bcd_inst/bcd[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.770    switcher/u32_to_bcd_inst/bcd[0]_i_1__0_n_0
    SLICE_X10Y97         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.528    14.951    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y97         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[0]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y97         FDRE (Setup_fdre_C_D)        0.077    15.172    switcher/u32_to_bcd_inst/bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -12.770    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 btn_derecho/PB_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 2.492ns (34.101%)  route 4.816ns (65.899%))
  Logic Levels:           10  (CARRY4=4 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.710     5.312    btn_derecho/CLK
    SLICE_X2Y102         FDRE                                         r  btn_derecho/PB_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  btn_derecho/PB_cnt_reg[1]/Q
                         net (fo=5, routed)           1.034     6.864    btn_derecho/PB_cnt_reg__0[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I0_O)        0.124     6.988 f  btn_derecho/FSM_onehot_state[3]_i_4/O
                         net (fo=57, routed)          0.899     7.887    btn_derecho/PB_cnt_reg[1]_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.124     8.011 r  btn_derecho/i__carry_i_3/O
                         net (fo=2, routed)           0.502     8.513    btn_derecho/a[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.020 r  btn_derecho/bcd_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.020    btn_derecho/bcd_reg[2]_i_11_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.134 r  btn_derecho/bcd_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.000     9.134    btn_derecho/bcd_reg[3]_i_19_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.248 r  btn_derecho/LED16_G_OBUF_inst_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.248    btn_derecho/LED16_G_OBUF_inst_i_7_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.561 r  btn_derecho/LED16_G_OBUF_inst_i_6/O[3]
                         net (fo=1, routed)           0.587    10.148    maquina/bcd_reg[3]_0[3]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.306    10.454 f  maquina/bcd[3]_i_6/O
                         net (fo=2, routed)           0.829    11.283    maquina/FSM_onehot_state_reg[0]_11
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.124    11.407 r  maquina/shift[0]_i_9/O
                         net (fo=1, routed)           0.504    11.911    switcher/u32_to_bcd_inst/bcd_reg[0]_4
    SLICE_X9Y97          LUT6 (Prop_lut6_I5_O)        0.124    12.035 f  switcher/u32_to_bcd_inst/shift[0]_i_4/O
                         net (fo=2, routed)           0.461    12.496    switcher/u32_to_bcd_inst/shift[0]_i_4_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.124    12.620 r  switcher/u32_to_bcd_inst/shift[0]_i_1/O
                         net (fo=1, routed)           0.000    12.620    switcher/u32_to_bcd_inst/shift_next[0]
    SLICE_X10Y98         FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.528    14.951    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y98         FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[0]/C
                         clock pessimism              0.180    15.131    
                         clock uncertainty           -0.035    15.095    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)        0.079    15.174    switcher/u32_to_bcd_inst/shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             6.154ns  (required time - arrival time)
  Source:                 btn_central/PB_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            maquina/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.868ns (25.199%)  route 2.577ns (74.801%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.710     5.312    btn_central/CLK
    SLICE_X3Y101         FDRE                                         r  btn_central/PB_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.419     5.731 r  btn_central/PB_cnt_reg[2]/Q
                         net (fo=4, routed)           0.689     6.420    btn_central/PB_cnt_reg__0[2]
    SLICE_X2Y101         LUT6 (Prop_lut6_I2_O)        0.299     6.719 r  btn_central/FSM_onehot_state[3]_i_5/O
                         net (fo=8, routed)           1.183     7.902    maquina/state_reg_2
    SLICE_X2Y98          LUT2 (Prop_lut2_I1_O)        0.150     8.052 r  maquina/FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.705     8.757    maquina/FSM_onehot_state[3]_i_2_n_0
    SLICE_X3Y99          FDCE                                         r  maquina/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.606    15.029    maquina/CLK
    SLICE_X3Y99          FDCE                                         r  maquina/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.180    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X3Y99          FDCE (Setup_fdce_C_D)       -0.262    14.911    maquina/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  6.154    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 uno/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.014ns (26.773%)  route 2.773ns (73.227%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    uno/CLK
    SLICE_X8Y104         FDRE                                         r  uno/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  uno/counter_reg[12]/Q
                         net (fo=2, routed)           0.889     6.640    uno/counter[12]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.046    uno/counter[16]_i_5_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.777    uno/counter[16]_i_4_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.124     7.901 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          0.995     8.896    uno/counter[16]_i_2_n_0
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.124     9.020 r  uno/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.020    uno/counter_0[13]
    SLICE_X8Y105         FDRE                                         r  uno/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    uno/CLK
    SLICE_X8Y105         FDRE                                         r  uno/counter_reg[13]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.081    15.253    uno/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 uno/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uno/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.815ns  (logic 1.042ns (27.310%)  route 2.773ns (72.690%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.630     5.232    uno/CLK
    SLICE_X8Y104         FDRE                                         r  uno/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y104         FDRE (Prop_fdre_C_Q)         0.518     5.750 f  uno/counter_reg[12]/Q
                         net (fo=2, routed)           0.889     6.640    uno/counter[12]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.124     6.764 r  uno/counter[16]_i_5/O
                         net (fo=1, routed)           0.282     7.046    uno/counter[16]_i_5_n_0
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.170 r  uno/counter[16]_i_4/O
                         net (fo=1, routed)           0.607     7.777    uno/counter[16]_i_4_n_0
    SLICE_X8Y103         LUT6 (Prop_lut6_I5_O)        0.124     7.901 r  uno/counter[16]_i_2/O
                         net (fo=17, routed)          0.995     8.896    uno/counter[16]_i_2_n_0
    SLICE_X8Y105         LUT2 (Prop_lut2_I0_O)        0.152     9.048 r  uno/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.048    uno/counter_0[15]
    SLICE_X8Y105         FDRE                                         r  uno/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.508    14.930    uno/CLK
    SLICE_X8Y105         FDRE                                         r  uno/counter_reg[15]/C
                         clock pessimism              0.277    15.207    
                         clock uncertainty           -0.035    15.172    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.118    15.290    uno/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.839ns (24.957%)  route 2.523ns (75.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.648     5.251    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.924     6.594    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.296     6.890 r  switcher/u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=10, routed)          0.955     7.845    switcher/u32_to_bcd_inst/counter_next
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  switcher/u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.643     8.613    switcher/u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.934    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[16]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.874    switcher/u32_to_bcd_inst/shift_reg[16]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.839ns (24.957%)  route 2.523ns (75.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.648     5.251    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.924     6.594    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.296     6.890 r  switcher/u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=10, routed)          0.955     7.845    switcher/u32_to_bcd_inst/counter_next
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  switcher/u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.643     8.613    switcher/u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.934    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[17]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.874    switcher/u32_to_bcd_inst/shift_reg[17]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.839ns (24.957%)  route 2.523ns (75.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.648     5.251    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.924     6.594    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.296     6.890 r  switcher/u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=10, routed)          0.955     7.845    switcher/u32_to_bcd_inst/counter_next
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  switcher/u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.643     8.613    switcher/u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.934    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.874    switcher/u32_to_bcd_inst/shift_reg[18]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.839ns (24.957%)  route 2.523ns (75.043%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.648     5.251    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.924     6.594    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.296     6.890 r  switcher/u32_to_bcd_inst/counter[5]_i_1/O
                         net (fo=10, routed)          0.955     7.845    switcher/u32_to_bcd_inst/counter_next
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.969 r  switcher/u32_to_bcd_inst/shift[19]_i_1/O
                         net (fo=4, routed)           0.643     8.613    switcher/u32_to_bcd_inst/shift[19]_i_1_n_0
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.512    14.934    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[19]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y100        FDRE (Setup_fdre_C_CE)      -0.205    14.874    switcher/u32_to_bcd_inst/shift_reg[19]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.839ns (24.003%)  route 2.656ns (75.997%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.648     5.251    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.419     5.670 f  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.922     6.592    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y99         LUT3 (Prop_lut3_I1_O)        0.296     6.888 r  switcher/u32_to_bcd_inst/shift[19]_i_3/O
                         net (fo=5, routed)           1.260     8.148    switcher/u32_to_bcd_inst/shift[19]_i_3_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.124     8.272 r  switcher/u32_to_bcd_inst/shift[7]_i_1/O
                         net (fo=4, routed)           0.474     8.746    switcher/u32_to_bcd_inst/shift[7]_i_1_n_0
    SLICE_X10Y95         FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          1.527    14.950    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y95         FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[4]/C
                         clock pessimism              0.275    15.225    
                         clock uncertainty           -0.035    15.189    
    SLICE_X10Y95         FDRE (Setup_fdre_C_CE)      -0.169    15.020    switcher/u32_to_bcd_inst/shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                  6.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.148ns (37.793%)  route 0.244ns (62.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.570     1.489    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  switcher/u32_to_bcd_inst/shift_reg[12]/Q
                         net (fo=6, routed)           0.244     1.881    switcher/u32_to_bcd_inst/shift_reg_n_0_[12]
    SLICE_X11Y99         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.847     2.012    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y99         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[13]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)        -0.007     1.759    switcher/u32_to_bcd_inst/bcd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 btn_central/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_central/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.599     1.518    btn_central/CLK
    SLICE_X3Y101         FDRE                                         r  btn_central/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  btn_central/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.078     1.738    btn_central/PB_cnt_reg__0[3]
    SLICE_X2Y101         LUT6 (Prop_lut6_I1_O)        0.045     1.783 r  btn_central/PB_pressed_status_i_1/O
                         net (fo=1, routed)           0.000     1.783    btn_central/PB_pressed_status_i_1_n_0
    SLICE_X2Y101         FDRE                                         r  btn_central/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.872     2.037    btn_central/CLK
    SLICE_X2Y101         FDRE                                         r  btn_central/PB_pressed_status_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.120     1.651    btn_central/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.729%)  route 0.308ns (65.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.570     1.489    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  switcher/u32_to_bcd_inst/shift_reg[15]/Q
                         net (fo=4, routed)           0.308     1.962    switcher/u32_to_bcd_inst/shift_reg_n_0_[15]
    SLICE_X8Y97          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.847     2.012    switcher/u32_to_bcd_inst/CLK
    SLICE_X8Y97          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[16]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.059     1.825    switcher/u32_to_bcd_inst/bcd_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.229ns (44.947%)  route 0.280ns (55.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.576     1.495    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.280     1.904    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y100        LUT5 (Prop_lut5_I0_O)        0.101     2.005 r  switcher/u32_to_bcd_inst/shift[18]_i_1/O
                         net (fo=1, routed)           0.000     2.005    switcher/u32_to_bcd_inst/shift_next[18]
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.841     2.006    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.107     1.867    switcher/u32_to_bcd_inst/shift_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.226ns (44.621%)  route 0.280ns (55.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.576     1.495    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  switcher/u32_to_bcd_inst/state_reg[1]/Q
                         net (fo=32, routed)          0.280     1.904    switcher/u32_to_bcd_inst/state[1]
    SLICE_X11Y100        LUT4 (Prop_lut4_I2_O)        0.098     2.002 r  switcher/u32_to_bcd_inst/shift[17]_i_1/O
                         net (fo=1, routed)           0.000     2.002    switcher/u32_to_bcd_inst/shift_next[17]
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.841     2.006    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.091     1.851    switcher/u32_to_bcd_inst/shift_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 btn_up/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_up/PB_pressed_status_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.948%)  route 0.076ns (29.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.598     1.517    btn_up/CLK
    SLICE_X4Y102         FDRE                                         r  btn_up/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  btn_up/PB_cnt_reg[3]/Q
                         net (fo=3, routed)           0.076     1.735    btn_up/PB_cnt_reg__0[3]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.780 r  btn_up/PB_pressed_status_i_1__1/O
                         net (fo=1, routed)           0.000     1.780    btn_up/PB_pressed_status_i_1__1_n_0
    SLICE_X5Y102         FDRE                                         r  btn_up/PB_pressed_status_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.868     2.034    btn_up/CLK
    SLICE_X5Y102         FDRE                                         r  btn_up/PB_pressed_status_reg/C
                         clock pessimism             -0.503     1.530    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.091     1.621    btn_up/PB_pressed_status_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/shift_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.131%)  route 0.298ns (56.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.576     1.495    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y98         FDRE                                         r  switcher/u32_to_bcd_inst/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  switcher/u32_to_bcd_inst/state_reg[2]/Q
                         net (fo=27, routed)          0.298     1.921    switcher/u32_to_bcd_inst/state[2]
    SLICE_X11Y100        LUT6 (Prop_lut6_I5_O)        0.098     2.019 r  switcher/u32_to_bcd_inst/shift[19]_i_2/O
                         net (fo=1, routed)           0.000     2.019    switcher/u32_to_bcd_inst/shift_next[19]
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.841     2.006    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X11Y100        FDRE (Hold_fdre_C_D)         0.092     1.852    switcher/u32_to_bcd_inst/shift_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.128ns (27.016%)  route 0.346ns (72.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.570     1.489    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.128     1.617 r  switcher/u32_to_bcd_inst/shift_reg[18]/Q
                         net (fo=4, routed)           0.346     1.963    switcher/u32_to_bcd_inst/shift_reg_n_0_[18]
    SLICE_X10Y97         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.847     2.012    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y97         FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[19]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.022     1.788    switcher/u32_to_bcd_inst/bcd_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/shift_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/bcd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.148ns (31.015%)  route 0.329ns (68.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.570     1.489    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y100        FDRE                                         r  switcher/u32_to_bcd_inst/shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.148     1.637 r  switcher/u32_to_bcd_inst/shift_reg[14]/Q
                         net (fo=4, routed)           0.329     1.967    switcher/u32_to_bcd_inst/shift_reg_n_0_[14]
    SLICE_X9Y97          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.847     2.012    switcher/u32_to_bcd_inst/CLK
    SLICE_X9Y97          FDRE                                         r  switcher/u32_to_bcd_inst/bcd_reg[15]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y97          FDRE (Hold_fdre_C_D)         0.017     1.783    switcher/u32_to_bcd_inst/bcd_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 switcher/u32_to_bcd_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            switcher/u32_to_bcd_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.459%)  route 0.138ns (42.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.575     1.494    switcher/u32_to_bcd_inst/CLK
    SLICE_X11Y96         FDRE                                         r  switcher/u32_to_bcd_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  switcher/u32_to_bcd_inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.138     1.773    switcher/u32_to_bcd_inst/counter_reg_n_0_[2]
    SLICE_X10Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  switcher/u32_to_bcd_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    switcher/u32_to_bcd_inst/counter[4]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  switcher/u32_to_bcd_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=95, routed)          0.846     2.011    switcher/u32_to_bcd_inst/CLK
    SLICE_X10Y96         FDRE                                         r  switcher/u32_to_bcd_inst/counter_reg[4]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.121     1.628    switcher/u32_to_bcd_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y98     bancoA/state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     bancoB/state_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y98     bancoOP/state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    btn_central/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    btn_central/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    btn_derecho/PB_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    btn_derecho/PB_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    btn_derecho/PB_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    btn_derecho/PB_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    switcher/u32_to_bcd_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y96    switcher/u32_to_bcd_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    switcher/u32_to_bcd_inst/shift_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    switcher/u32_to_bcd_inst/shift_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    switcher/u32_to_bcd_inst/shift_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    switcher/u32_to_bcd_inst/shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y96    switcher/u32_to_bcd_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    btn_up/PB_pressed_status_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    btn_up/PB_sync_aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    btn_up/PB_sync_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    switcher/u32_to_bcd_inst/bcd_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     switcher/u32_to_bcd_inst/bcd_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99    switcher/u32_to_bcd_inst/bcd_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99    switcher/u32_to_bcd_inst/bcd_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    switcher/u32_to_bcd_inst/bcd_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    switcher/u32_to_bcd_inst/bcd_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y99    switcher/u32_to_bcd_inst/bcd_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y98    switcher/u32_to_bcd_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    switcher/u32_to_bcd_inst/shift_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    switcher/u32_to_bcd_inst/shift_reg[2]/C



