<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/ppc/interp_masm_ppc_64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../aarch64/sharedRuntime_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../s390/interp_masm_s390.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/ppc/interp_masm_ppc_64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2003, 2018, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
 201 // Common code to dispatch and dispatch_only.
 202 // Dispatch value in Lbyte_code and increment Lbcp.
 203 
 204 void InterpreterMacroAssembler::load_dispatch_table(Register dst, address* table) {
 205   address table_base = (address)Interpreter::dispatch_table((TosState)0);
 206   intptr_t table_offs = (intptr_t)table - (intptr_t)table_base;
 207   if (is_simm16(table_offs)) {
 208     addi(dst, R25_templateTableBase, (int)table_offs);
 209   } else {
 210     load_const_optimized(dst, table, R0);
 211   }
 212 }
 213 
 214 void InterpreterMacroAssembler::dispatch_Lbyte_code(TosState state, Register bytecode,
 215                                                     address* table, bool generate_poll) {
 216   assert_different_registers(bytecode, R11_scratch1);
 217 
 218   // Calc dispatch table address.
 219   load_dispatch_table(R11_scratch1, table);
 220 
<span class="line-modified"> 221   if (SafepointMechanism::uses_thread_local_poll() &amp;&amp; generate_poll) {</span>
 222     address *sfpt_tbl = Interpreter::safept_table(state);
 223     if (table != sfpt_tbl) {
 224       Label dispatch;
 225       ld(R0, in_bytes(Thread::polling_page_offset()), R16_thread);
 226       // Armed page has poll_bit set, if poll bit is cleared just continue.
 227       andi_(R0, R0, SafepointMechanism::poll_bit());
 228       beq(CCR0, dispatch);
 229       load_dispatch_table(R11_scratch1, sfpt_tbl);
 230       align(32, 16);
 231       bind(dispatch);
 232     }
 233   }
 234 
 235   sldi(R12_scratch2, bytecode, LogBytesPerWord);
 236   ldx(R11_scratch1, R11_scratch1, R12_scratch2);
 237 
 238   // Jump off!
 239   mtctr(R11_scratch1);
 240   bcctr(bcondAlways, 0, bhintbhBCCTRisNotPredictable);
 241 }
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2003, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * Copyright (c) 2012, 2018 SAP SE. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
</pre>
<hr />
<pre>
 201 // Common code to dispatch and dispatch_only.
 202 // Dispatch value in Lbyte_code and increment Lbcp.
 203 
 204 void InterpreterMacroAssembler::load_dispatch_table(Register dst, address* table) {
 205   address table_base = (address)Interpreter::dispatch_table((TosState)0);
 206   intptr_t table_offs = (intptr_t)table - (intptr_t)table_base;
 207   if (is_simm16(table_offs)) {
 208     addi(dst, R25_templateTableBase, (int)table_offs);
 209   } else {
 210     load_const_optimized(dst, table, R0);
 211   }
 212 }
 213 
 214 void InterpreterMacroAssembler::dispatch_Lbyte_code(TosState state, Register bytecode,
 215                                                     address* table, bool generate_poll) {
 216   assert_different_registers(bytecode, R11_scratch1);
 217 
 218   // Calc dispatch table address.
 219   load_dispatch_table(R11_scratch1, table);
 220 
<span class="line-modified"> 221   if (generate_poll) {</span>
 222     address *sfpt_tbl = Interpreter::safept_table(state);
 223     if (table != sfpt_tbl) {
 224       Label dispatch;
 225       ld(R0, in_bytes(Thread::polling_page_offset()), R16_thread);
 226       // Armed page has poll_bit set, if poll bit is cleared just continue.
 227       andi_(R0, R0, SafepointMechanism::poll_bit());
 228       beq(CCR0, dispatch);
 229       load_dispatch_table(R11_scratch1, sfpt_tbl);
 230       align(32, 16);
 231       bind(dispatch);
 232     }
 233   }
 234 
 235   sldi(R12_scratch2, bytecode, LogBytesPerWord);
 236   ldx(R11_scratch1, R11_scratch1, R12_scratch2);
 237 
 238   // Jump off!
 239   mtctr(R11_scratch1);
 240   bcctr(bcondAlways, 0, bhintbhBCCTRisNotPredictable);
 241 }
</pre>
</td>
</tr>
</table>
<center><a href="../aarch64/sharedRuntime_aarch64.cpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="../s390/interp_masm_s390.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>