{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512071832577 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071832577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:57:12 2017 " "Processing started: Thu Nov 30 14:57:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071832577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512071832577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512071832577 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512071832805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_console.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_console.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Console-Behavioral " "Found design unit 1: FPGA_Console-Behavioral" {  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833149 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Console " "Found entity 1: FPGA_Console" {  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512071833149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Console " "Elaborating entity \"FPGA_Console\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512071833186 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_driver.vhd 2 1 " "Using design file vga_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-Behavioral " "Found design unit 1: vga_driver-Behavioral" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833223 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833223 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071833223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "FPGA_Console.vhd" "vga" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071833225 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "colorSet vga_driver.vhd(73) " "Verilog HDL or VHDL warning at vga_driver.vhd(73): object \"colorSet\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512071833227 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "color vga_driver.vhd(78) " "VHDL Signal Declaration warning at vga_driver.vhd(78): used implicit default value for signal \"color\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512071833227 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lerpDummy vga_driver.vhd(80) " "Verilog HDL or VHDL warning at vga_driver.vhd(80): object \"lerpDummy\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512071833227 "|FPGA_Console|vga_driver:vga"}
{ "Warning" "WSGN_SEARCH_FILE" "seg.vhd 2 1 " "Using design file seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg-Behavioral " "Found design unit 1: seg-Behavioral" {  } { { "seg.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833949 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg " "Found entity 1: seg" {  } { { "seg.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833949 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071833949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg seg:seg1000 " "Elaborating entity \"seg\" for hierarchy \"seg:seg1000\"" {  } { { "FPGA_Console.vhd" "seg1000" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071833949 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr.vhd 2 1 " "Using design file lfsr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-rtl " "Found design unit 1: lfsr-rtl" {  } { { "lfsr.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/lfsr.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833956 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071833956 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512071833956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:randomgen " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:randomgen\"" {  } { { "FPGA_Console.vhd" "randomgen" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071833957 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult7\"" {  } { { "vga_driver.vhd" "Mult7" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult6\"" {  } { { "vga_driver.vhd" "Mult6" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult1\"" {  } { { "vga_driver.vhd" "Mult1" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult0\"" {  } { { "vga_driver.vhd" "Mult0" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult3\"" {  } { { "vga_driver.vhd" "Mult3" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult2\"" {  } { { "vga_driver.vhd" "Mult2" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult5\"" {  } { { "vga_driver.vhd" "Mult5" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_driver:vga\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_driver:vga\|Mult4\"" {  } { { "vga_driver.vhd" "Mult4" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858254 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512071858254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:vga\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"vga_driver:vga\|lpm_mult:Mult7\"" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:vga\|lpm_mult:Mult7 " "Instantiated megafunction \"vga_driver:vga\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858285 ""}  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512071858285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512071858324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512071858324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_driver:vga\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"vga_driver:vga\|lpm_mult:Mult6\"" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_driver:vga\|lpm_mult:Mult6 " "Instantiated megafunction \"vga_driver:vga\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512071858330 ""}  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512071858330 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult4|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult4\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult4|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult5|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult5\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult5|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult2|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult2\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult2|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult3|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult3\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult3|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult1\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult1|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult6|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult6\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult6|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult7|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"vga_driver:vga\|lpm_mult:Mult7\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 125 -1 0 } } { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 74 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071858446 "|FPGA_Console|vga_driver:vga|lpm_mult:Mult7|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1512071858446 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1512071858446 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "672 " "Ignored 672 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "672 " "Ignored 672 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1512071859115 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1512071859115 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512071862808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512071865799 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512071865799 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2626 " "Implemented 2626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512071865951 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512071865951 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2510 " "Implemented 2510 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512071865951 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "48 " "Implemented 48 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1512071865951 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512071865951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "684 " "Peak virtual memory: 684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071866024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:57:46 2017 " "Processing ended: Thu Nov 30 14:57:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071866024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071866024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071866024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512071866024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512071867839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071867840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:57:47 2017 " "Processing started: Thu Nov 30 14:57:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071867840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512071867840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512071867840 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512071867896 ""}
{ "Info" "0" "" "Project  = FPGA_Console" {  } {  } 0 0 "Project  = FPGA_Console" 0 0 "Fitter" 0 0 1512071867897 ""}
{ "Info" "0" "" "Revision = FPGA_Console" {  } {  } 0 0 "Revision = FPGA_Console" 0 0 "Fitter" 0 0 1512071867897 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1512071867971 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Console EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FPGA_Console\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512071867989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512071868031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512071868031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512071868031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512071868587 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512071868595 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512071868659 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512071868659 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6131 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512071868664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6133 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512071868664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6135 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512071868664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6137 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512071868664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6139 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512071868664 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512071868664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512071868665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Console.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Console.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512071869794 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512071869794 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512071869811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512071869811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512071869812 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512071869936 ""}  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 9 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6118 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512071869936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_driver:vga\|clk25  " "Automatically promoted node vga_driver:vga\|clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512071869936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_driver:vga\|clk25~0 " "Destination node vga_driver:vga\|clk25~0" {  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 150 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_driver:vga|clk25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6051 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512071869936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_vga~output " "Destination node clock_vga~output" {  } { { "FPGA_Console.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/FPGA_Console.vhd" 12 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_vga~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 6059 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512071869936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512071869936 ""}  } { { "vga_driver.vhd" "" { Text "C:/Users/waynens/Desktop/FPGA_Console/vga_driver.vhd" 150 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_driver:vga|clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 0 { 0 ""} 0 507 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512071869936 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512071870442 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512071870444 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512071870444 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512071870446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512071870448 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512071870449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512071870510 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512071870512 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512071870512 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512071870578 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512071870583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512071875014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512071875690 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512071875735 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512071887090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512071887090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512071887647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/waynens/Desktop/FPGA_Console/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 11 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512071892133 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512071892133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512071896915 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512071896916 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512071896916 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512071896969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512071897035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512071897801 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512071897856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512071898494 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512071899133 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/waynens/Desktop/FPGA_Console/output_files/FPGA_Console.fit.smsg " "Generated suppressed messages file C:/Users/waynens/Desktop/FPGA_Console/output_files/FPGA_Console.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512071899730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "964 " "Peak virtual memory: 964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071900335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:58:20 2017 " "Processing ended: Thu Nov 30 14:58:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071900335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071900335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071900335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512071900335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512071902126 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071902126 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:58:22 2017 " "Processing started: Thu Nov 30 14:58:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071902126 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512071902126 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512071902126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512071904941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512071905045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071906190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:58:26 2017 " "Processing ended: Thu Nov 30 14:58:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071906190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071906190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071906190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512071906190 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512071906945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512071908131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071908132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:58:27 2017 " "Processing started: Thu Nov 30 14:58:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071908132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512071908132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Console -c FPGA_Console " "Command: quartus_sta FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512071908132 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1512071908191 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512071908322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512071908322 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512071908368 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1512071908368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Console.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Console.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1512071908781 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1512071908781 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_driver:vga\|clk25 vga_driver:vga\|clk25 " "create_clock -period 1.000 -name vga_driver:vga\|clk25 vga_driver:vga\|clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512071908785 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512071908785 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1512071908785 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1512071909269 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909269 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1512071909270 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1512071909277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512071909413 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512071909413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.126 " "Worst-case setup slack is -19.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.126           -2267.736 vga_driver:vga\|clk25  " "  -19.126           -2267.736 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.442            -260.437 clk  " "   -3.442            -260.437 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071909418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.304 " "Worst-case hold slack is 0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 clk  " "    0.304               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 vga_driver:vga\|clk25  " "    0.403               0.000 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071909436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071909464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071909470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.075 clk  " "   -3.000            -125.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -480.590 vga_driver:vga\|clk25  " "   -1.285            -480.590 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071909475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071909475 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512071910674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1512071910701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1512071911392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911524 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512071911559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512071911559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.125 " "Worst-case setup slack is -17.125" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.125           -2049.334 vga_driver:vga\|clk25  " "  -17.125           -2049.334 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.116            -234.218 clk  " "   -3.116            -234.218 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071911565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 clk  " "    0.291               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 vga_driver:vga\|clk25  " "    0.353               0.000 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071911583 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071911590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071911596 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -125.075 clk  " "   -3.000            -125.075 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285            -480.590 vga_driver:vga\|clk25  " "   -1.285            -480.590 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071911602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071911602 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1512071912671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912887 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1512071912902 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1512071912902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.025 " "Worst-case setup slack is -9.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.025            -941.508 vga_driver:vga\|clk25  " "   -9.025            -941.508 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.181             -82.050 clk  " "   -1.181             -82.050 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071912910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.045 " "Worst-case hold slack is 0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 clk  " "    0.045               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 vga_driver:vga\|clk25  " "    0.181               0.000 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071912934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071912943 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1512071912953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.526 clk  " "   -3.000            -104.526 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -374.000 vga_driver:vga\|clk25  " "   -1.000            -374.000 vga_driver:vga\|clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1512071912964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1512071912964 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512071914687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1512071914689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071914829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:58:34 2017 " "Processing ended: Thu Nov 30 14:58:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071914829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071914829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071914829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512071914829 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512071916610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512071916610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 14:58:36 2017 " "Processing started: Thu Nov 30 14:58:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512071916610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512071916610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_Console -c FPGA_Console" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512071916610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_7_1200mv_85c_slow.vho C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_7_1200mv_85c_slow.vho in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071917514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_7_1200mv_0c_slow.vho C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_7_1200mv_0c_slow.vho in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071917863 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_min_1200mv_0c_fast.vho C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_min_1200mv_0c_fast.vho in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071918180 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console.vho C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console.vho in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071918491 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_7_1200mv_85c_vhd_slow.sdo C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071918966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_7_1200mv_0c_vhd_slow.sdo C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071919314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_min_1200mv_0c_vhd_fast.sdo C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071919620 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_Console_vhd.sdo C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/ simulation " "Generated file FPGA_Console_vhd.sdo in folder \"C:/Users/waynens/Desktop/FPGA_Console/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1512071919914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512071920096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 14:58:40 2017 " "Processing ended: Thu Nov 30 14:58:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512071920096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512071920096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512071920096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512071920096 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 34 s " "Quartus II Full Compilation was successful. 0 errors, 34 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512071920727 ""}
