{"Processors":  [
	{
		"Processor ID": "292",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "",
		"Processor Model": "Z540",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.4",
		"Instruction set width": "",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "293",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "",
		"Processor Model": "Z500",
		"Processor Date": "",
		"Processor Clock [MHz]": "800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "0.65",
		"Instruction set width": "",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "347",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "",
		"Processor Model": "Z515",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "1.4",
		"Instruction set width": "",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "348",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "",
		"Processor Model": "Z550",
		"Processor Date": "",
		"Processor Clock [MHz]": "2000.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.4",
		"Instruction set width": "",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "400",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "",
		"Processor Model": "N470",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "6.5",
		"Instruction set width": "",
		"Transistors (millions)": "123.0",
		"Die size (mm^2)": "66",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "440",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "",
		"Processor Model": "N475",
		"Processor Date": "",
		"Processor Clock [MHz]": "1830.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "6.5",
		"Instruction set width": "",
		"Transistors (millions)": "123.0",
		"Die size (mm^2)": "66",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "444",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Lincroft",
		"Microarchitecture": "",
		"Processor Model": "Z600",
		"Processor Date": "",
		"Processor Clock [MHz]": "1200.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "1.3",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "445",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Lincroft",
		"Microarchitecture": "",
		"Processor Model": "Z615",
		"Processor Date": "",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.2",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "446",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Lincroft",
		"Microarchitecture": "",
		"Processor Model": "Z625",
		"Processor Date": "",
		"Processor Clock [MHz]": "1900.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.2",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "450",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "",
		"Processor Model": "Z560",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.5",
		"Instruction set width": "",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "473",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "",
		"Processor Model": "N550",
		"Processor Date": "",
		"Processor Clock [MHz]": "1500.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "8.5",
		"Instruction set width": "",
		"Transistors (millions)": "176.0",
		"Die size (mm^2)": "87",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "589",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "",
		"Processor Model": "N570",
		"Processor Date": "",
		"Processor Clock [MHz]": "1660.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "8.5",
		"Instruction set width": "",
		"Transistors (millions)": "176.0",
		"Die size (mm^2)": "87",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "599",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Cedarview",
		"Microarchitecture": "",
		"Processor Model": "D2500",
		"Processor Date": "",
		"Processor Clock [MHz]": "1860.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.91",
		"Voltage (high)": "1.21",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.21"
	},
	{
		"Processor ID": "600",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Cedarview",
		"Microarchitecture": "",
		"Processor Model": "D2700",
		"Processor Date": "",
		"Processor Clock [MHz]": "2130.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "10.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.91",
		"Voltage (high)": "1.21",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": "1.21"
	},
	{
		"Processor ID": "1059",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Diamondville",
		"Microarchitecture": "Bonnel",
		"Processor Model": "230",
		"Processor Date": "2008-06-03",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "4.0",
		"Instruction set width": "32",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.1625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1625"
	},
	{
		"Processor ID": "1060",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Diamondville",
		"Microarchitecture": "Bonnel",
		"Processor Model": "330",
		"Processor Date": "2008-09-01",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "4",
		"Cores": "2",
		"TDP": "8.0",
		"Instruction set width": "32",
		"Transistors (millions)": "94.0",
		"Die size (mm^2)": "52",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.1625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1625"
	},
	{
		"Processor ID": "1061",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "Bonnel",
		"Processor Model": "D510",
		"Processor Date": "2009-12-21",
		"Processor Clock [MHz]": "1667.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "13.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "1062",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Tunnel Creek",
		"Microarchitecture": "",
		"Processor Model": "E660",
		"Processor Date": "2010-09-14",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "3.6",
		"Instruction set width": "32",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "0.9",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "0.9"
	},
	{
		"Processor ID": "1063",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Stellarton",
		"Microarchitecture": "",
		"Processor Model": "E665",
		"Processor Date": "2010-11-22",
		"Processor Clock [MHz]": "1300.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "7.0",
		"Instruction set width": "32",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.175"
	},
	{
		"Processor ID": "1064",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Diamondville",
		"Microarchitecture": "Bonnel",
		"Processor Model": "N270",
		"Processor Date": "2008-06-03",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "",
		"Instruction set width": "32",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "1065",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Diamondville",
		"Microarchitecture": "Bonnel",
		"Processor Model": "N280",
		"Processor Date": "2009-02-06",
		"Processor Clock [MHz]": "1666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.5",
		"Instruction set width": "32",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.9",
		"Voltage (high)": "1.1625",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1625"
	},
	{
		"Processor ID": "1066",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "Bonnel",
		"Processor Model": "N450",
		"Processor Date": "2009-12-21",
		"Processor Clock [MHz]": "1666.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.5",
		"Instruction set width": "32",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "",
		"Voltage (high)": "",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": ""
	},
	{
		"Processor ID": "1067",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "Bonnel",
		"Processor Model": "Z520",
		"Processor Date": "2008-04-02",
		"Processor Clock [MHz]": "1330.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.0",
		"Instruction set width": "32",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "1068",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Silverthorne",
		"Microarchitecture": "Bonnel",
		"Processor Model": "Z530",
		"Processor Date": "2008-04-02",
		"Processor Clock [MHz]": "1600.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "2.0",
		"Instruction set width": "32",
		"Transistors (millions)": "47.0",
		"Die size (mm^2)": "26",
		"Voltage (low)": "0.75",
		"Voltage (high)": "1.1",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.1"
	},
	{
		"Processor ID": "1492",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "",
		"Processor Model": "D525",
		"Processor Date": "2010-04-01",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "2",
		"TDP": "13.0",
		"Instruction set width": "",
		"Transistors (millions)": "",
		"Die size (mm^2)": "",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "725.0",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "",
		"L1 (data) (on chip)": "",
		"L2 (on chip)": "1024",
		"Cores sharing L2 (on chip)": "2",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "Intel",
		"Process Name": "",
		"Feature Size [microns]": "0.045",
		"Channel length [microns]": "0.035",
		"Metal layers": "9",
		"Metal type": "copper",
		"FO4 Delay [ps]": "12.6",
		"FO4 Delay Vdd [V]": "1.175"
	},
	{
		"Processor ID": "1493",
		"Designer": "Intel",
		"Processor Family": "Atom",
		"Processor Code Name": "Pineview",
		"Microarchitecture": "Bonnel",
		"Processor Model": "D425",
		"Processor Date": "2010-06-21",
		"Processor Clock [MHz]": "1800.0",
		"Processor Clock (Max) [MHz]": "",
		"Threads/core": "2",
		"Cores": "1",
		"TDP": "10.0",
		"Instruction set width": "64",
		"Transistors (millions)": "123.0",
		"Die size (mm^2)": "66",
		"Voltage (low)": "0.8",
		"Voltage (high)": "1.175",
		"SpecInt1992 (average base)": "",
		"SpecFp1992 (average base)": "",
		"SpecInt1995 (average base)": "",
		"SpecFp1995 (average base)": "",
		"SpecInt2000 (average base)": "",
		"SpecFp2000 (average base)": "",
		"SpecInt2006 (average base)": "",
		"SpecFp2006 (average base)": "",
		"x400_perlbench": "",
		"x401_bzip2": "",
		"x403_gcc": "",
		"x429_mcf": "",
		"x445_gobmk": "",
		"x456_hmmer": "",
		"x458_sjeng": "",
		"x462_libquantum": "",
		"x464_h264ref": "",
		"x471_omnetpp": "",
		"x473_astar": "",
		"x483_xalancbmk": "",
		"x410_bwaves": "",
		"x416_gamess": "",
		"x433_milc": "",
		"x434_zeusmp": "",
		"x435_gromacs": "",
		"x436_cactusadm": "",
		"x437_leslie3d": "",
		"x444_namd": "",
		"x447_dealii": "",
		"x450_soplex": "",
		"x453_povray": "",
		"x454_calculix": "",
		"x459_gemsfdtd": "",
		"x465_tonto": "",
		"x470_lbm": "",
		"x481_wrf": "",
		"x482_sphinx3": "",
		"L1 (unified) (on chip)": "",
		"L1 (instruction) (on chip)": "32",
		"L1 (data) (on chip)": "24",
		"L2 (on chip)": "512",
		"Cores sharing L2 (on chip)": "1",
		"L3 (on chip)": "",
		"Cores sharing L3 (on chip)": "",
		"L1 (unified) (off chip)": "",
		"L1 (instruction) (off chip)": "",
		"L1 (data) (off chip)": "",
		"L2 (off chip)": "",
		"Cores sharing L2 (off chip)": "",
		"L3 (off chip)": "",
		"Cores sharing L3 (off chip)": "",
		"Fabricated by": "",
		"Process Name": "",
		"Feature Size [microns]": "",
		"Channel length [microns]": "",
		"Metal layers": "",
		"Metal type": "",
		"FO4 Delay [ps]": "",
		"FO4 Delay Vdd [V]": ""
	}
]}} 
