# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DSD_ALU.srcs/sources_1/new/FP_ALU.v" \
"../../../../DSD_ALU.srcs/sources_1/new/fp_add.v" \
"../../../../DSD_ALU.srcs/sources_1/new/fp_div.v" \
"../../../../DSD_ALU.srcs/sources_1/new/fp_mul.v" \
"../../../../DSD_ALU.srcs/sources_1/new/fp_sub.v" \
"../../../../DSD_ALU.srcs/sim_1/new/test_FP_ALU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
