{"run_config": [{"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "1.0"}, "name": "bsg_mul_iterative_8bits_stride2_100MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "2.0"}, "name": "bsg_mul_iterative_8bits_stride2_111MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "3.0"}, "name": "bsg_mul_iterative_8bits_stride2_125MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "4.0"}, "name": "bsg_mul_iterative_8bits_stride2_143MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "5.0"}, "name": "bsg_mul_iterative_8bits_stride2_167MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "6.0"}, "name": "bsg_mul_iterative_8bits_stride2_200MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "7.0"}, "name": "bsg_mul_iterative_8bits_stride2_250MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "8.0"}, "name": "bsg_mul_iterative_8bits_stride2_333MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "9.0"}, "name": "bsg_mul_iterative_8bits_stride2_500MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}, {"filelist": ["basejump_stl/bsg_misc/bsg_defines.v", "basejump_stl/bsg_misc/bsg_mul_iterative.v", "basejump_stl/bsg_misc/bsg_adder_carry_save.v", "basejump_stl/bsg_misc/bsg_adder_wallace_tree.v", "basejump_stl/bsg_misc/bsg_adder_carry_save_4_2.v"], "constraints": {"io_time_format": "period", "clk_port_name": "clk_i", "uncertainty": "0", "input": "0", "output": "0", "clock_period": "10.0"}, "name": "bsg_mul_iterative_8bits_stride2_1000MHz", "parameters": ["width_p=8", "iter_step_p=2"], "description": "8bit iterative multiplier with a stride of 2"}], "design_name": "bsg_mul_iterative"}