// Seed: 2207547597
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3,
    output tri0 id_4,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10
);
  assign id_0 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    input wor id_6
);
  wire id_8;
  module_0(
      id_1, id_5, id_5, id_1, id_3, id_4, id_5, id_6, id_6, id_3, id_3
  );
endmodule
