{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683900144350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683900144351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 08:02:24 2023 " "Processing started: Fri May 12 08:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683900144351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900144351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesador-pipeline -c procesador-pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesador-pipeline -c procesador-pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900144351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683900144755 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683900144755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(18) " "Verilog HDL warning at sign_extend.sv(18): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1683900165954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryAccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryAccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryController.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryController.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador_pipeline " "Found entity 1: procesador_pipeline" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryAccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryAccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_seno.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_seno.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_seno " "Found entity 1: dmem_seno" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683900165975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900165975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesador_pipeline " "Elaborating entity \"procesador_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683900166060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register pc_register:pc " "Elaborating entity \"pc_register\" for hierarchy \"pc_register:pc\"" {  } { { "procesador_pipeline.sv" "pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166067 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_temp pc_register.sv(10) " "Verilog HDL or VHDL warning at pc_register.sv(10): object \"pc_temp\" assigned a value but never read" {  } { { "pc_register.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/pc_register.sv" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683900166068 "|procesador_pipeline|pc_register:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_pc " "Elaborating entity \"adder\" for hierarchy \"adder:add_pc\"" {  } { { "procesador_pipeline.sv" "add_pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_pc " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_pc\"" {  } { { "procesador_pipeline.sv" "mux_pc" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_if_id segment_if_id:if_id " "Elaborating entity \"segment_if_id\" for hierarchy \"segment_if_id:if_id\"" {  } { { "procesador_pipeline.sv" "if_id" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "procesador_pipeline.sv" "control" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166075 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_unit.sv(156) " "Inferred latch for \"RegWrite\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166076 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_unit.sv(156) " "Inferred latch for \"MemWrite\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166076 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_unit.sv(156) " "Inferred latch for \"MemRead\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166076 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg control_unit.sv(156) " "Inferred latch for \"MemToReg\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166076 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[0\] control_unit.sv(156) " "Inferred latch for \"RegSrc1\[0\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc1\[1\] control_unit.sv(156) " "Inferred latch for \"RegSrc1\[1\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[0\] control_unit.sv(156) " "Inferred latch for \"RegDtn\[0\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDtn\[1\] control_unit.sv(156) " "Inferred latch for \"RegDtn\[1\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] control_unit.sv(156) " "Inferred latch for \"ImmSrc\[0\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] control_unit.sv(156) " "Inferred latch for \"ImmSrc\[1\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_unit.sv(156) " "Inferred latch for \"ALUOp\[0\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_unit.sv(156) " "Inferred latch for \"ALUOp\[1\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] control_unit.sv(156) " "Inferred latch for \"ALUOp\[2\]\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_unit.sv(156) " "Inferred latch for \"ALUSrc\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCD control_unit.sv(156) " "Inferred latch for \"JumpCD\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpCI control_unit.sv(156) " "Inferred latch for \"JumpCI\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JumpI control_unit.sv(156) " "Inferred latch for \"JumpI\" at control_unit.sv(156)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 156 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc2 control_unit.sv(118) " "Inferred latch for \"RegSrc2\" at control_unit.sv(118)" {  } { { "control_unit.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/control_unit.sv" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166077 "|procesador_pipeline|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:mux_RR1 " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:mux_RR1\"" {  } { { "procesador_pipeline.sv" "mux_RR1" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:mux_RR2 " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:mux_RR2\"" {  } { { "procesador_pipeline.sv" "mux_RR2" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend\"" {  } { { "procesador_pipeline.sv" "sign_extend" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:register_file\"" {  } { { "procesador_pipeline.sv" "register_file" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_id_ex segment_id_ex:id_ex " "Elaborating entity \"segment_id_ex\" for hierarchy \"segment_id_ex:id_ex\"" {  } { { "procesador_pipeline.sv" "id_ex" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "procesador_pipeline.sv" "alu" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_unit jump_unit:jump_unit " "Elaborating entity \"jump_unit\" for hierarchy \"jump_unit:jump_unit\"" {  } { { "procesador_pipeline.sv" "jump_unit" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_ex_mem segment_ex_mem:ex_mem " "Elaborating entity \"segment_ex_mem\" for hierarchy \"segment_ex_mem:ex_mem\"" {  } { { "procesador_pipeline.sv" "ex_mem" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "procesador_pipeline.sv" "memory" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryAccess.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166102 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166116 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166116 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166116 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166117 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166117 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166117 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166118 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166119 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166120 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressSENO\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressSENO\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166121 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166122 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166123 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166124 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166124 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166124 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166124 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166124 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166125 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressRAM\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[0\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166126 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[1\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[2\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[3\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[4\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[5\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[6\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166127 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[7\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166128 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[8\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166128 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[9\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166128 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[10\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166128 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[11\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166128 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[12\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166129 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[13\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166129 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[14\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166129 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[15\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166129 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[16\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166130 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[17\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166130 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[18\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166130 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[19\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166130 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[20\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166130 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[21\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[22\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[23\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[24\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[25\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[26\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166131 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[27\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[28\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[29\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[30\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memoryController.sv(32) " "Inferred latch for \"mapAddressROM\[31\]\" at memoryController.sv(32)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memoryController.sv(17) " "Inferred latch for \"instruction\[0\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166132 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memoryController.sv(17) " "Inferred latch for \"instruction\[1\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memoryController.sv(17) " "Inferred latch for \"instruction\[2\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memoryController.sv(17) " "Inferred latch for \"instruction\[3\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memoryController.sv(17) " "Inferred latch for \"instruction\[4\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memoryController.sv(17) " "Inferred latch for \"instruction\[5\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memoryController.sv(17) " "Inferred latch for \"instruction\[6\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memoryController.sv(17) " "Inferred latch for \"instruction\[7\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memoryController.sv(17) " "Inferred latch for \"instruction\[8\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166133 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memoryController.sv(17) " "Inferred latch for \"instruction\[9\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memoryController.sv(17) " "Inferred latch for \"instruction\[10\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memoryController.sv(17) " "Inferred latch for \"instruction\[11\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memoryController.sv(17) " "Inferred latch for \"instruction\[12\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memoryController.sv(17) " "Inferred latch for \"instruction\[13\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memoryController.sv(17) " "Inferred latch for \"instruction\[14\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memoryController.sv(17) " "Inferred latch for \"instruction\[15\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memoryController.sv(17) " "Inferred latch for \"instruction\[16\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166134 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memoryController.sv(17) " "Inferred latch for \"instruction\[17\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memoryController.sv(17) " "Inferred latch for \"instruction\[18\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memoryController.sv(17) " "Inferred latch for \"instruction\[19\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memoryController.sv(17) " "Inferred latch for \"instruction\[20\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memoryController.sv(17) " "Inferred latch for \"instruction\[21\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memoryController.sv(17) " "Inferred latch for \"instruction\[22\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memoryController.sv(17) " "Inferred latch for \"instruction\[23\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memoryController.sv(17) " "Inferred latch for \"instruction\[24\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166135 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memoryController.sv(17) " "Inferred latch for \"instruction\[25\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memoryController.sv(17) " "Inferred latch for \"instruction\[26\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memoryController.sv(17) " "Inferred latch for \"instruction\[27\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memoryController.sv(17) " "Inferred latch for \"instruction\[28\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memoryController.sv(17) " "Inferred latch for \"instruction\[29\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memoryController.sv(17) " "Inferred latch for \"instruction\[30\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memoryController.sv(17) " "Inferred latch for \"instruction\[31\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166136 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166137 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166138 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166139 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[29\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[29\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166140 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[30\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[30\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166141 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[31\] memoryController.sv(17) " "Inferred latch for \"mapAddressInstructions\[31\]\" at memoryController.sv(17)" {  } { { "memoryController.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900166141 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_ram memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram " "Elaborating entity \"dmem_ram\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_ram:ram\"" {  } { { "memoryController.sv" "ram" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166169 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "dmem_ram.sv(7) " "Verilog HDL warning at dmem_ram.sv(7): ignoring unsupported system task" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 7 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1683900166170 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "63 32 dmem_ram.sv(25) " "Verilog HDL assignment warning at dmem_ram.sv(25): truncated value with size 63 to match size of target (32)" {  } { { "dmem_ram.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_ram.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166170 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_rom memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom " "Elaborating entity \"dmem_rom\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_rom:rom\"" {  } { { "memoryController.sv" "rom" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166171 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "90000 0 8099 dmem_rom.sv(10) " "Verilog HDL warning at dmem_rom.sv(10): number of words (90000) in memory file does not match the number of elements in the address range \[0:8099\]" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683900166171 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.data_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.data_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166171 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.waddr_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.waddr_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166172 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_ROM.we_a 0 dmem_rom.sv(4) " "Net \"dmem_ROM.we_a\" at dmem_rom.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_rom.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_rom.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166172 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom " "Elaborating entity \"imem\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|imem:imem_rom\"" {  } { { "memoryController.sv" "imem_rom" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166172 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "236 0 399 imem.sv(9) " "Verilog HDL warning at imem.sv(9): number of words (236) in memory file does not match the number of elements in the address range \[0:399\]" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683900166179 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(1) " "Verilog HDL assignment warning at instructions.txt(1): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166179 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(2) " "Verilog HDL assignment warning at instructions.txt(2): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(3) " "Verilog HDL assignment warning at instructions.txt(3): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(4) " "Verilog HDL assignment warning at instructions.txt(4): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(5) " "Verilog HDL assignment warning at instructions.txt(5): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(6) " "Verilog HDL assignment warning at instructions.txt(6): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(7) " "Verilog HDL assignment warning at instructions.txt(7): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(8) " "Verilog HDL assignment warning at instructions.txt(8): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166180 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(9) " "Verilog HDL assignment warning at instructions.txt(9): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(10) " "Verilog HDL assignment warning at instructions.txt(10): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(11) " "Verilog HDL assignment warning at instructions.txt(11): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(12) " "Verilog HDL assignment warning at instructions.txt(12): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(13) " "Verilog HDL assignment warning at instructions.txt(13): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(14) " "Verilog HDL assignment warning at instructions.txt(14): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(15) " "Verilog HDL assignment warning at instructions.txt(15): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(16) " "Verilog HDL assignment warning at instructions.txt(16): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166181 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(17) " "Verilog HDL assignment warning at instructions.txt(17): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(18) " "Verilog HDL assignment warning at instructions.txt(18): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(19) " "Verilog HDL assignment warning at instructions.txt(19): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(20) " "Verilog HDL assignment warning at instructions.txt(20): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(21) " "Verilog HDL assignment warning at instructions.txt(21): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(22) " "Verilog HDL assignment warning at instructions.txt(22): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(23) " "Verilog HDL assignment warning at instructions.txt(23): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(24) " "Verilog HDL assignment warning at instructions.txt(24): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166182 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(25) " "Verilog HDL assignment warning at instructions.txt(25): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(26) " "Verilog HDL assignment warning at instructions.txt(26): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(27) " "Verilog HDL assignment warning at instructions.txt(27): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(28) " "Verilog HDL assignment warning at instructions.txt(28): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(29) " "Verilog HDL assignment warning at instructions.txt(29): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(30) " "Verilog HDL assignment warning at instructions.txt(30): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(31) " "Verilog HDL assignment warning at instructions.txt(31): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(32) " "Verilog HDL assignment warning at instructions.txt(32): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166183 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(33) " "Verilog HDL assignment warning at instructions.txt(33): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(34) " "Verilog HDL assignment warning at instructions.txt(34): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(35) " "Verilog HDL assignment warning at instructions.txt(35): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(36) " "Verilog HDL assignment warning at instructions.txt(36): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(37) " "Verilog HDL assignment warning at instructions.txt(37): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(38) " "Verilog HDL assignment warning at instructions.txt(38): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(39) " "Verilog HDL assignment warning at instructions.txt(39): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(40) " "Verilog HDL assignment warning at instructions.txt(40): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(41) " "Verilog HDL assignment warning at instructions.txt(41): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166184 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(42) " "Verilog HDL assignment warning at instructions.txt(42): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(43) " "Verilog HDL assignment warning at instructions.txt(43): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(44) " "Verilog HDL assignment warning at instructions.txt(44): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(45) " "Verilog HDL assignment warning at instructions.txt(45): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(46) " "Verilog HDL assignment warning at instructions.txt(46): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(47) " "Verilog HDL assignment warning at instructions.txt(47): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(48) " "Verilog HDL assignment warning at instructions.txt(48): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(49) " "Verilog HDL assignment warning at instructions.txt(49): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(50) " "Verilog HDL assignment warning at instructions.txt(50): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166185 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(51) " "Verilog HDL assignment warning at instructions.txt(51): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(52) " "Verilog HDL assignment warning at instructions.txt(52): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(53) " "Verilog HDL assignment warning at instructions.txt(53): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(54) " "Verilog HDL assignment warning at instructions.txt(54): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(55) " "Verilog HDL assignment warning at instructions.txt(55): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(56) " "Verilog HDL assignment warning at instructions.txt(56): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(57) " "Verilog HDL assignment warning at instructions.txt(57): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(58) " "Verilog HDL assignment warning at instructions.txt(58): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(59) " "Verilog HDL assignment warning at instructions.txt(59): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166186 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(60) " "Verilog HDL assignment warning at instructions.txt(60): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(61) " "Verilog HDL assignment warning at instructions.txt(61): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(62) " "Verilog HDL assignment warning at instructions.txt(62): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(63) " "Verilog HDL assignment warning at instructions.txt(63): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(64) " "Verilog HDL assignment warning at instructions.txt(64): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(65) " "Verilog HDL assignment warning at instructions.txt(65): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(66) " "Verilog HDL assignment warning at instructions.txt(66): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(67) " "Verilog HDL assignment warning at instructions.txt(67): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(68) " "Verilog HDL assignment warning at instructions.txt(68): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166187 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(69) " "Verilog HDL assignment warning at instructions.txt(69): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(70) " "Verilog HDL assignment warning at instructions.txt(70): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(71) " "Verilog HDL assignment warning at instructions.txt(71): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(72) " "Verilog HDL assignment warning at instructions.txt(72): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(73) " "Verilog HDL assignment warning at instructions.txt(73): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(74) " "Verilog HDL assignment warning at instructions.txt(74): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(75) " "Verilog HDL assignment warning at instructions.txt(75): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(76) " "Verilog HDL assignment warning at instructions.txt(76): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166188 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(77) " "Verilog HDL assignment warning at instructions.txt(77): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(78) " "Verilog HDL assignment warning at instructions.txt(78): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(79) " "Verilog HDL assignment warning at instructions.txt(79): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(80) " "Verilog HDL assignment warning at instructions.txt(80): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(81) " "Verilog HDL assignment warning at instructions.txt(81): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(82) " "Verilog HDL assignment warning at instructions.txt(82): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(83) " "Verilog HDL assignment warning at instructions.txt(83): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(84) " "Verilog HDL assignment warning at instructions.txt(84): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(85) " "Verilog HDL assignment warning at instructions.txt(85): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166189 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(86) " "Verilog HDL assignment warning at instructions.txt(86): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(87) " "Verilog HDL assignment warning at instructions.txt(87): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(88) " "Verilog HDL assignment warning at instructions.txt(88): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(89) " "Verilog HDL assignment warning at instructions.txt(89): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(90) " "Verilog HDL assignment warning at instructions.txt(90): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(91) " "Verilog HDL assignment warning at instructions.txt(91): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(92) " "Verilog HDL assignment warning at instructions.txt(92): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(93) " "Verilog HDL assignment warning at instructions.txt(93): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166190 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(94) " "Verilog HDL assignment warning at instructions.txt(94): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(95) " "Verilog HDL assignment warning at instructions.txt(95): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(96) " "Verilog HDL assignment warning at instructions.txt(96): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(97) " "Verilog HDL assignment warning at instructions.txt(97): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(98) " "Verilog HDL assignment warning at instructions.txt(98): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(99) " "Verilog HDL assignment warning at instructions.txt(99): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(100) " "Verilog HDL assignment warning at instructions.txt(100): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(101) " "Verilog HDL assignment warning at instructions.txt(101): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(102) " "Verilog HDL assignment warning at instructions.txt(102): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166191 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(103) " "Verilog HDL assignment warning at instructions.txt(103): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(104) " "Verilog HDL assignment warning at instructions.txt(104): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(105) " "Verilog HDL assignment warning at instructions.txt(105): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(106) " "Verilog HDL assignment warning at instructions.txt(106): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(107) " "Verilog HDL assignment warning at instructions.txt(107): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(108) " "Verilog HDL assignment warning at instructions.txt(108): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(109) " "Verilog HDL assignment warning at instructions.txt(109): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(110) " "Verilog HDL assignment warning at instructions.txt(110): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166192 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(111) " "Verilog HDL assignment warning at instructions.txt(111): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(112) " "Verilog HDL assignment warning at instructions.txt(112): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(113) " "Verilog HDL assignment warning at instructions.txt(113): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(114) " "Verilog HDL assignment warning at instructions.txt(114): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(115) " "Verilog HDL assignment warning at instructions.txt(115): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(116) " "Verilog HDL assignment warning at instructions.txt(116): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(117) " "Verilog HDL assignment warning at instructions.txt(117): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(118) " "Verilog HDL assignment warning at instructions.txt(118): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(119) " "Verilog HDL assignment warning at instructions.txt(119): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166193 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(120) " "Verilog HDL assignment warning at instructions.txt(120): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(121) " "Verilog HDL assignment warning at instructions.txt(121): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(122) " "Verilog HDL assignment warning at instructions.txt(122): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(123) " "Verilog HDL assignment warning at instructions.txt(123): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(124) " "Verilog HDL assignment warning at instructions.txt(124): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(125) " "Verilog HDL assignment warning at instructions.txt(125): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(126) " "Verilog HDL assignment warning at instructions.txt(126): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(127) " "Verilog HDL assignment warning at instructions.txt(127): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166194 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(128) " "Verilog HDL assignment warning at instructions.txt(128): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(129) " "Verilog HDL assignment warning at instructions.txt(129): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(130) " "Verilog HDL assignment warning at instructions.txt(130): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(131) " "Verilog HDL assignment warning at instructions.txt(131): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(132) " "Verilog HDL assignment warning at instructions.txt(132): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(133) " "Verilog HDL assignment warning at instructions.txt(133): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(134) " "Verilog HDL assignment warning at instructions.txt(134): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(135) " "Verilog HDL assignment warning at instructions.txt(135): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(136) " "Verilog HDL assignment warning at instructions.txt(136): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166195 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(137) " "Verilog HDL assignment warning at instructions.txt(137): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(138) " "Verilog HDL assignment warning at instructions.txt(138): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(139) " "Verilog HDL assignment warning at instructions.txt(139): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(140) " "Verilog HDL assignment warning at instructions.txt(140): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(141) " "Verilog HDL assignment warning at instructions.txt(141): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(142) " "Verilog HDL assignment warning at instructions.txt(142): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(143) " "Verilog HDL assignment warning at instructions.txt(143): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(144) " "Verilog HDL assignment warning at instructions.txt(144): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(145) " "Verilog HDL assignment warning at instructions.txt(145): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166196 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(146) " "Verilog HDL assignment warning at instructions.txt(146): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(147) " "Verilog HDL assignment warning at instructions.txt(147): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(148) " "Verilog HDL assignment warning at instructions.txt(148): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(149) " "Verilog HDL assignment warning at instructions.txt(149): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(150) " "Verilog HDL assignment warning at instructions.txt(150): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(151) " "Verilog HDL assignment warning at instructions.txt(151): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(152) " "Verilog HDL assignment warning at instructions.txt(152): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(153) " "Verilog HDL assignment warning at instructions.txt(153): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166197 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(154) " "Verilog HDL assignment warning at instructions.txt(154): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(155) " "Verilog HDL assignment warning at instructions.txt(155): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(156) " "Verilog HDL assignment warning at instructions.txt(156): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(157) " "Verilog HDL assignment warning at instructions.txt(157): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(158) " "Verilog HDL assignment warning at instructions.txt(158): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(159) " "Verilog HDL assignment warning at instructions.txt(159): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(160) " "Verilog HDL assignment warning at instructions.txt(160): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(161) " "Verilog HDL assignment warning at instructions.txt(161): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166198 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(162) " "Verilog HDL assignment warning at instructions.txt(162): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(163) " "Verilog HDL assignment warning at instructions.txt(163): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(164) " "Verilog HDL assignment warning at instructions.txt(164): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(165) " "Verilog HDL assignment warning at instructions.txt(165): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(166) " "Verilog HDL assignment warning at instructions.txt(166): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(167) " "Verilog HDL assignment warning at instructions.txt(167): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(168) " "Verilog HDL assignment warning at instructions.txt(168): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(169) " "Verilog HDL assignment warning at instructions.txt(169): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166199 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(170) " "Verilog HDL assignment warning at instructions.txt(170): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(171) " "Verilog HDL assignment warning at instructions.txt(171): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(172) " "Verilog HDL assignment warning at instructions.txt(172): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(173) " "Verilog HDL assignment warning at instructions.txt(173): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(174) " "Verilog HDL assignment warning at instructions.txt(174): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(175) " "Verilog HDL assignment warning at instructions.txt(175): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(176) " "Verilog HDL assignment warning at instructions.txt(176): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(177) " "Verilog HDL assignment warning at instructions.txt(177): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166200 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(178) " "Verilog HDL assignment warning at instructions.txt(178): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(179) " "Verilog HDL assignment warning at instructions.txt(179): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(180) " "Verilog HDL assignment warning at instructions.txt(180): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(181) " "Verilog HDL assignment warning at instructions.txt(181): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(182) " "Verilog HDL assignment warning at instructions.txt(182): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(183) " "Verilog HDL assignment warning at instructions.txt(183): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(184) " "Verilog HDL assignment warning at instructions.txt(184): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(185) " "Verilog HDL assignment warning at instructions.txt(185): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(186) " "Verilog HDL assignment warning at instructions.txt(186): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166201 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(187) " "Verilog HDL assignment warning at instructions.txt(187): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(188) " "Verilog HDL assignment warning at instructions.txt(188): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(189) " "Verilog HDL assignment warning at instructions.txt(189): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(190) " "Verilog HDL assignment warning at instructions.txt(190): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(191) " "Verilog HDL assignment warning at instructions.txt(191): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(192) " "Verilog HDL assignment warning at instructions.txt(192): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(193) " "Verilog HDL assignment warning at instructions.txt(193): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(194) " "Verilog HDL assignment warning at instructions.txt(194): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166202 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(195) " "Verilog HDL assignment warning at instructions.txt(195): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(196) " "Verilog HDL assignment warning at instructions.txt(196): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(197) " "Verilog HDL assignment warning at instructions.txt(197): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(198) " "Verilog HDL assignment warning at instructions.txt(198): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(199) " "Verilog HDL assignment warning at instructions.txt(199): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(200) " "Verilog HDL assignment warning at instructions.txt(200): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(201) " "Verilog HDL assignment warning at instructions.txt(201): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(202) " "Verilog HDL assignment warning at instructions.txt(202): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(203) " "Verilog HDL assignment warning at instructions.txt(203): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166203 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(204) " "Verilog HDL assignment warning at instructions.txt(204): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(205) " "Verilog HDL assignment warning at instructions.txt(205): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(206) " "Verilog HDL assignment warning at instructions.txt(206): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(207) " "Verilog HDL assignment warning at instructions.txt(207): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(208) " "Verilog HDL assignment warning at instructions.txt(208): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(209) " "Verilog HDL assignment warning at instructions.txt(209): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(210) " "Verilog HDL assignment warning at instructions.txt(210): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(211) " "Verilog HDL assignment warning at instructions.txt(211): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166204 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(212) " "Verilog HDL assignment warning at instructions.txt(212): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(213) " "Verilog HDL assignment warning at instructions.txt(213): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(214) " "Verilog HDL assignment warning at instructions.txt(214): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(215) " "Verilog HDL assignment warning at instructions.txt(215): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(216) " "Verilog HDL assignment warning at instructions.txt(216): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(217) " "Verilog HDL assignment warning at instructions.txt(217): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(218) " "Verilog HDL assignment warning at instructions.txt(218): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(219) " "Verilog HDL assignment warning at instructions.txt(219): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(220) " "Verilog HDL assignment warning at instructions.txt(220): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166205 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(221) " "Verilog HDL assignment warning at instructions.txt(221): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(222) " "Verilog HDL assignment warning at instructions.txt(222): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(223) " "Verilog HDL assignment warning at instructions.txt(223): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(224) " "Verilog HDL assignment warning at instructions.txt(224): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(225) " "Verilog HDL assignment warning at instructions.txt(225): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(226) " "Verilog HDL assignment warning at instructions.txt(226): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(227) " "Verilog HDL assignment warning at instructions.txt(227): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(228) " "Verilog HDL assignment warning at instructions.txt(228): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166206 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(229) " "Verilog HDL assignment warning at instructions.txt(229): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(230) " "Verilog HDL assignment warning at instructions.txt(230): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(231) " "Verilog HDL assignment warning at instructions.txt(231): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(232) " "Verilog HDL assignment warning at instructions.txt(232): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(233) " "Verilog HDL assignment warning at instructions.txt(233): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(234) " "Verilog HDL assignment warning at instructions.txt(234): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(235) " "Verilog HDL assignment warning at instructions.txt(235): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 32 instructions.txt(236) " "Verilog HDL assignment warning at instructions.txt(236): truncated value with size 128 to match size of target (32)" {  } { { "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/instructions.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1683900166207 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.data_a 0 imem.sv(4) " "Net \"imem_ROM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166222 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.waddr_a 0 imem.sv(4) " "Net \"imem_ROM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166222 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem_ROM.we_a 0 imem.sv(4) " "Net \"imem_ROM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166222 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|imem:imem_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_seno memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_seno:seno " "Elaborating entity \"dmem_seno\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\|dmem_seno:seno\"" {  } { { "memoryController.sv" "seno" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/memoryController.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166229 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "300 0 8099 dmem_seno.sv(9) " "Verilog HDL warning at dmem_seno.sv(9): number of words (300) in memory file does not match the number of elements in the address range \[0:8099\]" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1683900166230 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.data_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.data_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166230 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.waddr_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.waddr_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166230 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dmem_seno.we_a 0 dmem_seno.sv(4) " "Net \"dmem_seno.we_a\" at dmem_seno.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "dmem_seno.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/dmem_seno.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1683900166230 "|procesador_pipeline|memoryAccess:memory|memoryController:memoryControllerUnit|dmem_seno:seno"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_mem_wb segment_mem_wb:mem_wb " "Elaborating entity \"segment_mem_wb\" for hierarchy \"segment_mem_wb:mem_wb\"" {  } { { "procesador_pipeline.sv" "mem_wb" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900166232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/output_files/procesador-pipeline.map.smsg " "Generated suppressed messages file /home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/output_files/procesador-pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900167073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683900167169 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683900167169 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683900167213 "|procesador_pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683900167213 "|procesador_pipeline|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switchStart " "No output dependent on input pin \"switchStart\"" {  } { { "procesador_pipeline.sv" "" { Text "/home/guillen/Documents/GitHub/lguillen2_computer-architecture_1_2023/procesador-pipeline/procesador_pipeline.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683900167213 "|procesador_pipeline|switchStart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683900167213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683900167213 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683900167213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683900167213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 256 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 256 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683900167235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 08:02:47 2023 " "Processing ended: Fri May 12 08:02:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683900167235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683900167235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683900167235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683900167235 ""}
