\doxysection{TWI Library \texorpdfstring{$<$}{<}twi.\+h\texorpdfstring{$>$}{>}}
\hypertarget{group__fryza__twi}{}\label{group__fryza__twi}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}


I2\+C/\+TWI library for AVR-\/\+GCC.  


\doxysubsubsection*{Other definitions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group__fryza__twi_ga16f0e6b2fa5a26eadbf4086ab6d54467}{twi\+\_\+init}} (void)
\begin{DoxyCompactList}\small\item\em Initialize TWI unit, enable internal pull-\/ups, and set SCL frequency. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gaf37269da7f6b1b22438b78d2f965f274}{twi\+\_\+start}} (void)
\begin{DoxyCompactList}\small\item\em Start communication on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_ga129b8a79f75189c3801cb7082e6b8340}{twi\+\_\+write}} (uint8\+\_\+t data)
\begin{DoxyCompactList}\small\item\em Write one byte to the I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gae9f84b771b4acdedd2106e91cb03cc78}{twi\+\_\+read}} (uint8\+\_\+t ack)
\begin{DoxyCompactList}\small\item\em Read one byte from the I2\+C/\+TWI bus and acknowledge it by ACK or NACK. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gacf52d6c93df110dee6d402b389e5042e}{twi\+\_\+stop}} (void)
\begin{DoxyCompactList}\small\item\em Generates Stop condition on I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gae830c20b3544c9619c2c316b9a578ab2}{twi\+\_\+test\+\_\+address}} (uint8\+\_\+t addr)
\begin{DoxyCompactList}\small\item\em Test presence of one I2C device on the bus. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group__fryza__twi_gacf2027b11accf8c8a40502c60dd1b76f}{twi\+\_\+readfrom\+\_\+mem\+\_\+into}} (uint8\+\_\+t addr, uint8\+\_\+t memaddr, volatile uint8\+\_\+t \texorpdfstring{$\ast$}{*}buf, uint8\+\_\+t nbytes)
\begin{DoxyCompactList}\small\item\em Read into buf from the peripheral, starting from the memory address. \end{DoxyCompactList}\item 
int8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gaf95df65b71af9118d59f8ba4a27e6396}{twi\+\_\+read\+\_\+bites}} (uint8\+\_\+t device\+\_\+address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}data, uint16\+\_\+t data\+\_\+size, uint8\+\_\+t hold)
\begin{DoxyCompactList}\small\item\em Read multiple bytes of data via TWI. \end{DoxyCompactList}\item 
int8\+\_\+t \mbox{\hyperlink{group__fryza__twi_gad273f777389682bdf0fa0aae8a7f78a4}{twi\+\_\+write\+\_\+bites}} (uint8\+\_\+t device\+\_\+address, uint8\+\_\+t \texorpdfstring{$\ast$}{*}data, uint16\+\_\+t data\+\_\+size, uint8\+\_\+t hold)
\begin{DoxyCompactList}\small\item\em Write multiple bytes of data via TWI. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_ga3b68e8e777b71520f9dbfac733774d5f}\label{group__fryza__twi_ga3b68e8e777b71520f9dbfac733774d5f} 
\#define {\bfseries TWI\+\_\+\+WRITE}~0
\begin{DoxyCompactList}\small\item\em Mode for writing to I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_gaaf9a8abccd811954f9cc316f2b2f87b3}\label{group__fryza__twi_gaaf9a8abccd811954f9cc316f2b2f87b3} 
\#define {\bfseries TWI\+\_\+\+READ}~1
\begin{DoxyCompactList}\small\item\em Mode for reading from I2\+C/\+TWI device. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_ga00dcb08e2effea903c22763e0aeeb3cb}\label{group__fryza__twi_ga00dcb08e2effea903c22763e0aeeb3cb} 
\#define {\bfseries TWI\+\_\+\+ACK}~0
\begin{DoxyCompactList}\small\item\em ACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_gaaf28e960d6d1c0553791faf52ebd8ef6}\label{group__fryza__twi_gaaf28e960d6d1c0553791faf52ebd8ef6} 
\#define {\bfseries TWI\+\_\+\+NACK}~1
\begin{DoxyCompactList}\small\item\em NACK value for writing to I2\+C/\+TWI bus. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__fryza__twi_ga6c0346728feb274834cad94daca316ee}{DDR}}(\+\_\+x)
\begin{DoxyCompactList}\small\item\em Address of Data Direction Register of port \+\_\+x. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__fryza__twi_ga740f9eb9c9f9e33500ee61ec53945f6a}{PIN}}(\+\_\+x)
\begin{DoxyCompactList}\small\item\em Address of input register of port \+\_\+x. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Definition of frequencies}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__fryza__twi_ga43bafb28b29491ec7f871319b5a3b2f8}\label{group__fryza__twi_ga43bafb28b29491ec7f871319b5a3b2f8} 
\#define {\bfseries F\+\_\+\+CPU}~16000000
\begin{DoxyCompactList}\small\item\em CPU frequency in Hz required TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_ga7a1c522bed64982971384489ee477bd3}\label{group__fryza__twi_ga7a1c522bed64982971384489ee477bd3} 
\#define {\bfseries F\+\_\+\+SCL}~100000
\begin{DoxyCompactList}\small\item\em I2\+C/\+TWI bit rate. Must be greater than 31000. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_ga801c158406ca2334b446e442a2debe37}\label{group__fryza__twi_ga801c158406ca2334b446e442a2debe37} 
\#define {\bfseries TWI\+\_\+\+BIT\+\_\+\+RATE\+\_\+\+REG}~((\mbox{\hyperlink{group__fryza__twi_ga43bafb28b29491ec7f871319b5a3b2f8}{F\+\_\+\+CPU}}/\mbox{\hyperlink{group__fryza__twi_ga7a1c522bed64982971384489ee477bd3}{F\+\_\+\+SCL}} -\/ 16) / 2)
\begin{DoxyCompactList}\small\item\em TWI bit rate register value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Definition of ports and pins}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{group__fryza__twi_ga762c164f4acd04d3ce3627fe73e7c018}\label{group__fryza__twi_ga762c164f4acd04d3ce3627fe73e7c018} 
\#define {\bfseries TWI\+\_\+\+PORT}~PORTC
\begin{DoxyCompactList}\small\item\em Port of TWI unit. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_ga3f14ed8491293d0dda1372cceaa39851}\label{group__fryza__twi_ga3f14ed8491293d0dda1372cceaa39851} 
\#define {\bfseries TWI\+\_\+\+SDA\+\_\+\+PIN}~4
\begin{DoxyCompactList}\small\item\em SDA pin of TWI unit. \end{DoxyCompactList}\item 
\Hypertarget{group__fryza__twi_gac0ad8b33f1be48e211f1eeae2dd65cee}\label{group__fryza__twi_gac0ad8b33f1be48e211f1eeae2dd65cee} 
\#define {\bfseries TWI\+\_\+\+SCL\+\_\+\+PIN}~5
\begin{DoxyCompactList}\small\item\em SCL pin of TWI unit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
I2\+C/\+TWI library for AVR-\/\+GCC. 


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include\ <\mbox{\hyperlink{twi_8h}{twi.h}}>}\ }

\end{DoxyCode}


This library defines functions for the TWI (I2C) communication between AVR and Slave device(s). Functions use internal TWI module of AVR.

\begin{DoxyNote}{Note}
Only Master transmitting and Master receiving modes are implemented. Based on Microchip Atmel ATmega16 and ATmega328P manuals. 
\end{DoxyNote}
\begin{DoxyCopyright}{Copyright}
(c) 2018-\/2024 Tomas Fryza, MIT license 
\end{DoxyCopyright}


\doxysubsection{Macro Definition Documentation}
\Hypertarget{group__fryza__twi_ga6c0346728feb274834cad94daca316ee}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!DDR@{DDR}}
\index{DDR@{DDR}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{DDR}{DDR}}
{\footnotesize\ttfamily \label{group__fryza__twi_ga6c0346728feb274834cad94daca316ee} 
\#define DDR(\begin{DoxyParamCaption}\item[{}]{\+\_\+x}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(*(\&\_x\ -\/\ 1))}

\end{DoxyCode}


Address of Data Direction Register of port \+\_\+x. 

\Hypertarget{group__fryza__twi_ga740f9eb9c9f9e33500ee61ec53945f6a}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!PIN@{PIN}}
\index{PIN@{PIN}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{PIN}{PIN}}
{\footnotesize\ttfamily \label{group__fryza__twi_ga740f9eb9c9f9e33500ee61ec53945f6a} 
\#define PIN(\begin{DoxyParamCaption}\item[{}]{\+\_\+x}{}\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(*(\&\_x\ -\/\ 2))}

\end{DoxyCode}


Address of input register of port \+\_\+x. 



\doxysubsection{Function Documentation}
\Hypertarget{group__fryza__twi_ga16f0e6b2fa5a26eadbf4086ab6d54467}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_init@{twi\_init}}
\index{twi\_init@{twi\_init}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_init()}{twi\_init()}}
{\footnotesize\ttfamily \label{group__fryza__twi_ga16f0e6b2fa5a26eadbf4086ab6d54467} 
void twi\+\_\+init (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Initialize TWI unit, enable internal pull-\/ups, and set SCL frequency. 

\begin{DoxyParagraph}{Implementation notes\+:}

\begin{DoxyItemize}
\item AVR internal pull-\/up resistors at pins TWI\+\_\+\+SDA\+\_\+\+PIN and TWI\+\_\+\+SCL\+\_\+\+PIN are enabled
\item TWI bit rate register value is calculated as follows fscl = fcpu/(16 + 2\texorpdfstring{$\ast$}{*}\+TWBR) 
\end{DoxyItemize}
\end{DoxyParagraph}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gae9f84b771b4acdedd2106e91cb03cc78}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_read@{twi\_read}}
\index{twi\_read@{twi\_read}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_read()}{twi\_read()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gae9f84b771b4acdedd2106e91cb03cc78} 
uint8\+\_\+t twi\+\_\+read (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{ack}{}\end{DoxyParamCaption})}



Read one byte from the I2\+C/\+TWI bus and acknowledge it by ACK or NACK. 


\begin{DoxyParams}{Parameters}
{\em ack} & -\/ ACK/\+NACK value to be transmitted \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Received data byte 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gaf95df65b71af9118d59f8ba4a27e6396}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_read\_bites@{twi\_read\_bites}}
\index{twi\_read\_bites@{twi\_read\_bites}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_read\_bites()}{twi\_read\_bites()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gaf95df65b71af9118d59f8ba4a27e6396} 
int8\+\_\+t twi\+\_\+read\+\_\+bites (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{device\+\_\+address}{, }\item[{uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{data}{, }\item[{uint16\+\_\+t}]{data\+\_\+size}{, }\item[{uint8\+\_\+t}]{hold}{}\end{DoxyParamCaption})}



Read multiple bytes of data via TWI. 


\begin{DoxyParams}{Parameters}
{\em device\+\_\+address} & address of the device \\
\hline
{\em data} & data to write \\
\hline
{\em data\+\_\+size} & size of the data \\
\hline
{\em hold} & hold the bus after the transmission \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if success 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gacf2027b11accf8c8a40502c60dd1b76f}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_readfrom\_mem\_into@{twi\_readfrom\_mem\_into}}
\index{twi\_readfrom\_mem\_into@{twi\_readfrom\_mem\_into}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_readfrom\_mem\_into()}{twi\_readfrom\_mem\_into()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gacf2027b11accf8c8a40502c60dd1b76f} 
void twi\+\_\+readfrom\+\_\+mem\+\_\+into (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{addr}{, }\item[{uint8\+\_\+t}]{memaddr}{, }\item[{volatile uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{buf}{, }\item[{uint8\+\_\+t}]{nbytes}{}\end{DoxyParamCaption})}



Read into buf from the peripheral, starting from the memory address. 


\begin{DoxyParams}{Parameters}
{\em addr} & Slave address \\
\hline
{\em memaddr} & Starting address \\
\hline
{\em buf} & Buffer to be read into \\
\hline
{\em nbytes} & Number of bytes \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gaf37269da7f6b1b22438b78d2f965f274}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_start@{twi\_start}}
\index{twi\_start@{twi\_start}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_start()}{twi\_start()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gaf37269da7f6b1b22438b78d2f965f274} 
void twi\+\_\+start (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Start communication on I2\+C/\+TWI bus. 

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gacf52d6c93df110dee6d402b389e5042e}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_stop@{twi\_stop}}
\index{twi\_stop@{twi\_stop}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_stop()}{twi\_stop()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gacf52d6c93df110dee6d402b389e5042e} 
void twi\+\_\+stop (\begin{DoxyParamCaption}\item[{void}]{}{}\end{DoxyParamCaption})}



Generates Stop condition on I2\+C/\+TWI bus. 

\begin{DoxyReturn}{Returns}
none 
\end{DoxyReturn}
\Hypertarget{group__fryza__twi_gae830c20b3544c9619c2c316b9a578ab2}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_test\_address@{twi\_test\_address}}
\index{twi\_test\_address@{twi\_test\_address}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_test\_address()}{twi\_test\_address()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gae830c20b3544c9619c2c316b9a578ab2} 
uint8\+\_\+t twi\+\_\+test\+\_\+address (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{addr}{}\end{DoxyParamCaption})}



Test presence of one I2C device on the bus. 


\begin{DoxyParams}{Parameters}
{\em addr} & Slave address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
ACK/\+NACK received value 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & -\/ ACK has been received \\
\hline
{\em 1} & -\/ NACK has been received \\
\hline
\end{DoxyRetVals}
\Hypertarget{group__fryza__twi_ga129b8a79f75189c3801cb7082e6b8340}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_write@{twi\_write}}
\index{twi\_write@{twi\_write}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_write()}{twi\_write()}}
{\footnotesize\ttfamily \label{group__fryza__twi_ga129b8a79f75189c3801cb7082e6b8340} 
uint8\+\_\+t twi\+\_\+write (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{data}{}\end{DoxyParamCaption})}



Write one byte to the I2\+C/\+TWI bus. 


\begin{DoxyParams}{Parameters}
{\em data} & Byte to be transmitted \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
ACK/\+NACK received value 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 0} & -\/ ACK has been received \\
\hline
{\em 1} & -\/ NACK has been received \\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Function returns 0 if 0x18, 0x28, or 0x40 status code is detected~\newline

\begin{DoxyItemize}
\item 0x18\+: SLA+W has been transmitted and ACK has been received~\newline

\item 0x28\+: Data byte has been transmitted and ACK has been received~\newline

\item 0x40\+: SLA+R has been transmitted and ACK has been received~\newline

\end{DoxyItemize}
\end{DoxyNote}
\Hypertarget{group__fryza__twi_gad273f777389682bdf0fa0aae8a7f78a4}\index{TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}!twi\_write\_bites@{twi\_write\_bites}}
\index{twi\_write\_bites@{twi\_write\_bites}!TWI Library $<$twi.h$>$@{TWI Library $<$twi.h$>$}}
\doxysubsubsection{\texorpdfstring{twi\_write\_bites()}{twi\_write\_bites()}}
{\footnotesize\ttfamily \label{group__fryza__twi_gad273f777389682bdf0fa0aae8a7f78a4} 
int8\+\_\+t twi\+\_\+write\+\_\+bites (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{device\+\_\+address}{, }\item[{uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{data}{, }\item[{uint16\+\_\+t}]{data\+\_\+size}{, }\item[{uint8\+\_\+t}]{hold}{}\end{DoxyParamCaption})}



Write multiple bytes of data via TWI. 


\begin{DoxyParams}{Parameters}
{\em device\+\_\+address} & address of the device \\
\hline
{\em data} & data to write \\
\hline
{\em data\+\_\+size} & size of the data \\
\hline
{\em hold} & hold the bus after the transmission \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
0 if success, -\/1 if error 
\end{DoxyReturn}
