;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

; sAn
sAn__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
sAn__0__MASK EQU 0x01
sAn__0__PC EQU CYREG_PRT0_PC0
sAn__0__PORT EQU 0
sAn__0__SHIFT EQU 0
sAn__AG EQU CYREG_PRT0_AG
sAn__AMUX EQU CYREG_PRT0_AMUX
sAn__BIE EQU CYREG_PRT0_BIE
sAn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sAn__BYP EQU CYREG_PRT0_BYP
sAn__CTL EQU CYREG_PRT0_CTL
sAn__DM0 EQU CYREG_PRT0_DM0
sAn__DM1 EQU CYREG_PRT0_DM1
sAn__DM2 EQU CYREG_PRT0_DM2
sAn__DR EQU CYREG_PRT0_DR
sAn__INP_DIS EQU CYREG_PRT0_INP_DIS
sAn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sAn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sAn__LCD_EN EQU CYREG_PRT0_LCD_EN
sAn__MASK EQU 0x01
sAn__PORT EQU 0
sAn__PRT EQU CYREG_PRT0_PRT
sAn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sAn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sAn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sAn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sAn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sAn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sAn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sAn__PS EQU CYREG_PRT0_PS
sAn__SHIFT EQU 0
sAn__SLW EQU CYREG_PRT0_SLW

; sAp
sAp__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
sAp__0__MASK EQU 0x02
sAp__0__PC EQU CYREG_PRT0_PC1
sAp__0__PORT EQU 0
sAp__0__SHIFT EQU 1
sAp__AG EQU CYREG_PRT0_AG
sAp__AMUX EQU CYREG_PRT0_AMUX
sAp__BIE EQU CYREG_PRT0_BIE
sAp__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sAp__BYP EQU CYREG_PRT0_BYP
sAp__CTL EQU CYREG_PRT0_CTL
sAp__DM0 EQU CYREG_PRT0_DM0
sAp__DM1 EQU CYREG_PRT0_DM1
sAp__DM2 EQU CYREG_PRT0_DM2
sAp__DR EQU CYREG_PRT0_DR
sAp__INP_DIS EQU CYREG_PRT0_INP_DIS
sAp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sAp__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sAp__LCD_EN EQU CYREG_PRT0_LCD_EN
sAp__MASK EQU 0x02
sAp__PORT EQU 0
sAp__PRT EQU CYREG_PRT0_PRT
sAp__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sAp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sAp__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sAp__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sAp__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sAp__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sAp__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sAp__PS EQU CYREG_PRT0_PS
sAp__SHIFT EQU 1
sAp__SLW EQU CYREG_PRT0_SLW

; sBn
sBn__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
sBn__0__MASK EQU 0x04
sBn__0__PC EQU CYREG_PRT0_PC2
sBn__0__PORT EQU 0
sBn__0__SHIFT EQU 2
sBn__AG EQU CYREG_PRT0_AG
sBn__AMUX EQU CYREG_PRT0_AMUX
sBn__BIE EQU CYREG_PRT0_BIE
sBn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sBn__BYP EQU CYREG_PRT0_BYP
sBn__CTL EQU CYREG_PRT0_CTL
sBn__DM0 EQU CYREG_PRT0_DM0
sBn__DM1 EQU CYREG_PRT0_DM1
sBn__DM2 EQU CYREG_PRT0_DM2
sBn__DR EQU CYREG_PRT0_DR
sBn__INP_DIS EQU CYREG_PRT0_INP_DIS
sBn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sBn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sBn__LCD_EN EQU CYREG_PRT0_LCD_EN
sBn__MASK EQU 0x04
sBn__PORT EQU 0
sBn__PRT EQU CYREG_PRT0_PRT
sBn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sBn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sBn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sBn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sBn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sBn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sBn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sBn__PS EQU CYREG_PRT0_PS
sBn__SHIFT EQU 2
sBn__SLW EQU CYREG_PRT0_SLW

; sBp
sBp__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
sBp__0__MASK EQU 0x08
sBp__0__PC EQU CYREG_PRT0_PC3
sBp__0__PORT EQU 0
sBp__0__SHIFT EQU 3
sBp__AG EQU CYREG_PRT0_AG
sBp__AMUX EQU CYREG_PRT0_AMUX
sBp__BIE EQU CYREG_PRT0_BIE
sBp__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sBp__BYP EQU CYREG_PRT0_BYP
sBp__CTL EQU CYREG_PRT0_CTL
sBp__DM0 EQU CYREG_PRT0_DM0
sBp__DM1 EQU CYREG_PRT0_DM1
sBp__DM2 EQU CYREG_PRT0_DM2
sBp__DR EQU CYREG_PRT0_DR
sBp__INP_DIS EQU CYREG_PRT0_INP_DIS
sBp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sBp__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sBp__LCD_EN EQU CYREG_PRT0_LCD_EN
sBp__MASK EQU 0x08
sBp__PORT EQU 0
sBp__PRT EQU CYREG_PRT0_PRT
sBp__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sBp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sBp__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sBp__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sBp__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sBp__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sBp__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sBp__PS EQU CYREG_PRT0_PS
sBp__SHIFT EQU 3
sBp__SLW EQU CYREG_PRT0_SLW

; sCn
sCn__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
sCn__0__MASK EQU 0x10
sCn__0__PC EQU CYREG_PRT0_PC4
sCn__0__PORT EQU 0
sCn__0__SHIFT EQU 4
sCn__AG EQU CYREG_PRT0_AG
sCn__AMUX EQU CYREG_PRT0_AMUX
sCn__BIE EQU CYREG_PRT0_BIE
sCn__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sCn__BYP EQU CYREG_PRT0_BYP
sCn__CTL EQU CYREG_PRT0_CTL
sCn__DM0 EQU CYREG_PRT0_DM0
sCn__DM1 EQU CYREG_PRT0_DM1
sCn__DM2 EQU CYREG_PRT0_DM2
sCn__DR EQU CYREG_PRT0_DR
sCn__INP_DIS EQU CYREG_PRT0_INP_DIS
sCn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sCn__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sCn__LCD_EN EQU CYREG_PRT0_LCD_EN
sCn__MASK EQU 0x10
sCn__PORT EQU 0
sCn__PRT EQU CYREG_PRT0_PRT
sCn__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sCn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sCn__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sCn__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sCn__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sCn__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sCn__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sCn__PS EQU CYREG_PRT0_PS
sCn__SHIFT EQU 4
sCn__SLW EQU CYREG_PRT0_SLW

; sCp
sCp__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
sCp__0__MASK EQU 0x20
sCp__0__PC EQU CYREG_PRT0_PC5
sCp__0__PORT EQU 0
sCp__0__SHIFT EQU 5
sCp__AG EQU CYREG_PRT0_AG
sCp__AMUX EQU CYREG_PRT0_AMUX
sCp__BIE EQU CYREG_PRT0_BIE
sCp__BIT_MASK EQU CYREG_PRT0_BIT_MASK
sCp__BYP EQU CYREG_PRT0_BYP
sCp__CTL EQU CYREG_PRT0_CTL
sCp__DM0 EQU CYREG_PRT0_DM0
sCp__DM1 EQU CYREG_PRT0_DM1
sCp__DM2 EQU CYREG_PRT0_DM2
sCp__DR EQU CYREG_PRT0_DR
sCp__INP_DIS EQU CYREG_PRT0_INP_DIS
sCp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
sCp__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
sCp__LCD_EN EQU CYREG_PRT0_LCD_EN
sCp__MASK EQU 0x20
sCp__PORT EQU 0
sCp__PRT EQU CYREG_PRT0_PRT
sCp__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
sCp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
sCp__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
sCp__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
sCp__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
sCp__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
sCp__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
sCp__PS EQU CYREG_PRT0_PS
sCp__SHIFT EQU 5
sCp__SLW EQU CYREG_PRT0_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_1__0__MASK EQU 0x80
Pin_1__0__PC EQU CYREG_PRT0_PC7
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 7
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x80
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 7
Pin_1__SLW EQU CYREG_PRT0_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; isr_1
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x40
isr_1__INTC_NUMBER EQU 6
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_3
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x02
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x04
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x04

; USBUART
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; EncTimer
EncTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
EncTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
EncTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
EncTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
EncTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
EncTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
EncTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
EncTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
EncTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
EncTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB01_MSK
EncTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
EncTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB01_ST
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EncTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
EncTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
EncTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
EncTimer_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
EncTimer_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
EncTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
EncTimer_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
EncTimer_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
EncTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
EncTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
EncTimer_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
EncTimer_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
EncTimer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EncTimer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
EncTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
EncTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
EncTimer_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
EncTimer_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
EncTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
EncTimer_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
EncTimer_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
EncTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
EncTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
EncTimer_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
EncTimer_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1

; Seat_ADC
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Seat_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
Seat_ADC_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
Seat_ADC_bSAR_SEQ_CtrlReg__0__POS EQU 0
Seat_ADC_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
Seat_ADC_bSAR_SEQ_CtrlReg__1__POS EQU 1
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
Seat_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
Seat_ADC_bSAR_SEQ_CtrlReg__2__MASK EQU 0x04
Seat_ADC_bSAR_SEQ_CtrlReg__2__POS EQU 2
Seat_ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Seat_ADC_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB06_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
Seat_ADC_bSAR_SEQ_CtrlReg__MASK EQU 0x07
Seat_ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Seat_ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
Seat_ADC_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
Seat_ADC_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
Seat_ADC_bSAR_SEQ_EOCSts__0__POS EQU 0
Seat_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Seat_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
Seat_ADC_bSAR_SEQ_EOCSts__MASK EQU 0x01
Seat_ADC_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB04_MSK
Seat_ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Seat_ADC_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB04_ST
Seat_ADC_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Seat_ADC_FinalBuf__DRQ_NUMBER EQU 0
Seat_ADC_FinalBuf__NUMBEROF_TDS EQU 0
Seat_ADC_FinalBuf__PRIORITY EQU 2
Seat_ADC_FinalBuf__TERMIN_EN EQU 0
Seat_ADC_FinalBuf__TERMIN_SEL EQU 0
Seat_ADC_FinalBuf__TERMOUT0_EN EQU 1
Seat_ADC_FinalBuf__TERMOUT0_SEL EQU 0
Seat_ADC_FinalBuf__TERMOUT1_EN EQU 0
Seat_ADC_FinalBuf__TERMOUT1_SEL EQU 0
Seat_ADC_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Seat_ADC_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Seat_ADC_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Seat_ADC_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Seat_ADC_IntClock__INDEX EQU 0x01
Seat_ADC_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Seat_ADC_IntClock__PM_ACT_MSK EQU 0x02
Seat_ADC_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Seat_ADC_IntClock__PM_STBY_MSK EQU 0x02
Seat_ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Seat_ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Seat_ADC_IRQ__INTC_MASK EQU 0x04
Seat_ADC_IRQ__INTC_NUMBER EQU 2
Seat_ADC_IRQ__INTC_PRIOR_NUM EQU 7
Seat_ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
Seat_ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Seat_ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Seat_ADC_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
Seat_ADC_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
Seat_ADC_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
Seat_ADC_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
Seat_ADC_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
Seat_ADC_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
Seat_ADC_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
Seat_ADC_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
Seat_ADC_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
Seat_ADC_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
Seat_ADC_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
Seat_ADC_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
Seat_ADC_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
Seat_ADC_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
Seat_ADC_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
Seat_ADC_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
Seat_ADC_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
Seat_ADC_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
Seat_ADC_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
Seat_ADC_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
Seat_ADC_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Seat_ADC_TempBuf__DRQ_NUMBER EQU 1
Seat_ADC_TempBuf__NUMBEROF_TDS EQU 0
Seat_ADC_TempBuf__PRIORITY EQU 2
Seat_ADC_TempBuf__TERMIN_EN EQU 0
Seat_ADC_TempBuf__TERMIN_SEL EQU 0
Seat_ADC_TempBuf__TERMOUT0_EN EQU 1
Seat_ADC_TempBuf__TERMOUT0_SEL EQU 1
Seat_ADC_TempBuf__TERMOUT1_EN EQU 0
Seat_ADC_TempBuf__TERMOUT1_SEL EQU 0

; Enc_Int_Low
Enc_Int_Low__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Enc_Int_Low__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Enc_Int_Low__INTC_MASK EQU 0x02
Enc_Int_Low__INTC_NUMBER EQU 1
Enc_Int_Low__INTC_PRIOR_NUM EQU 7
Enc_Int_Low__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
Enc_Int_Low__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Enc_Int_Low__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

; BNO_Interupt
BNO_Interupt__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
BNO_Interupt__0__MASK EQU 0x02
BNO_Interupt__0__PC EQU CYREG_PRT3_PC1
BNO_Interupt__0__PORT EQU 3
BNO_Interupt__0__SHIFT EQU 1
BNO_Interupt__AG EQU CYREG_PRT3_AG
BNO_Interupt__AMUX EQU CYREG_PRT3_AMUX
BNO_Interupt__BIE EQU CYREG_PRT3_BIE
BNO_Interupt__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BNO_Interupt__BYP EQU CYREG_PRT3_BYP
BNO_Interupt__CTL EQU CYREG_PRT3_CTL
BNO_Interupt__DM0 EQU CYREG_PRT3_DM0
BNO_Interupt__DM1 EQU CYREG_PRT3_DM1
BNO_Interupt__DM2 EQU CYREG_PRT3_DM2
BNO_Interupt__DR EQU CYREG_PRT3_DR
BNO_Interupt__INP_DIS EQU CYREG_PRT3_INP_DIS
BNO_Interupt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BNO_Interupt__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BNO_Interupt__LCD_EN EQU CYREG_PRT3_LCD_EN
BNO_Interupt__MASK EQU 0x02
BNO_Interupt__PORT EQU 3
BNO_Interupt__PRT EQU CYREG_PRT3_PRT
BNO_Interupt__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BNO_Interupt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BNO_Interupt__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BNO_Interupt__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BNO_Interupt__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BNO_Interupt__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BNO_Interupt__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BNO_Interupt__PS EQU CYREG_PRT3_PS
BNO_Interupt__SHIFT EQU 1
BNO_Interupt__SLW EQU CYREG_PRT3_SLW

; Enc_Int_High
Enc_Int_High__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Enc_Int_High__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Enc_Int_High__INTC_MASK EQU 0x01
Enc_Int_High__INTC_NUMBER EQU 0
Enc_Int_High__INTC_PRIOR_NUM EQU 7
Enc_Int_High__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Enc_Int_High__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Enc_Int_High__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Sample_Timer
Sample_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Sample_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Sample_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Sample_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Sample_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Sample_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Sample_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Sample_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Sample_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Sample_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Sample_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Sample_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Sample_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Sample_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Sample_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Sample_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Sample_Interrupt
Sample_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Sample_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Sample_Interrupt__INTC_MASK EQU 0x20000
Sample_Interrupt__INTC_NUMBER EQU 17
Sample_Interrupt__INTC_PRIOR_NUM EQU 7
Sample_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Sample_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Sample_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 48000000
BCLK__BUS_CLK__KHZ EQU 48000
BCLK__BUS_CLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008047
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
