/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 520 208)
	(text "xuanze_1" (rect 5 0 60 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk 1kHz" (rect 0 0 217 64)(font "Intel Clear" (font_size 36)))
		(text "clk 1kHz" (rect 21 27 238 91)(font "Intel Clear" (font_size 36)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rd3" (rect 0 0 89 64)(font "Intel Clear" (font_size 36)))
		(text "rd3" (rect 21 43 110 107)(font "Intel Clear" (font_size 36)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "k" (rect 0 0 29 64)(font "Intel Clear" (font_size 36)))
		(text "k" (rect 21 59 50 123)(font "Intel Clear" (font_size 36)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "clk 1kHz" (rect 0 0 217 64)(font "Intel Clear" (font_size 36)))
		(text "clk 1kHz" (rect 21 75 238 139)(font "Intel Clear" (font_size 36)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "ena" (rect 0 0 93 64)(font "Intel Clear" (font_size 36)))
		(text "ena" (rect 21 91 114 155)(font "Intel Clear" (font_size 36)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "rda" (rect 0 0 84 64)(font "Intel Clear" (font_size 36)))
		(text "rda" (rect 21 107 105 171)(font "Intel Clear" (font_size 36)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 0 128)
		(input)
		(text "enb" (rect 0 0 97 64)(font "Intel Clear" (font_size 36)))
		(text "enb" (rect 21 123 118 187)(font "Intel Clear" (font_size 36)))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "rdb" (rect 0 0 89 64)(font "Intel Clear" (font_size 36)))
		(text "rdb" (rect 21 139 110 203)(font "Intel Clear" (font_size 36)))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 504 32)
		(output)
		(text "sela[2..0]" (rect 0 0 231 64)(font "Intel Clear" (font_size 36)))
		(text "sela[2..0]" (rect 252 27 483 91)(font "Intel Clear" (font_size 36)))
		(line (pt 504 32)(pt 488 32)(line_width 3))
	)
	(port
		(pt 504 48)
		(output)
		(text "row[7..0]" (rect 0 0 226 64)(font "Intel Clear" (font_size 36)))
		(text "row[7..0]" (rect 257 43 483 107)(font "Intel Clear" (font_size 36)))
		(line (pt 504 48)(pt 488 48)(line_width 3))
	)
	(port
		(pt 504 64)
		(output)
		(text "q[4..0]" (rect 0 0 164 64)(font "Intel Clear" (font_size 36)))
		(text "q[4..0]" (rect 319 59 483 123)(font "Intel Clear" (font_size 36)))
		(line (pt 504 64)(pt 488 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 488 176))
	)
)
