
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000022  00800100  00001594  00001628  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001594  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000065  00800122  00800122  0000164a  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  0000164a  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000008b3  00000000  00000000  000016ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001f75  00000000  00000000  00001f9d  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000085a  00000000  00000000  00003f12  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001735  00000000  00000000  0000476c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000660  00000000  00000000  00005ea4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008af  00000000  00000000  00006504  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000baf  00000000  00000000  00006db3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00007962  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4b 00 	jmp	0x96	; 0x96 <__ctors_end>
       4:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
       8:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
       c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      10:	0c 94 e0 06 	jmp	0xdc0	; 0xdc0 <__vector_4>
      14:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      18:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      1c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      20:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      24:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      28:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      2c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      30:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      34:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      38:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      3c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      40:	0c 94 1f 07 	jmp	0xe3e	; 0xe3e <__vector_16>
      44:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      48:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      4c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      50:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      54:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      58:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      5c:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      60:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      64:	0c 94 68 00 	jmp	0xd0	; 0xd0 <__bad_interrupt>
      68:	08 4a       	sbci	r16, 0xA8	; 168
      6a:	d7 3b       	cpi	r29, 0xB7	; 183
      6c:	3b ce       	rjmp	.-906    	; 0xfffffce4 <__eeprom_end+0xff7efce4>
      6e:	01 6e       	ori	r16, 0xE1	; 225
      70:	84 bc       	out	0x24, r8	; 36
      72:	bf fd       	.word	0xfdbf	; ????
      74:	c1 2f       	mov	r28, r17
      76:	3d 6c       	ori	r19, 0xCD	; 205
      78:	74 31       	cpi	r23, 0x14	; 20
      7a:	9a bd       	out	0x2a, r25	; 42
      7c:	56 83       	std	Z+6, r21	; 0x06
      7e:	3d da       	rcall	.-2950   	; 0xfffff4fa <__eeprom_end+0xff7ef4fa>
      80:	3d 00       	.word	0x003d	; ????
      82:	c7 7f       	andi	r28, 0xF7	; 247
      84:	11 be       	out	0x31, r1	; 49
      86:	d9 e4       	ldi	r29, 0x49	; 73
      88:	bb 4c       	sbci	r27, 0xCB	; 203
      8a:	3e 91       	ld	r19, -X
      8c:	6b aa       	std	Y+51, r6	; 0x33
      8e:	aa be       	out	0x3a, r10	; 58
      90:	00 00       	nop
      92:	00 80       	ld	r0, Z
      94:	3f 00       	.word	0x003f	; ????

00000096 <__ctors_end>:
      96:	11 24       	eor	r1, r1
      98:	1f be       	out	0x3f, r1	; 63
      9a:	cf ef       	ldi	r28, 0xFF	; 255
      9c:	d8 e0       	ldi	r29, 0x08	; 8
      9e:	de bf       	out	0x3e, r29	; 62
      a0:	cd bf       	out	0x3d, r28	; 61

000000a2 <__do_copy_data>:
      a2:	11 e0       	ldi	r17, 0x01	; 1
      a4:	a0 e0       	ldi	r26, 0x00	; 0
      a6:	b1 e0       	ldi	r27, 0x01	; 1
      a8:	e4 e9       	ldi	r30, 0x94	; 148
      aa:	f5 e1       	ldi	r31, 0x15	; 21
      ac:	02 c0       	rjmp	.+4      	; 0xb2 <.do_copy_data_start>

000000ae <.do_copy_data_loop>:
      ae:	05 90       	lpm	r0, Z+
      b0:	0d 92       	st	X+, r0

000000b2 <.do_copy_data_start>:
      b2:	a2 32       	cpi	r26, 0x22	; 34
      b4:	b1 07       	cpc	r27, r17
      b6:	d9 f7       	brne	.-10     	; 0xae <.do_copy_data_loop>

000000b8 <__do_clear_bss>:
      b8:	11 e0       	ldi	r17, 0x01	; 1
      ba:	a2 e2       	ldi	r26, 0x22	; 34
      bc:	b1 e0       	ldi	r27, 0x01	; 1
      be:	01 c0       	rjmp	.+2      	; 0xc2 <.do_clear_bss_start>

000000c0 <.do_clear_bss_loop>:
      c0:	1d 92       	st	X+, r1

000000c2 <.do_clear_bss_start>:
      c2:	a7 38       	cpi	r26, 0x87	; 135
      c4:	b1 07       	cpc	r27, r17
      c6:	e1 f7       	brne	.-8      	; 0xc0 <.do_clear_bss_loop>
      c8:	0e 94 6a 00 	call	0xd4	; 0xd4 <main>
      cc:	0c 94 c8 0a 	jmp	0x1590	; 0x1590 <_exit>

000000d0 <__bad_interrupt>:
      d0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d4 <main>:
#include "servo.h"
#include "debug.h"
#include "i2c.h"
#include "lpf.h"

int main(void){
      d4:	cf 93       	push	r28
      d6:	df 93       	push	r29

  DDRD  |= (1<<4);
      d8:	54 9a       	sbi	0x0a, 4	; 10
  PORTD &=~(1<<4);
      da:	5c 98       	cbi	0x0b, 4	; 11
  
  I2C_Init();
      dc:	0e 94 98 03 	call	0x730	; 0x730 <I2C_Init>
  debug_init();
      e0:	0e 94 d9 06 	call	0xdb2	; 0xdb2 <debug_init>
  Servo_Init(50);
      e4:	62 e3       	ldi	r22, 0x32	; 50
      e6:	70 e0       	ldi	r23, 0x00	; 0
      e8:	80 e0       	ldi	r24, 0x00	; 0
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	0e 94 db 07 	call	0xfb6	; 0xfb6 <Servo_Init>
  debug_tx_text_nl("Debug Started");
      f0:	80 e0       	ldi	r24, 0x00	; 0
      f2:	91 e0       	ldi	r25, 0x01	; 1
      f4:	0e 94 9c 05 	call	0xb38	; 0xb38 <debug_tx_text_nl>
  I2C_Set_Mode_Active();
      f8:	0e 94 47 02 	call	0x48e	; 0x48e <I2C_Set_Mode_Active>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
      fc:	cc e2       	ldi	r28, 0x2C	; 44
      fe:	d1 e0       	ldi	r29, 0x01	; 1
	debug_tx_number_cm(I2C_Read_Roll_Angle());
	
	debug_tx_nl();
	_delay_ms(2);*/
	
	Servo_Set_Angle(45);
     100:	8d e2       	ldi	r24, 0x2D	; 45
     102:	90 e0       	ldi	r25, 0x00	; 0
     104:	0e 94 c2 07 	call	0xf84	; 0xf84 <Servo_Set_Angle>
     108:	80 e2       	ldi	r24, 0x20	; 32
     10a:	9e e4       	ldi	r25, 0x4E	; 78
     10c:	fe 01       	movw	r30, r28
     10e:	31 97       	sbiw	r30, 0x01	; 1
     110:	f1 f7       	brne	.-4      	; 0x10e <main+0x3a>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     112:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     114:	d9 f7       	brne	.-10     	; 0x10c <main+0x38>
	_delay_ms(2000);
	Servo_Set_Angle(90);
     116:	8a e5       	ldi	r24, 0x5A	; 90
     118:	90 e0       	ldi	r25, 0x00	; 0
     11a:	0e 94 c2 07 	call	0xf84	; 0xf84 <Servo_Set_Angle>
     11e:	80 e2       	ldi	r24, 0x20	; 32
     120:	9e e4       	ldi	r25, 0x4E	; 78
     122:	fe 01       	movw	r30, r28
     124:	31 97       	sbiw	r30, 0x01	; 1
     126:	f1 f7       	brne	.-4      	; 0x124 <main+0x50>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     128:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     12a:	d9 f7       	brne	.-10     	; 0x122 <main+0x4e>
	_delay_ms(2000);
	Servo_Set_Angle(135);
     12c:	87 e8       	ldi	r24, 0x87	; 135
     12e:	90 e0       	ldi	r25, 0x00	; 0
     130:	0e 94 c2 07 	call	0xf84	; 0xf84 <Servo_Set_Angle>
     134:	80 e2       	ldi	r24, 0x20	; 32
     136:	9e e4       	ldi	r25, 0x4E	; 78
     138:	fe 01       	movw	r30, r28
     13a:	31 97       	sbiw	r30, 0x01	; 1
     13c:	f1 f7       	brne	.-4      	; 0x13a <main+0x66>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     13e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     140:	d9 f7       	brne	.-10     	; 0x138 <main+0x64>
	_delay_ms(2000);
	Servo_Set_Angle(180);
     142:	84 eb       	ldi	r24, 0xB4	; 180
     144:	90 e0       	ldi	r25, 0x00	; 0
     146:	0e 94 c2 07 	call	0xf84	; 0xf84 <Servo_Set_Angle>
     14a:	80 e2       	ldi	r24, 0x20	; 32
     14c:	9e e4       	ldi	r25, 0x4E	; 78
     14e:	fe 01       	movw	r30, r28
     150:	31 97       	sbiw	r30, 0x01	; 1
     152:	f1 f7       	brne	.-4      	; 0x150 <main+0x7c>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     154:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     156:	d9 f7       	brne	.-10     	; 0x14e <main+0x7a>
     158:	d3 cf       	rjmp	.-90     	; 0x100 <main+0x2c>

0000015a <I2C_Struct_Init>:
}i2c_t;

i2c_t I2C;

void I2C_Struct_Init(void){
  I2C.WriteAddr=0x00;
     15a:	10 92 22 01 	sts	0x0122, r1
  I2C.ReadAddr=0x00;
     15e:	10 92 23 01 	sts	0x0123, r1
}
     162:	08 95       	ret

00000164 <I2C_Half_Bit_Delay>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     164:	80 e5       	ldi	r24, 0x50	; 80
     166:	8a 95       	dec	r24
     168:	f1 f7       	brne	.-4      	; 0x166 <I2C_Half_Bit_Delay+0x2>

void I2C_Half_Bit_Delay(void){
  _delay_us(20);
}
     16a:	08 95       	ret

0000016c <I2C_Bit_Delay>:
     16c:	80 ea       	ldi	r24, 0xA0	; 160
     16e:	8a 95       	dec	r24
     170:	f1 f7       	brne	.-4      	; 0x16e <I2C_Bit_Delay+0x2>

void I2C_Bit_Delay(void){
  _delay_us(40);
}
     172:	08 95       	ret

00000174 <I2C_Guard_Delay>:
     174:	88 e0       	ldi	r24, 0x08	; 8
     176:	8a 95       	dec	r24
     178:	f1 f7       	brne	.-4      	; 0x176 <I2C_Guard_Delay+0x2>

void I2C_Guard_Delay(void){
  _delay_us(2);
}
     17a:	08 95       	ret

0000017c <I2C_SCL_Set_DD>:

void I2C_SCL_Set_DD(uint8_t state){
  if(state==1){
     17c:	81 30       	cpi	r24, 0x01	; 1
     17e:	11 f4       	brne	.+4      	; 0x184 <I2C_SCL_Set_DD+0x8>
    I2C_SCL_DDR |=  (1<<I2C_SCL_bp);
     180:	3c 9a       	sbi	0x07, 4	; 7
     182:	08 95       	ret
  }else{
    I2C_SCL_DDR &=~ (1<<I2C_SCL_bp);
     184:	3c 98       	cbi	0x07, 4	; 7
     186:	08 95       	ret

00000188 <I2C_SCL_Set_Output_LL>:
  }
}

void I2C_SCL_Set_Output_LL(uint8_t state){
  if(state==1){
     188:	81 30       	cpi	r24, 0x01	; 1
     18a:	11 f4       	brne	.+4      	; 0x190 <I2C_SCL_Set_Output_LL+0x8>
    I2C_SCL_PORT |=  (1<<I2C_SCL_bp);
     18c:	44 9a       	sbi	0x08, 4	; 8
     18e:	08 95       	ret
  }else{
    I2C_SCL_PORT &=~ (1<<I2C_SCL_bp);
     190:	44 98       	cbi	0x08, 4	; 8
     192:	08 95       	ret

00000194 <I2C_SCL_Set_Output>:
  }
}

void I2C_SCL_Set_Output(uint8_t state){
  if(state==1){
     194:	81 30       	cpi	r24, 0x01	; 1
     196:	19 f4       	brne	.+6      	; 0x19e <I2C_SCL_Set_Output+0xa>
  }
}

void I2C_SCL_Set_Output_LL(uint8_t state){
  if(state==1){
    I2C_SCL_PORT |=  (1<<I2C_SCL_bp);
     198:	44 9a       	sbi	0x08, 4	; 8

void I2C_SCL_Set_DD(uint8_t state){
  if(state==1){
    I2C_SCL_DDR |=  (1<<I2C_SCL_bp);
  }else{
    I2C_SCL_DDR &=~ (1<<I2C_SCL_bp);
     19a:	3c 98       	cbi	0x07, 4	; 7
     19c:	08 95       	ret

void I2C_SCL_Set_Output_LL(uint8_t state){
  if(state==1){
    I2C_SCL_PORT |=  (1<<I2C_SCL_bp);
  }else{
    I2C_SCL_PORT &=~ (1<<I2C_SCL_bp);
     19e:	44 98       	cbi	0x08, 4	; 8
  _delay_us(2);
}

void I2C_SCL_Set_DD(uint8_t state){
  if(state==1){
    I2C_SCL_DDR |=  (1<<I2C_SCL_bp);
     1a0:	3c 9a       	sbi	0x07, 4	; 7
     1a2:	08 95       	ret

000001a4 <I2C_SCL_Get_State>:
	I2C_SCL_Set_DD(1);
  }
}

uint8_t I2C_SCL_Get_State(void){
  if(I2C_SCL_PIN & (1<<I2C_SCL_bp)){
     1a4:	86 b1       	in	r24, 0x06	; 6
     1a6:	90 e0       	ldi	r25, 0x00	; 0
     1a8:	24 e0       	ldi	r18, 0x04	; 4
     1aa:	96 95       	lsr	r25
     1ac:	87 95       	ror	r24
     1ae:	2a 95       	dec	r18
     1b0:	e1 f7       	brne	.-8      	; 0x1aa <I2C_SCL_Get_State+0x6>
    return 1;
  }else{
    return 0;
  }
}
     1b2:	81 70       	andi	r24, 0x01	; 1
     1b4:	08 95       	ret

000001b6 <I2C_SDA_Set_DD>:

void I2C_SDA_Set_DD(uint8_t state){
  if(state==1){
     1b6:	81 30       	cpi	r24, 0x01	; 1
     1b8:	11 f4       	brne	.+4      	; 0x1be <I2C_SDA_Set_DD+0x8>
    I2C_SDA_DDR |=  (1<<I2C_SDA_bp);
     1ba:	3d 9a       	sbi	0x07, 5	; 7
     1bc:	08 95       	ret
  }else{
    I2C_SDA_DDR &=~ (1<<I2C_SDA_bp);
     1be:	3d 98       	cbi	0x07, 5	; 7
     1c0:	08 95       	ret

000001c2 <I2C_SDA_Set_Output_LL>:
  }
}

void I2C_SDA_Set_Output_LL(uint8_t state){
  if(state==1){
     1c2:	81 30       	cpi	r24, 0x01	; 1
     1c4:	11 f4       	brne	.+4      	; 0x1ca <I2C_SDA_Set_Output_LL+0x8>
    I2C_SDA_PORT |=  (1<<I2C_SDA_bp);
     1c6:	45 9a       	sbi	0x08, 5	; 8
     1c8:	08 95       	ret
  }else{
    I2C_SDA_PORT &=~ (1<<I2C_SDA_bp);
     1ca:	45 98       	cbi	0x08, 5	; 8
     1cc:	08 95       	ret

000001ce <I2C_SDA_Set_Output>:
  }
}

void I2C_SDA_Set_Output(uint8_t state){
  if(state==1){
     1ce:	81 30       	cpi	r24, 0x01	; 1
     1d0:	19 f4       	brne	.+6      	; 0x1d8 <I2C_SDA_Set_Output+0xa>
  }
}

void I2C_SDA_Set_Output_LL(uint8_t state){
  if(state==1){
    I2C_SDA_PORT |=  (1<<I2C_SDA_bp);
     1d2:	45 9a       	sbi	0x08, 5	; 8

void I2C_SDA_Set_DD(uint8_t state){
  if(state==1){
    I2C_SDA_DDR |=  (1<<I2C_SDA_bp);
  }else{
    I2C_SDA_DDR &=~ (1<<I2C_SDA_bp);
     1d4:	3d 98       	cbi	0x07, 5	; 7
     1d6:	08 95       	ret

void I2C_SDA_Set_Output_LL(uint8_t state){
  if(state==1){
    I2C_SDA_PORT |=  (1<<I2C_SDA_bp);
  }else{
    I2C_SDA_PORT &=~ (1<<I2C_SDA_bp);
     1d8:	45 98       	cbi	0x08, 5	; 8
  }
}

void I2C_SDA_Set_DD(uint8_t state){
  if(state==1){
    I2C_SDA_DDR |=  (1<<I2C_SDA_bp);
     1da:	3d 9a       	sbi	0x07, 5	; 7
     1dc:	08 95       	ret

000001de <I2C_SDA_Get_State>:
	I2C_SDA_Set_DD(1);
  }
}

uint8_t I2C_SDA_Get_State(void){
  if(I2C_SDA_PIN & (1<<I2C_SDA_bp)){
     1de:	86 b1       	in	r24, 0x06	; 6
     1e0:	90 e0       	ldi	r25, 0x00	; 0
     1e2:	35 e0       	ldi	r19, 0x05	; 5
     1e4:	96 95       	lsr	r25
     1e6:	87 95       	ror	r24
     1e8:	3a 95       	dec	r19
     1ea:	e1 f7       	brne	.-8      	; 0x1e4 <I2C_SDA_Get_State+0x6>
    return 1;
  }else{
    return 0;
  }
}
     1ec:	81 70       	andi	r24, 0x01	; 1
     1ee:	08 95       	ret

000001f0 <I2C_SCL_Reset_State>:

void I2C_SCL_Set_DD(uint8_t state){
  if(state==1){
    I2C_SCL_DDR |=  (1<<I2C_SCL_bp);
  }else{
    I2C_SCL_DDR &=~ (1<<I2C_SCL_bp);
     1f0:	3c 98       	cbi	0x07, 4	; 7
  }
}

void I2C_SCL_Reset_State(void){
  I2C_SCL_Set_DD(0);
  I2C_SCL_Set_Output(0);
     1f2:	80 e0       	ldi	r24, 0x00	; 0
     1f4:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
}
     1f8:	08 95       	ret

000001fa <I2C_SDA_Reset_State>:

void I2C_SDA_Set_DD(uint8_t state){
  if(state==1){
    I2C_SDA_DDR |=  (1<<I2C_SDA_bp);
  }else{
    I2C_SDA_DDR &=~ (1<<I2C_SDA_bp);
     1fa:	3d 98       	cbi	0x07, 5	; 7
  I2C_SCL_Set_Output(0);
}

void I2C_SDA_Reset_State(void){
  I2C_SDA_Set_DD(0);
  I2C_SDA_Set_Output(0);
     1fc:	80 e0       	ldi	r24, 0x00	; 0
     1fe:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
}
     202:	08 95       	ret

00000204 <I2C_GPIO_Init>:
  _delay_us(2);
}

void I2C_SCL_Set_DD(uint8_t state){
  if(state==1){
    I2C_SCL_DDR |=  (1<<I2C_SCL_bp);
     204:	3c 9a       	sbi	0x07, 4	; 7

void I2C_SDA_Set_DD(uint8_t state){
  if(state==1){
    I2C_SDA_DDR |=  (1<<I2C_SDA_bp);
  }else{
    I2C_SDA_DDR &=~ (1<<I2C_SDA_bp);
     206:	3d 98       	cbi	0x07, 5	; 7
}

void I2C_GPIO_Init(void){
  I2C_SCL_Set_DD(1);
  I2C_SDA_Set_DD(0);
  I2C_SCL_Set_Output(1);
     208:	81 e0       	ldi	r24, 0x01	; 1
     20a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
  I2C_SDA_Set_Output(1);
     20e:	81 e0       	ldi	r24, 0x01	; 1
     210:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
}
     214:	08 95       	ret

00000216 <I2C_Start>:

void I2C_Start(void){
     216:	1f 93       	push	r17
  I2C_SCL_Set_Output(1);
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
  I2C_SDA_Set_Output(1);
     21e:	81 e0       	ldi	r24, 0x01	; 1
     220:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     224:	10 e5       	ldi	r17, 0x50	; 80
     226:	81 2f       	mov	r24, r17
     228:	8a 95       	dec	r24
     22a:	f1 f7       	brne	.-4      	; 0x228 <I2C_Start+0x12>
  I2C_Half_Bit_Delay();
  
  I2C_SDA_Set_Output(0);
     22c:	80 e0       	ldi	r24, 0x00	; 0
     22e:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     232:	81 2f       	mov	r24, r17
     234:	8a 95       	dec	r24
     236:	f1 f7       	brne	.-4      	; 0x234 <I2C_Start+0x1e>
  I2C_Half_Bit_Delay();
  
  I2C_SCL_Set_Output(0);
     238:	80 e0       	ldi	r24, 0x00	; 0
     23a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     23e:	1a 95       	dec	r17
     240:	f1 f7       	brne	.-4      	; 0x23e <I2C_Start+0x28>
  I2C_Half_Bit_Delay();
}
     242:	1f 91       	pop	r17
     244:	08 95       	ret

00000246 <I2C_Stop>:

void I2C_Stop(void){
     246:	1f 93       	push	r17
  I2C_SCL_Set_Output(0);
     248:	80 e0       	ldi	r24, 0x00	; 0
     24a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
  I2C_SDA_Set_Output(0);
     24e:	80 e0       	ldi	r24, 0x00	; 0
     250:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     254:	10 e5       	ldi	r17, 0x50	; 80
     256:	81 2f       	mov	r24, r17
     258:	8a 95       	dec	r24
     25a:	f1 f7       	brne	.-4      	; 0x258 <I2C_Stop+0x12>
  I2C_Half_Bit_Delay();
  
  I2C_SCL_Set_Output(1);
     25c:	81 e0       	ldi	r24, 0x01	; 1
     25e:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     262:	81 2f       	mov	r24, r17
     264:	8a 95       	dec	r24
     266:	f1 f7       	brne	.-4      	; 0x264 <I2C_Stop+0x1e>
  I2C_Half_Bit_Delay();
  
  I2C_SDA_Set_Output(1);
     268:	81 e0       	ldi	r24, 0x01	; 1
     26a:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     26e:	1a 95       	dec	r17
     270:	f1 f7       	brne	.-4      	; 0x26e <I2C_Stop+0x28>
  I2C_Half_Bit_Delay();
}
     272:	1f 91       	pop	r17
     274:	08 95       	ret

00000276 <I2C_Data_Send>:

void I2C_Data_Send(uint8_t data){
     276:	ef 92       	push	r14
     278:	ff 92       	push	r15
     27a:	0f 93       	push	r16
     27c:	1f 93       	push	r17
     27e:	08 2f       	mov	r16, r24
     280:	10 e0       	ldi	r17, 0x00	; 0
     282:	50 e5       	ldi	r21, 0x50	; 80
     284:	f5 2e       	mov	r15, r21
  for(uint8_t i=0;i<8;i++){
    if( data & 0x80){
     286:	48 e0       	ldi	r20, 0x08	; 8
     288:	e4 2e       	mov	r14, r20
     28a:	07 ff       	sbrs	r16, 7
     28c:	02 c0       	rjmp	.+4      	; 0x292 <I2C_Data_Send+0x1c>
	  I2C_SDA_Set_Output(1);
     28e:	81 e0       	ldi	r24, 0x01	; 1
     290:	01 c0       	rjmp	.+2      	; 0x294 <I2C_Data_Send+0x1e>
	}else{
	  I2C_SDA_Set_Output(0);
     292:	80 e0       	ldi	r24, 0x00	; 0
     294:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     298:	8f 2d       	mov	r24, r15
     29a:	8a 95       	dec	r24
     29c:	f1 f7       	brne	.-4      	; 0x29a <I2C_Data_Send+0x24>
	}
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(1);
     29e:	81 e0       	ldi	r24, 0x01	; 1
     2a0:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     2a4:	8f 2d       	mov	r24, r15
     2a6:	8a 95       	dec	r24
     2a8:	f1 f7       	brne	.-4      	; 0x2a6 <I2C_Data_Send+0x30>
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(0);
     2aa:	80 e0       	ldi	r24, 0x00	; 0
     2ac:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     2b0:	8e 2d       	mov	r24, r14
     2b2:	8a 95       	dec	r24
     2b4:	f1 f7       	brne	.-4      	; 0x2b2 <I2C_Data_Send+0x3c>
  I2C_SDA_Set_Output(1);
  I2C_Half_Bit_Delay();
}

void I2C_Data_Send(uint8_t data){
  for(uint8_t i=0;i<8;i++){
     2b6:	1f 5f       	subi	r17, 0xFF	; 255
     2b8:	18 30       	cpi	r17, 0x08	; 8
     2ba:	11 f0       	breq	.+4      	; 0x2c0 <I2C_Data_Send+0x4a>
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(1);
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(0);
	I2C_Guard_Delay();
	data<<=1;
     2bc:	00 0f       	add	r16, r16
     2be:	e5 cf       	rjmp	.-54     	; 0x28a <I2C_Data_Send+0x14>
  }
}
     2c0:	1f 91       	pop	r17
     2c2:	0f 91       	pop	r16
     2c4:	ff 90       	pop	r15
     2c6:	ef 90       	pop	r14
     2c8:	08 95       	ret

000002ca <I2C_Data_Receive>:

uint8_t I2C_Data_Receive(void){
     2ca:	ff 92       	push	r15
     2cc:	0f 93       	push	r16
     2ce:	1f 93       	push	r17
  uint8_t data=0;
  I2C_SDA_Set_Output(1);
     2d0:	81 e0       	ldi	r24, 0x01	; 1
     2d2:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     2d6:	10 e0       	ldi	r17, 0x00	; 0
     2d8:	00 e0       	ldi	r16, 0x00	; 0
     2da:	60 e5       	ldi	r22, 0x50	; 80
     2dc:	f6 2e       	mov	r15, r22
  for(uint8_t i=0;i<8;i++){
    data<<=1;
     2de:	11 0f       	add	r17, r17
     2e0:	8f 2d       	mov	r24, r15
     2e2:	8a 95       	dec	r24
     2e4:	f1 f7       	brne	.-4      	; 0x2e2 <I2C_Data_Receive+0x18>
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(1);
     2e6:	81 e0       	ldi	r24, 0x01	; 1
     2e8:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
	I2C_SDA_Set_DD(1);
  }
}

uint8_t I2C_SDA_Get_State(void){
  if(I2C_SDA_PIN & (1<<I2C_SDA_bp)){
     2ec:	35 99       	sbic	0x06, 5	; 6
  for(uint8_t i=0;i<8;i++){
    data<<=1;
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(1);
	if(I2C_SDA_Get_State()){
	  data|=0x01;
     2ee:	11 60       	ori	r17, 0x01	; 1
     2f0:	8f 2d       	mov	r24, r15
     2f2:	8a 95       	dec	r24
     2f4:	f1 f7       	brne	.-4      	; 0x2f2 <I2C_Data_Receive+0x28>
	}
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(0);
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
}

uint8_t I2C_Data_Receive(void){
  uint8_t data=0;
  I2C_SDA_Set_Output(1);
  for(uint8_t i=0;i<8;i++){
     2fc:	0f 5f       	subi	r16, 0xFF	; 255
     2fe:	08 30       	cpi	r16, 0x08	; 8
     300:	71 f7       	brne	.-36     	; 0x2de <I2C_Data_Receive+0x14>
     302:	80 e5       	ldi	r24, 0x50	; 80
     304:	8a 95       	dec	r24
     306:	f1 f7       	brne	.-4      	; 0x304 <I2C_Data_Receive+0x3a>
	}
	I2C_Half_Bit_Delay();
	I2C_SCL_Set_Output(0);
  }
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(1);
     308:	81 e0       	ldi	r24, 0x01	; 1
     30a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
  return data;
}
     30e:	81 2f       	mov	r24, r17
     310:	1f 91       	pop	r17
     312:	0f 91       	pop	r16
     314:	ff 90       	pop	r15
     316:	08 95       	ret

00000318 <I2C_Set_Ack>:

void I2C_Set_Ack(void){
     318:	1f 93       	push	r17
  I2C_SDA_Set_Output(0);
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     320:	10 e5       	ldi	r17, 0x50	; 80
     322:	81 2f       	mov	r24, r17
     324:	8a 95       	dec	r24
     326:	f1 f7       	brne	.-4      	; 0x324 <I2C_Set_Ack+0xc>
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(1);
     328:	81 e0       	ldi	r24, 0x01	; 1
     32a:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     32e:	1a 95       	dec	r17
     330:	f1 f7       	brne	.-4      	; 0x32e <I2C_Set_Ack+0x16>
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(0);
     332:	80 e0       	ldi	r24, 0x00	; 0
     334:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
}
     338:	1f 91       	pop	r17
     33a:	08 95       	ret

0000033c <I2C_Set_Nack>:

void I2C_Set_Nack(void){
     33c:	1f 93       	push	r17
  I2C_SDA_Set_Output(1);
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     344:	10 e5       	ldi	r17, 0x50	; 80
     346:	81 2f       	mov	r24, r17
     348:	8a 95       	dec	r24
     34a:	f1 f7       	brne	.-4      	; 0x348 <I2C_Set_Nack+0xc>
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(1);
     34c:	81 e0       	ldi	r24, 0x01	; 1
     34e:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     352:	1a 95       	dec	r17
     354:	f1 f7       	brne	.-4      	; 0x352 <I2C_Set_Nack+0x16>
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(0);
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
}
     35c:	1f 91       	pop	r17
     35e:	08 95       	ret

00000360 <I2C_Get_Ack>:

uint8_t I2C_Get_Ack(void){
     360:	0f 93       	push	r16
     362:	1f 93       	push	r17
  uint8_t ack=0;
  I2C_SDA_Set_Output(1);
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	0e 94 e7 00 	call	0x1ce	; 0x1ce <I2C_SDA_Set_Output>
     36a:	00 e5       	ldi	r16, 0x50	; 80
     36c:	80 2f       	mov	r24, r16
     36e:	8a 95       	dec	r24
     370:	f1 f7       	brne	.-4      	; 0x36e <I2C_Get_Ack+0xe>
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(1);
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
	I2C_SDA_Set_DD(1);
  }
}

uint8_t I2C_SDA_Get_State(void){
  if(I2C_SDA_PIN & (1<<I2C_SDA_bp)){
     378:	16 b1       	in	r17, 0x06	; 6
     37a:	0a 95       	dec	r16
     37c:	f1 f7       	brne	.-4      	; 0x37a <I2C_Get_Ack+0x1a>
  I2C_SDA_Set_Output(1);
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(1);
  ack=I2C_SDA_Get_State();
  I2C_Half_Bit_Delay();
  I2C_SCL_Set_Output(0);
     37e:	80 e0       	ldi	r24, 0x00	; 0
     380:	0e 94 ca 00 	call	0x194	; 0x194 <I2C_SCL_Set_Output>
     384:	88 e0       	ldi	r24, 0x08	; 8
     386:	8a 95       	dec	r24
     388:	f1 f7       	brne	.-4      	; 0x386 <I2C_Get_Ack+0x26>
     38a:	12 95       	swap	r17
     38c:	16 95       	lsr	r17
     38e:	17 70       	andi	r17, 0x07	; 7
     390:	10 95       	com	r17
  if(ack==0){
    return 1;
  }else{
    return 0;
  }
}
     392:	81 2f       	mov	r24, r17
     394:	81 70       	andi	r24, 0x01	; 1
     396:	1f 91       	pop	r17
     398:	0f 91       	pop	r16
     39a:	08 95       	ret

0000039c <I2C_Send_Device_Address>:

uint8_t I2C_Send_Device_Address(uint8_t address){
     39c:	1f 93       	push	r17
     39e:	18 2f       	mov	r17, r24
  uint8_t ack=0;
  I2C_Start();
     3a0:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_Start>
  I2C_Data_Send(address);
     3a4:	81 2f       	mov	r24, r17
     3a6:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  ack = I2C_Get_Ack();
     3aa:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
     3ae:	18 2f       	mov	r17, r24
  I2C_Stop();
     3b0:	0e 94 23 01 	call	0x246	; 0x246 <I2C_Stop>
  return ack;
}
     3b4:	81 2f       	mov	r24, r17
     3b6:	1f 91       	pop	r17
     3b8:	08 95       	ret

000003ba <I2C_Get_Device_Address>:

uint8_t I2C_Get_Device_Address(void){
     3ba:	1f 93       	push	r17
     3bc:	10 e0       	ldi	r17, 0x00	; 0
  uint8_t sts=0;
  for(uint8_t i=0;i<255;i++){
	sts = I2C_Send_Device_Address(i);
     3be:	81 2f       	mov	r24, r17
     3c0:	0e 94 ce 01 	call	0x39c	; 0x39c <I2C_Send_Device_Address>
	if(sts==1){
     3c4:	81 30       	cpi	r24, 0x01	; 1
     3c6:	11 f4       	brne	.+4      	; 0x3cc <I2C_Get_Device_Address+0x12>
     3c8:	81 2f       	mov	r24, r17
     3ca:	03 c0       	rjmp	.+6      	; 0x3d2 <I2C_Get_Device_Address+0x18>
  return ack;
}

uint8_t I2C_Get_Device_Address(void){
  uint8_t sts=0;
  for(uint8_t i=0;i<255;i++){
     3cc:	1f 5f       	subi	r17, 0xFF	; 255
     3ce:	1f 3f       	cpi	r17, 0xFF	; 255
     3d0:	b1 f7       	brne	.-20     	; 0x3be <I2C_Get_Device_Address+0x4>
	  sts=i;
	  break;
	}
  }
  return sts;
}
     3d2:	1f 91       	pop	r17
     3d4:	08 95       	ret

000003d6 <I2C_Read_Register>:

uint8_t I2C_Read_Register(uint8_t reg){
     3d6:	df 92       	push	r13
     3d8:	ef 92       	push	r14
     3da:	ff 92       	push	r15
     3dc:	0f 93       	push	r16
     3de:	1f 93       	push	r17
     3e0:	18 2f       	mov	r17, r24
  uint8_t sts=0,data=0;
  I2C_Start();
     3e2:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_Start>
  I2C_Data_Send(I2C.WriteAddr);
     3e6:	80 91 22 01 	lds	r24, 0x0122
     3ea:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<0;
     3ee:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
     3f2:	e8 2e       	mov	r14, r24
  I2C_Data_Send(reg);
     3f4:	81 2f       	mov	r24, r17
     3f6:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<1;
     3fa:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
     3fe:	f8 2e       	mov	r15, r24
  I2C_Stop();
     400:	0e 94 23 01 	call	0x246	; 0x246 <I2C_Stop>
  I2C_Start();
     404:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_Start>
  I2C_Data_Send(I2C.ReadAddr);
     408:	80 91 23 01 	lds	r24, 0x0123
     40c:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<2;
     410:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
     414:	18 2f       	mov	r17, r24
  data = I2C_Data_Receive();
     416:	0e 94 65 01 	call	0x2ca	; 0x2ca <I2C_Data_Receive>
     41a:	d8 2e       	mov	r13, r24
  sts |= I2C_Get_Ack()<<3;
     41c:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
     420:	08 2f       	mov	r16, r24
  I2C_Stop();
     422:	0e 94 23 01 	call	0x246	; 0x246 <I2C_Stop>
  if(sts == 0x07){
     426:	ff 0c       	add	r15, r15
     428:	11 0f       	add	r17, r17
     42a:	11 0f       	add	r17, r17
     42c:	1f 29       	or	r17, r15
     42e:	1e 29       	or	r17, r14
     430:	00 0f       	add	r16, r16
     432:	00 0f       	add	r16, r16
     434:	00 0f       	add	r16, r16
     436:	01 2b       	or	r16, r17
     438:	07 30       	cpi	r16, 0x07	; 7
     43a:	11 f0       	breq	.+4      	; 0x440 <I2C_Read_Register+0x6a>
     43c:	8f ef       	ldi	r24, 0xFF	; 255
     43e:	01 c0       	rjmp	.+2      	; 0x442 <I2C_Read_Register+0x6c>
     440:	8d 2d       	mov	r24, r13
    sts = data;
  }else{
    sts = 0xFF;
  }
  return sts;
}
     442:	1f 91       	pop	r17
     444:	0f 91       	pop	r16
     446:	ff 90       	pop	r15
     448:	ef 90       	pop	r14
     44a:	df 90       	pop	r13
     44c:	08 95       	ret

0000044e <I2C_Write_Register>:

void I2C_Write_Register(uint8_t reg, uint8_t val){
     44e:	0f 93       	push	r16
     450:	1f 93       	push	r17
     452:	18 2f       	mov	r17, r24
     454:	06 2f       	mov	r16, r22
  uint8_t sts=0,data=0;
  I2C_Start();
     456:	0e 94 0b 01 	call	0x216	; 0x216 <I2C_Start>
  I2C_Data_Send(I2C.WriteAddr);
     45a:	80 91 22 01 	lds	r24, 0x0122
     45e:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<0;
     462:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
  I2C_Data_Send(reg);
     466:	81 2f       	mov	r24, r17
     468:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<1;
     46c:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>

  I2C_Data_Send(val);
     470:	80 2f       	mov	r24, r16
     472:	0e 94 3b 01 	call	0x276	; 0x276 <I2C_Data_Send>
  sts |= I2C_Get_Ack()<<2;
     476:	0e 94 b0 01 	call	0x360	; 0x360 <I2C_Get_Ack>
  I2C_Stop();
     47a:	0e 94 23 01 	call	0x246	; 0x246 <I2C_Stop>
  if(sts == 0x07){
    sts = data;
  }else{
    sts = 0xFF;
  }
}
     47e:	1f 91       	pop	r17
     480:	0f 91       	pop	r16
     482:	08 95       	ret

00000484 <I2C_Set_Mode_Sleep>:
	LPF_Set_Alpha(5,LPF_EN);
  #endif
}

void I2C_Set_Mode_Sleep(void){
  I2C_Write_Register(0x6B, 0x40);
     484:	8b e6       	ldi	r24, 0x6B	; 107
     486:	60 e4       	ldi	r22, 0x40	; 64
     488:	0e 94 27 02 	call	0x44e	; 0x44e <I2C_Write_Register>
}
     48c:	08 95       	ret

0000048e <I2C_Set_Mode_Active>:

void I2C_Set_Mode_Active(void){
  I2C_Write_Register(0x6B, 0x00);
     48e:	8b e6       	ldi	r24, 0x6B	; 107
     490:	60 e0       	ldi	r22, 0x00	; 0
     492:	0e 94 27 02 	call	0x44e	; 0x44e <I2C_Write_Register>
}
     496:	08 95       	ret

00000498 <I2C_Read_Temp>:
    data = LPF_Get_Filtered_Value(5, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Temp(void){
     498:	0f 93       	push	r16
     49a:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x41);
     49c:	81 e4       	ldi	r24, 0x41	; 65
     49e:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     4a2:	18 2f       	mov	r17, r24
     4a4:	00 e0       	ldi	r16, 0x00	; 0
  data |= I2C_Read_Register(0x42);
     4a6:	82 e4       	ldi	r24, 0x42	; 66
     4a8:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
     4ac:	90 e0       	ldi	r25, 0x00	; 0
  data /=340;
     4ae:	80 2b       	or	r24, r16
     4b0:	91 2b       	or	r25, r17
     4b2:	64 e5       	ldi	r22, 0x54	; 84
     4b4:	71 e0       	ldi	r23, 0x01	; 1
     4b6:	0e 94 64 0a 	call	0x14c8	; 0x14c8 <__divmodhi4>
     4ba:	9b 01       	movw	r18, r22
     4bc:	2c 5d       	subi	r18, 0xDC	; 220
     4be:	3f 4f       	sbci	r19, 0xFF	; 255
  data +=36;
  return data;
}
     4c0:	c9 01       	movw	r24, r18
     4c2:	1f 91       	pop	r17
     4c4:	0f 91       	pop	r16
     4c6:	08 95       	ret

000004c8 <I2C_Read_Gyro_Z>:
    data = LPF_Get_Filtered_Value(4, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Gyro_Z(void){
     4c8:	ef 92       	push	r14
     4ca:	ff 92       	push	r15
     4cc:	0f 93       	push	r16
     4ce:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x47);
     4d0:	87 e4       	ldi	r24, 0x47	; 71
     4d2:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     4d6:	f8 2e       	mov	r15, r24
     4d8:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x48);
     4da:	88 e4       	ldi	r24, 0x48	; 72
     4dc:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(5, data);
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	e8 2a       	or	r14, r24
     4e4:	f9 2a       	or	r15, r25
     4e6:	00 27       	eor	r16, r16
     4e8:	f7 fc       	sbrc	r15, 7
     4ea:	00 95       	com	r16
     4ec:	10 2f       	mov	r17, r16
     4ee:	85 e0       	ldi	r24, 0x05	; 5
     4f0:	b8 01       	movw	r22, r16
     4f2:	a7 01       	movw	r20, r14
     4f4:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     4f8:	cb 01       	movw	r24, r22
     4fa:	1f 91       	pop	r17
     4fc:	0f 91       	pop	r16
     4fe:	ff 90       	pop	r15
     500:	ef 90       	pop	r14
     502:	08 95       	ret

00000504 <I2C_Read_Gyro_Y>:
    data = LPF_Get_Filtered_Value(3, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Gyro_Y(void){
     504:	ef 92       	push	r14
     506:	ff 92       	push	r15
     508:	0f 93       	push	r16
     50a:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x45);
     50c:	85 e4       	ldi	r24, 0x45	; 69
     50e:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     512:	f8 2e       	mov	r15, r24
     514:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x46);
     516:	86 e4       	ldi	r24, 0x46	; 70
     518:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(4, data);
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	e8 2a       	or	r14, r24
     520:	f9 2a       	or	r15, r25
     522:	00 27       	eor	r16, r16
     524:	f7 fc       	sbrc	r15, 7
     526:	00 95       	com	r16
     528:	10 2f       	mov	r17, r16
     52a:	84 e0       	ldi	r24, 0x04	; 4
     52c:	b8 01       	movw	r22, r16
     52e:	a7 01       	movw	r20, r14
     530:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     534:	cb 01       	movw	r24, r22
     536:	1f 91       	pop	r17
     538:	0f 91       	pop	r16
     53a:	ff 90       	pop	r15
     53c:	ef 90       	pop	r14
     53e:	08 95       	ret

00000540 <I2C_Read_Gyro_X>:
    data = LPF_Get_Filtered_Value(2, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Gyro_X(void){
     540:	ef 92       	push	r14
     542:	ff 92       	push	r15
     544:	0f 93       	push	r16
     546:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x43);
     548:	83 e4       	ldi	r24, 0x43	; 67
     54a:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     54e:	f8 2e       	mov	r15, r24
     550:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x44);
     552:	84 e4       	ldi	r24, 0x44	; 68
     554:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(3, data);
     558:	90 e0       	ldi	r25, 0x00	; 0
     55a:	e8 2a       	or	r14, r24
     55c:	f9 2a       	or	r15, r25
     55e:	00 27       	eor	r16, r16
     560:	f7 fc       	sbrc	r15, 7
     562:	00 95       	com	r16
     564:	10 2f       	mov	r17, r16
     566:	83 e0       	ldi	r24, 0x03	; 3
     568:	b8 01       	movw	r22, r16
     56a:	a7 01       	movw	r20, r14
     56c:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     570:	cb 01       	movw	r24, r22
     572:	1f 91       	pop	r17
     574:	0f 91       	pop	r16
     576:	ff 90       	pop	r15
     578:	ef 90       	pop	r14
     57a:	08 95       	ret

0000057c <I2C_Read_Acc_Z>:
    data = LPF_Get_Filtered_Value(1, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Acc_Z(void){
     57c:	ef 92       	push	r14
     57e:	ff 92       	push	r15
     580:	0f 93       	push	r16
     582:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x3F);
     584:	8f e3       	ldi	r24, 0x3F	; 63
     586:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     58a:	f8 2e       	mov	r15, r24
     58c:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x40);
     58e:	80 e4       	ldi	r24, 0x40	; 64
     590:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(2, data);
     594:	90 e0       	ldi	r25, 0x00	; 0
     596:	e8 2a       	or	r14, r24
     598:	f9 2a       	or	r15, r25
     59a:	00 27       	eor	r16, r16
     59c:	f7 fc       	sbrc	r15, 7
     59e:	00 95       	com	r16
     5a0:	10 2f       	mov	r17, r16
     5a2:	82 e0       	ldi	r24, 0x02	; 2
     5a4:	b8 01       	movw	r22, r16
     5a6:	a7 01       	movw	r20, r14
     5a8:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     5ac:	cb 01       	movw	r24, r22
     5ae:	1f 91       	pop	r17
     5b0:	0f 91       	pop	r16
     5b2:	ff 90       	pop	r15
     5b4:	ef 90       	pop	r14
     5b6:	08 95       	ret

000005b8 <I2C_Read_Acc_Y>:
    data = LPF_Get_Filtered_Value(0, data);
  #endif
  return (int16_t)data;
}

int16_t I2C_Read_Acc_Y(void){
     5b8:	ef 92       	push	r14
     5ba:	ff 92       	push	r15
     5bc:	0f 93       	push	r16
     5be:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x3D);
     5c0:	8d e3       	ldi	r24, 0x3D	; 61
     5c2:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     5c6:	f8 2e       	mov	r15, r24
     5c8:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x3E);
     5ca:	8e e3       	ldi	r24, 0x3E	; 62
     5cc:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(1, data);
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	e8 2a       	or	r14, r24
     5d4:	f9 2a       	or	r15, r25
     5d6:	00 27       	eor	r16, r16
     5d8:	f7 fc       	sbrc	r15, 7
     5da:	00 95       	com	r16
     5dc:	10 2f       	mov	r17, r16
     5de:	81 e0       	ldi	r24, 0x01	; 1
     5e0:	b8 01       	movw	r22, r16
     5e2:	a7 01       	movw	r20, r14
     5e4:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     5e8:	cb 01       	movw	r24, r22
     5ea:	1f 91       	pop	r17
     5ec:	0f 91       	pop	r16
     5ee:	ff 90       	pop	r15
     5f0:	ef 90       	pop	r14
     5f2:	08 95       	ret

000005f4 <I2C_Read_Roll_Angle>:
  pitch*=10.0;
  pitch*=57.3;
  return (int)pitch;
}

int I2C_Read_Roll_Angle(void){
     5f4:	af 92       	push	r10
     5f6:	bf 92       	push	r11
     5f8:	cf 92       	push	r12
     5fa:	df 92       	push	r13
     5fc:	ef 92       	push	r14
     5fe:	ff 92       	push	r15
     600:	0f 93       	push	r16
     602:	1f 93       	push	r17
  float ay=I2C_Read_Acc_Y();
     604:	0e 94 dc 02 	call	0x5b8	; 0x5b8 <I2C_Read_Acc_Y>
     608:	7c 01       	movw	r14, r24
  float az=I2C_Read_Acc_Z();
     60a:	0e 94 be 02 	call	0x57c	; 0x57c <I2C_Read_Acc_Z>
     60e:	5c 01       	movw	r10, r24
  float divy=ay/az;
  float roll = atan(divy);
     610:	00 27       	eor	r16, r16
     612:	f7 fc       	sbrc	r15, 7
     614:	00 95       	com	r16
     616:	10 2f       	mov	r17, r16
     618:	c8 01       	movw	r24, r16
     61a:	b7 01       	movw	r22, r14
     61c:	0e 94 c7 08 	call	0x118e	; 0x118e <__floatsisf>
     620:	7b 01       	movw	r14, r22
     622:	8c 01       	movw	r16, r24
     624:	cc 24       	eor	r12, r12
     626:	b7 fc       	sbrc	r11, 7
     628:	c0 94       	com	r12
     62a:	dc 2c       	mov	r13, r12
     62c:	c6 01       	movw	r24, r12
     62e:	b5 01       	movw	r22, r10
     630:	0e 94 c7 08 	call	0x118e	; 0x118e <__floatsisf>
     634:	9b 01       	movw	r18, r22
     636:	ac 01       	movw	r20, r24
     638:	c8 01       	movw	r24, r16
     63a:	b7 01       	movw	r22, r14
     63c:	0e 94 2c 08 	call	0x1058	; 0x1058 <__divsf3>
     640:	0e 94 04 08 	call	0x1008	; 0x1008 <atan>
  roll*=10.0;
     644:	20 e0       	ldi	r18, 0x00	; 0
     646:	30 e0       	ldi	r19, 0x00	; 0
     648:	40 e2       	ldi	r20, 0x20	; 32
     64a:	51 e4       	ldi	r21, 0x41	; 65
     64c:	0e 94 7f 09 	call	0x12fe	; 0x12fe <__mulsf3>
     650:	23 e3       	ldi	r18, 0x33	; 51
     652:	33 e3       	ldi	r19, 0x33	; 51
     654:	45 e6       	ldi	r20, 0x65	; 101
     656:	52 e4       	ldi	r21, 0x42	; 66
     658:	0e 94 7f 09 	call	0x12fe	; 0x12fe <__mulsf3>
     65c:	0e 94 94 08 	call	0x1128	; 0x1128 <__fixsfsi>
  roll*=57.3;
  return (int)roll;
}
     660:	cb 01       	movw	r24, r22
     662:	1f 91       	pop	r17
     664:	0f 91       	pop	r16
     666:	ff 90       	pop	r15
     668:	ef 90       	pop	r14
     66a:	df 90       	pop	r13
     66c:	cf 90       	pop	r12
     66e:	bf 90       	pop	r11
     670:	af 90       	pop	r10
     672:	08 95       	ret

00000674 <I2C_Read_Acc_X>:

void I2C_Set_Mode_Active(void){
  I2C_Write_Register(0x6B, 0x00);
}

int16_t I2C_Read_Acc_X(void){
     674:	ef 92       	push	r14
     676:	ff 92       	push	r15
     678:	0f 93       	push	r16
     67a:	1f 93       	push	r17
  int16_t data = 0;
  data = I2C_Read_Register(0x3B);
     67c:	8b e3       	ldi	r24, 0x3B	; 59
     67e:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  data <<= 8;
     682:	f8 2e       	mov	r15, r24
     684:	ee 24       	eor	r14, r14
  data |= I2C_Read_Register(0x3C);
     686:	8c e3       	ldi	r24, 0x3C	; 60
     688:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <I2C_Read_Register>
  #ifdef LPF_EN
    data = LPF_Get_Filtered_Value(0, data);
     68c:	90 e0       	ldi	r25, 0x00	; 0
     68e:	e8 2a       	or	r14, r24
     690:	f9 2a       	or	r15, r25
     692:	00 27       	eor	r16, r16
     694:	f7 fc       	sbrc	r15, 7
     696:	00 95       	com	r16
     698:	10 2f       	mov	r17, r16
     69a:	80 e0       	ldi	r24, 0x00	; 0
     69c:	b8 01       	movw	r22, r16
     69e:	a7 01       	movw	r20, r14
     6a0:	0e 94 5a 07 	call	0xeb4	; 0xeb4 <LPF_Get_Filtered_Value>
  #endif
  return (int16_t)data;
}
     6a4:	cb 01       	movw	r24, r22
     6a6:	1f 91       	pop	r17
     6a8:	0f 91       	pop	r16
     6aa:	ff 90       	pop	r15
     6ac:	ef 90       	pop	r14
     6ae:	08 95       	ret

000006b0 <I2C_Read_Pitch_Angle>:
  data /=340;
  data +=36;
  return data;
}

int I2C_Read_Pitch_Angle(void){
     6b0:	af 92       	push	r10
     6b2:	bf 92       	push	r11
     6b4:	cf 92       	push	r12
     6b6:	df 92       	push	r13
     6b8:	ef 92       	push	r14
     6ba:	ff 92       	push	r15
     6bc:	0f 93       	push	r16
     6be:	1f 93       	push	r17
  float ax=I2C_Read_Acc_X();
     6c0:	0e 94 3a 03 	call	0x674	; 0x674 <I2C_Read_Acc_X>
     6c4:	7c 01       	movw	r14, r24
  float az=I2C_Read_Acc_Z();
     6c6:	0e 94 be 02 	call	0x57c	; 0x57c <I2C_Read_Acc_Z>
     6ca:	5c 01       	movw	r10, r24
  float divx=ax/az;
  float pitch = atan(divx);
     6cc:	00 27       	eor	r16, r16
     6ce:	f7 fc       	sbrc	r15, 7
     6d0:	00 95       	com	r16
     6d2:	10 2f       	mov	r17, r16
     6d4:	c8 01       	movw	r24, r16
     6d6:	b7 01       	movw	r22, r14
     6d8:	0e 94 c7 08 	call	0x118e	; 0x118e <__floatsisf>
     6dc:	7b 01       	movw	r14, r22
     6de:	8c 01       	movw	r16, r24
     6e0:	cc 24       	eor	r12, r12
     6e2:	b7 fc       	sbrc	r11, 7
     6e4:	c0 94       	com	r12
     6e6:	dc 2c       	mov	r13, r12
     6e8:	c6 01       	movw	r24, r12
     6ea:	b5 01       	movw	r22, r10
     6ec:	0e 94 c7 08 	call	0x118e	; 0x118e <__floatsisf>
     6f0:	9b 01       	movw	r18, r22
     6f2:	ac 01       	movw	r20, r24
     6f4:	c8 01       	movw	r24, r16
     6f6:	b7 01       	movw	r22, r14
     6f8:	0e 94 2c 08 	call	0x1058	; 0x1058 <__divsf3>
     6fc:	0e 94 04 08 	call	0x1008	; 0x1008 <atan>
  pitch*=10.0;
     700:	20 e0       	ldi	r18, 0x00	; 0
     702:	30 e0       	ldi	r19, 0x00	; 0
     704:	40 e2       	ldi	r20, 0x20	; 32
     706:	51 e4       	ldi	r21, 0x41	; 65
     708:	0e 94 7f 09 	call	0x12fe	; 0x12fe <__mulsf3>
     70c:	23 e3       	ldi	r18, 0x33	; 51
     70e:	33 e3       	ldi	r19, 0x33	; 51
     710:	45 e6       	ldi	r20, 0x65	; 101
     712:	52 e4       	ldi	r21, 0x42	; 66
     714:	0e 94 7f 09 	call	0x12fe	; 0x12fe <__mulsf3>
     718:	0e 94 94 08 	call	0x1128	; 0x1128 <__fixsfsi>
  pitch*=57.3;
  return (int)pitch;
}
     71c:	cb 01       	movw	r24, r22
     71e:	1f 91       	pop	r17
     720:	0f 91       	pop	r16
     722:	ff 90       	pop	r15
     724:	ef 90       	pop	r14
     726:	df 90       	pop	r13
     728:	cf 90       	pop	r12
     72a:	bf 90       	pop	r11
     72c:	af 90       	pop	r10
     72e:	08 95       	ret

00000730 <I2C_Init>:
}i2c_t;

i2c_t I2C;

void I2C_Struct_Init(void){
  I2C.WriteAddr=0x00;
     730:	10 92 22 01 	sts	0x0122, r1
  I2C.ReadAddr=0x00;
     734:	10 92 23 01 	sts	0x0123, r1
  }
}
 
void I2C_Init(void){
  I2C_Struct_Init();
  I2C_GPIO_Init();
     738:	0e 94 02 01 	call	0x204	; 0x204 <I2C_GPIO_Init>
  I2C.WriteAddr = I2C_Get_Device_Address();
     73c:	0e 94 dd 01 	call	0x3ba	; 0x3ba <I2C_Get_Device_Address>
     740:	80 93 22 01 	sts	0x0122, r24
  I2C.ReadAddr = I2C.WriteAddr+1;
     744:	8f 5f       	subi	r24, 0xFF	; 255
     746:	80 93 23 01 	sts	0x0123, r24
  #ifdef LPF_EN
	LPF_Init();
     74a:	0e 94 bf 07 	call	0xf7e	; 0xf7e <LPF_Init>
	LPF_Set_Alpha(0,LPF_EN);
     74e:	80 e0       	ldi	r24, 0x00	; 0
     750:	6a e0       	ldi	r22, 0x0A	; 10
     752:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
	LPF_Set_Alpha(1,LPF_EN);
     756:	81 e0       	ldi	r24, 0x01	; 1
     758:	6a e0       	ldi	r22, 0x0A	; 10
     75a:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
	LPF_Set_Alpha(2,LPF_EN);
     75e:	82 e0       	ldi	r24, 0x02	; 2
     760:	6a e0       	ldi	r22, 0x0A	; 10
     762:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
	LPF_Set_Alpha(3,LPF_EN);
     766:	83 e0       	ldi	r24, 0x03	; 3
     768:	6a e0       	ldi	r22, 0x0A	; 10
     76a:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
	LPF_Set_Alpha(4,LPF_EN);
     76e:	84 e0       	ldi	r24, 0x04	; 4
     770:	6a e0       	ldi	r22, 0x0A	; 10
     772:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
	LPF_Set_Alpha(5,LPF_EN);
     776:	85 e0       	ldi	r24, 0x05	; 5
     778:	6a e0       	ldi	r22, 0x0A	; 10
     77a:	0e 94 40 07 	call	0xe80	; 0xe80 <LPF_Set_Alpha>
  #endif
}
     77e:	08 95       	ret

00000780 <debug_struct_init>:
}debug_t;

debug_t debug;

void debug_struct_init(void){
  debug.error=0;
     780:	10 92 24 01 	sts	0x0124, r1
  debug.datareg=0;
     784:	10 92 25 01 	sts	0x0125, r1
  debug.databsy=1;
     788:	81 e0       	ldi	r24, 0x01	; 1
     78a:	80 93 26 01 	sts	0x0126, r24
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	90 e0       	ldi	r25, 0x00	; 0
  for(uint8_t i=0;i<DEBUG_RX_BUF_SIZE;i++){
    debug.buf[i]=0;
     792:	fc 01       	movw	r30, r24
     794:	ec 5d       	subi	r30, 0xDC	; 220
     796:	fe 4f       	sbci	r31, 0xFE	; 254
     798:	13 82       	std	Z+3, r1	; 0x03
     79a:	01 96       	adiw	r24, 0x01	; 1

void debug_struct_init(void){
  debug.error=0;
  debug.datareg=0;
  debug.databsy=1;
  for(uint8_t i=0;i<DEBUG_RX_BUF_SIZE;i++){
     79c:	80 32       	cpi	r24, 0x20	; 32
     79e:	91 05       	cpc	r25, r1
     7a0:	c1 f7       	brne	.-16     	; 0x792 <debug_struct_init+0x12>
    debug.buf[i]=0;
  }
  debug.bufindex=0;
     7a2:	10 92 47 01 	sts	0x0147, r1
     7a6:	e8 e4       	ldi	r30, 0x48	; 72
     7a8:	f1 e0       	ldi	r31, 0x01	; 1
  for(uint8_t i=0;i<8;i++){
    debug.digits[i]=0;
     7aa:	11 92       	st	Z+, r1
  debug.databsy=1;
  for(uint8_t i=0;i<DEBUG_RX_BUF_SIZE;i++){
    debug.buf[i]=0;
  }
  debug.bufindex=0;
  for(uint8_t i=0;i<8;i++){
     7ac:	81 e0       	ldi	r24, 0x01	; 1
     7ae:	e0 35       	cpi	r30, 0x50	; 80
     7b0:	f8 07       	cpc	r31, r24
     7b2:	d9 f7       	brne	.-10     	; 0x7aa <debug_struct_init+0x2a>
    debug.digits[i]=0;
  }
  debug.input_num_digits=0;
     7b4:	10 82       	st	Z, r1
}
     7b6:	08 95       	ret

000007b8 <debug_timings_init>:

void debug_timings_init(void){
  #ifdef DEBUG_USE_TIMER0
  TCCR0A=0x00;
     7b8:	14 bc       	out	0x24, r1	; 36
  TCCR0B=0x00;
     7ba:	15 bc       	out	0x25, r1	; 37
  TIMSK0=0x00;
     7bc:	10 92 6e 00 	sts	0x006E, r1
  TIFR0 =0xff;
     7c0:	8f ef       	ldi	r24, 0xFF	; 255
     7c2:	85 bb       	out	0x15, r24	; 21
  sei();
  #define ISR_PCINT_VECT PCINT0_vect
  #endif
  
  #ifdef DEBUG_RX_DDRC
  PCICR |=(1<<PCIE1);
     7c4:	e8 e6       	ldi	r30, 0x68	; 104
     7c6:	f0 e0       	ldi	r31, 0x00	; 0
     7c8:	80 81       	ld	r24, Z
     7ca:	82 60       	ori	r24, 0x02	; 2
     7cc:	80 83       	st	Z, r24
  PCMSK1|=(1<<DEBUG_RX_bp);
     7ce:	ec e6       	ldi	r30, 0x6C	; 108
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	80 81       	ld	r24, Z
     7d4:	80 64       	ori	r24, 0x40	; 64
     7d6:	80 83       	st	Z, r24
  PCIFR |=(1<<PCIF1);
     7d8:	d9 9a       	sbi	0x1b, 1	; 27
  sei();
     7da:	78 94       	sei
  PCMSK2|=(1<<DEBUG_RX_bp);
  PCIFR |=(1<<PCIF2);
  sei();
  #define ISR_PCINT_VECT PCINT2_vect
  #endif
}
     7dc:	08 95       	ret

000007de <debug_timer_start>:

void debug_timer_start(void){
  #ifdef DEBUG_USE_TIMER0
  TIFR0 =0xff;
     7de:	8f ef       	ldi	r24, 0xFF	; 255
     7e0:	85 bb       	out	0x15, r24	; 21
  TIMSK0=0x00;
     7e2:	ee e6       	ldi	r30, 0x6E	; 110
     7e4:	f0 e0       	ldi	r31, 0x00	; 0
     7e6:	10 82       	st	Z, r1
  TCNT0 =200;
     7e8:	88 ec       	ldi	r24, 0xC8	; 200
     7ea:	86 bd       	out	0x26, r24	; 38
  TCCR0B=(1<<CS02);
     7ec:	84 e0       	ldi	r24, 0x04	; 4
     7ee:	85 bd       	out	0x25, r24	; 37
  TIFR0 =(1<<TOV0);
     7f0:	81 e0       	ldi	r24, 0x01	; 1
     7f2:	85 bb       	out	0x15, r24	; 21
  TIMSK0=(1<<TOIE0);
     7f4:	80 83       	st	Z, r24
  TCCR2B=(1<<CS22);
  TIFR2 =(1<<TOV2);
  TIMSK2=(1<<TOIE2);
  #define TIMER_OVF_VECT TIMER2_OVF_vect
  #endif
}
     7f6:	08 95       	ret

000007f8 <debug_timer_stop>:

void debug_timer_stop(void){
  #ifdef DEBUG_USE_TIMER0
  TIMSK0=0;
     7f8:	10 92 6e 00 	sts	0x006E, r1
  TCCR0B=0;
     7fc:	15 bc       	out	0x25, r1	; 37
  TCNT0 =0;
     7fe:	16 bc       	out	0x26, r1	; 38
  #ifdef DEBUG_USE_TIMER2
  TIMSK2=0;
  TCCR2B=0;
  TCNT2 =0;
  #endif
}
     800:	08 95       	ret

00000802 <debug_gpio_init>:

void debug_gpio_init(void){
  DEBUG_TX_DDR |= (1<<DEBUG_TX_bp);
     802:	55 9a       	sbi	0x0a, 5	; 10
  DEBUG_TX_PORT|= (1<<DEBUG_TX_bp);
     804:	5d 9a       	sbi	0x0b, 5	; 11
  DEBUG_RX_DDR &=~(1<<DEBUG_RX_bp);
     806:	3e 98       	cbi	0x07, 6	; 7
  DEBUG_RX_PORT|= (1<<DEBUG_RX_bp);
     808:	46 9a       	sbi	0x08, 6	; 8
  
  #ifdef DEBUG_GPIO_SWITCH_DEBUGGING
  DEBUG_TEST_DDR|=(1<<DEBUG_TEST_bp);
  DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
  #endif
}
     80a:	08 95       	ret

0000080c <debug_tx_high>:

void debug_tx_high(void){
  DEBUG_TX_PORT|= (1<<DEBUG_TX_bp);
     80c:	5d 9a       	sbi	0x0b, 5	; 11
}
     80e:	08 95       	ret

00000810 <debug_tx_low>:

void debug_tx_low(void){
  DEBUG_TX_PORT&=~(1<<DEBUG_TX_bp);
     810:	5d 98       	cbi	0x0b, 5	; 11
}
     812:	08 95       	ret

00000814 <debug_tx_set>:

void debug_tx_set(uint8_t pin_state){
  if(pin_state==1){
     814:	81 30       	cpi	r24, 0x01	; 1
     816:	11 f4       	brne	.+4      	; 0x81c <debug_tx_set+0x8>
  DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
  #endif
}

void debug_tx_high(void){
  DEBUG_TX_PORT|= (1<<DEBUG_TX_bp);
     818:	5d 9a       	sbi	0x0b, 5	; 11
     81a:	08 95       	ret
}

void debug_tx_low(void){
  DEBUG_TX_PORT&=~(1<<DEBUG_TX_bp);
     81c:	5d 98       	cbi	0x0b, 5	; 11
     81e:	08 95       	ret

00000820 <debug_rx_get>:
}



uint8_t debug_rx_get(void){
  if(DEBUG_RX_PIN & (1<<DEBUG_RX_bp)){
     820:	86 b1       	in	r24, 0x06	; 6
     822:	90 e0       	ldi	r25, 0x00	; 0
     824:	26 e0       	ldi	r18, 0x06	; 6
     826:	96 95       	lsr	r25
     828:	87 95       	ror	r24
     82a:	2a 95       	dec	r18
     82c:	e1 f7       	brne	.-8      	; 0x826 <debug_rx_get+0x6>
    return 1;
  }else{
    return 0;
  }
}
     82e:	81 70       	andi	r24, 0x01	; 1
     830:	08 95       	ret

00000832 <debug_delay>:

void debug_delay(uint16_t val){
     832:	9c 01       	movw	r18, r24
  #ifdef DEBUG_USE_DELAY
  _delay_us(val);
  #endif
  
  #ifdef DEBUG_USE_TIMER0
  TCNT0=0;
     834:	16 bc       	out	0x26, r1	; 38
	
	#ifdef DEBUG_BAUD_RATE_19200
	#endif
	
	#ifdef DEBUG_BAUD_RATE_38400
	TCCR0B=(1<<CS00);
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	85 bd       	out	0x25, r24	; 37
	while(TCNT0<50){}
     83a:	86 b5       	in	r24, 0x26	; 38
     83c:	82 33       	cpi	r24, 0x32	; 50
     83e:	e8 f3       	brcs	.-6      	; 0x83a <debug_delay+0x8>
    TCNT0=0;
     840:	16 bc       	out	0x26, r1	; 38
	#endif
  
  while(TCNT0<val){}
     842:	86 b5       	in	r24, 0x26	; 38
     844:	90 e0       	ldi	r25, 0x00	; 0
     846:	82 17       	cp	r24, r18
     848:	93 07       	cpc	r25, r19
     84a:	d8 f3       	brcs	.-10     	; 0x842 <debug_delay+0x10>
  TCCR0B=0;
     84c:	15 bc       	out	0x25, r1	; 37
  TCNT2=0;
  TCCR2B=(1<<CS20);
  while(TCNT2<val){}
  TCCR2B=0;
  #endif
}
     84e:	08 95       	ret

00000850 <debug_delay_index_0>:
    #ifdef DEBUG_BAUD_RATE_19200
    debug_delay(TIM0_BAUD_19200[0]);
    #endif
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM0_BAUD_38400[0]);
     850:	80 91 1c 01 	lds	r24, 0x011C
     854:	90 91 1d 01 	lds	r25, 0x011D
     858:	0e 94 19 04 	call	0x832	; 0x832 <debug_delay>
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM2_BAUD_38400[0]);
    #endif
  #endif
}
     85c:	08 95       	ret

0000085e <debug_delay_index_1>:
    #ifdef DEBUG_BAUD_RATE_19200
    debug_delay(TIM0_BAUD_19200[1]);
    #endif
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM0_BAUD_38400[1]);
     85e:	80 91 1e 01 	lds	r24, 0x011E
     862:	90 91 1f 01 	lds	r25, 0x011F
     866:	0e 94 19 04 	call	0x832	; 0x832 <debug_delay>
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM2_BAUD_38400[1]);
    #endif
  #endif
}
     86a:	08 95       	ret

0000086c <debug_delay_index_2>:
    #ifdef DEBUG_BAUD_RATE_19200
    debug_delay(TIM0_BAUD_19200[2]);
    #endif
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM0_BAUD_38400[2]);
     86c:	80 91 20 01 	lds	r24, 0x0120
     870:	90 91 21 01 	lds	r25, 0x0121
     874:	0e 94 19 04 	call	0x832	; 0x832 <debug_delay>
	
    #ifdef DEBUG_BAUD_RATE_38400
    debug_delay(TIM2_BAUD_38400[2]);
    #endif
  #endif
}
     878:	08 95       	ret

0000087a <debug_tx_byte>:


void debug_tx_byte(uint8_t val){
     87a:	df 92       	push	r13
     87c:	ef 92       	push	r14
     87e:	ff 92       	push	r15
     880:	0f 93       	push	r16
     882:	1f 93       	push	r17
     884:	df 93       	push	r29
     886:	cf 93       	push	r28
     888:	cd b7       	in	r28, 0x3d	; 61
     88a:	de b7       	in	r29, 0x3e	; 62
     88c:	2a 97       	sbiw	r28, 0x0a	; 10
     88e:	0f b6       	in	r0, 0x3f	; 63
     890:	f8 94       	cli
     892:	de bf       	out	0x3e, r29	; 62
     894:	0f be       	out	0x3f, r0	; 63
     896:	cd bf       	out	0x3d, r28	; 61
  uint8_t buf[10]={0,0,0,0,0,0,0,0,0,1};
     898:	fe 01       	movw	r30, r28
     89a:	31 96       	adiw	r30, 0x01	; 1
     89c:	9a e0       	ldi	r25, 0x0A	; 10
     89e:	df 01       	movw	r26, r30
     8a0:	1d 92       	st	X+, r1
     8a2:	9a 95       	dec	r25
     8a4:	e9 f7       	brne	.-6      	; 0x8a0 <debug_tx_byte+0x26>
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	9a 87       	std	Y+10, r25	; 0x0a
     8aa:	fe 01       	movw	r30, r28
     8ac:	32 96       	adiw	r30, 0x02	; 2
     8ae:	20 e0       	ldi	r18, 0x00	; 0
     8b0:	30 e0       	ldi	r19, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(val & (1<<i)){
     8b2:	48 2f       	mov	r20, r24
     8b4:	50 e0       	ldi	r21, 0x00	; 0
	  buf[i+1]=1;
     8b6:	61 e0       	ldi	r22, 0x01	; 1


void debug_tx_byte(uint8_t val){
  uint8_t buf[10]={0,0,0,0,0,0,0,0,0,1};
  for(uint8_t i=0;i<8;i++){
    if(val & (1<<i)){
     8b8:	ca 01       	movw	r24, r20
     8ba:	02 2e       	mov	r0, r18
     8bc:	02 c0       	rjmp	.+4      	; 0x8c2 <debug_tx_byte+0x48>
     8be:	95 95       	asr	r25
     8c0:	87 95       	ror	r24
     8c2:	0a 94       	dec	r0
     8c4:	e2 f7       	brpl	.-8      	; 0x8be <debug_tx_byte+0x44>
     8c6:	80 ff       	sbrs	r24, 0
     8c8:	02 c0       	rjmp	.+4      	; 0x8ce <debug_tx_byte+0x54>
	  buf[i+1]=1;
     8ca:	60 83       	st	Z, r22
     8cc:	01 c0       	rjmp	.+2      	; 0x8d0 <debug_tx_byte+0x56>
	}else{
	  buf[i+1]=0;
     8ce:	10 82       	st	Z, r1
     8d0:	2f 5f       	subi	r18, 0xFF	; 255
     8d2:	3f 4f       	sbci	r19, 0xFF	; 255
     8d4:	31 96       	adiw	r30, 0x01	; 1
}


void debug_tx_byte(uint8_t val){
  uint8_t buf[10]={0,0,0,0,0,0,0,0,0,1};
  for(uint8_t i=0;i<8;i++){
     8d6:	28 30       	cpi	r18, 0x08	; 8
     8d8:	31 05       	cpc	r19, r1
     8da:	71 f7       	brne	.-36     	; 0x8b8 <debug_tx_byte+0x3e>
	  buf[i+1]=1;
	}else{
	  buf[i+1]=0;
	}
  }
  uint8_t sreg=SREG;
     8dc:	df b6       	in	r13, 0x3f	; 63
  cli();
     8de:	f8 94       	cli
     8e0:	8e 01       	movw	r16, r28
     8e2:	0f 5f       	subi	r16, 0xFF	; 255
     8e4:	1f 4f       	sbci	r17, 0xFF	; 255
  for(uint8_t i=0;i<10;i++){
     8e6:	3b e0       	ldi	r19, 0x0B	; 11
     8e8:	e3 2e       	mov	r14, r19
     8ea:	f1 2c       	mov	r15, r1
     8ec:	ec 0e       	add	r14, r28
     8ee:	fd 1e       	adc	r15, r29
void debug_tx_low(void){
  DEBUG_TX_PORT&=~(1<<DEBUG_TX_bp);
}

void debug_tx_set(uint8_t pin_state){
  if(pin_state==1){
     8f0:	f8 01       	movw	r30, r16
     8f2:	80 81       	ld	r24, Z
     8f4:	81 30       	cpi	r24, 0x01	; 1
     8f6:	11 f4       	brne	.+4      	; 0x8fc <debug_tx_byte+0x82>
  DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
  #endif
}

void debug_tx_high(void){
  DEBUG_TX_PORT|= (1<<DEBUG_TX_bp);
     8f8:	5d 9a       	sbi	0x0b, 5	; 11
     8fa:	01 c0       	rjmp	.+2      	; 0x8fe <debug_tx_byte+0x84>
}

void debug_tx_low(void){
  DEBUG_TX_PORT&=~(1<<DEBUG_TX_bp);
     8fc:	5d 98       	cbi	0x0b, 5	; 11
  uint8_t sreg=SREG;
  cli();
  for(uint8_t i=0;i<10;i++){
    debug_tx_set(buf[i]);
	
	debug_delay_index_0();    //tx one bit
     8fe:	0e 94 28 04 	call	0x850	; 0x850 <debug_delay_index_0>
     902:	0f 5f       	subi	r16, 0xFF	; 255
     904:	1f 4f       	sbci	r17, 0xFF	; 255
	  buf[i+1]=0;
	}
  }
  uint8_t sreg=SREG;
  cli();
  for(uint8_t i=0;i<10;i++){
     906:	0e 15       	cp	r16, r14
     908:	1f 05       	cpc	r17, r15
     90a:	91 f7       	brne	.-28     	; 0x8f0 <debug_tx_byte+0x76>
    debug_tx_set(buf[i]);
	
	debug_delay_index_0();    //tx one bit
  }
  SREG=sreg;
     90c:	df be       	out	0x3f, r13	; 63
}
     90e:	2a 96       	adiw	r28, 0x0a	; 10
     910:	0f b6       	in	r0, 0x3f	; 63
     912:	f8 94       	cli
     914:	de bf       	out	0x3e, r29	; 62
     916:	0f be       	out	0x3f, r0	; 63
     918:	cd bf       	out	0x3d, r28	; 61
     91a:	cf 91       	pop	r28
     91c:	df 91       	pop	r29
     91e:	1f 91       	pop	r17
     920:	0f 91       	pop	r16
     922:	ff 90       	pop	r15
     924:	ef 90       	pop	r14
     926:	df 90       	pop	r13
     928:	08 95       	ret

0000092a <debug_rx_byte>:

uint8_t debug_rx_byte(void){
     92a:	ff 92       	push	r15
     92c:	0f 93       	push	r16
     92e:	1f 93       	push	r17
}



uint8_t debug_rx_get(void){
  if(DEBUG_RX_PIN & (1<<DEBUG_RX_bp)){
     930:	36 9b       	sbis	0x06, 6	; 6
     932:	21 c0       	rjmp	.+66     	; 0x976 <debug_rx_byte+0x4c>
	#ifdef DEBUG_GPIO_SWITCH_DEBUGGING
	DEBUG_TEST_PORT|=(1<<DEBUG_TEST_bp);
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
  }else{
    debug.error=0x02;
     934:	82 e0       	ldi	r24, 0x02	; 2
     936:	17 c0       	rjmp	.+46     	; 0x966 <debug_rx_byte+0x3c>
	DEBUG_TEST_PORT|=(1<<DEBUG_TEST_bp);
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
	st=debug_rx_get();
	for(uint8_t i=0;i<8;i++){
	  debug_delay_index_1();
     938:	0e 94 2f 04 	call	0x85e	; 0x85e <debug_delay_index_1>
}



uint8_t debug_rx_get(void){
  if(DEBUG_RX_PIN & (1<<DEBUG_RX_bp)){
     93c:	36 99       	sbic	0x06, 6	; 6
	  #ifdef DEBUG_GPIO_SWITCH_DEBUGGING
	  DEBUG_TEST_PORT|=(1<<DEBUG_TEST_bp);
      DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
      #endif
	  if(debug_rx_get()){
	    val|=0x80;
     93e:	00 68       	ori	r16, 0x80	; 128
	  }else{
	    dval|=0x80;
	  }
	  if(i<7){
     940:	17 30       	cpi	r17, 0x07	; 7
     942:	09 f0       	breq	.+2      	; 0x946 <debug_rx_byte+0x1c>
	    val>>=1;
     944:	06 95       	lsr	r16
	#ifdef DEBUG_GPIO_SWITCH_DEBUGGING
	DEBUG_TEST_PORT|=(1<<DEBUG_TEST_bp);
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
	st=debug_rx_get();
	for(uint8_t i=0;i<8;i++){
     946:	1f 5f       	subi	r17, 0xFF	; 255
     948:	18 30       	cpi	r17, 0x08	; 8
     94a:	b1 f7       	brne	.-20     	; 0x938 <debug_rx_byte+0xe>
	  }
	  if(i<7){
	    val>>=1;
	  }
	}
	debug_delay_index_1();
     94c:	0e 94 2f 04 	call	0x85e	; 0x85e <debug_delay_index_1>
}



uint8_t debug_rx_get(void){
  if(DEBUG_RX_PIN & (1<<DEBUG_RX_bp)){
     950:	86 b1       	in	r24, 0x06	; 6
	#ifdef DEBUG_GPIO_SWITCH_DEBUGGING
	DEBUG_TEST_PORT|=(1<<DEBUG_TEST_bp);
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
	sp=debug_rx_get();
	if( (st==0) && (sp==1) ){
     952:	f6 fc       	sbrc	r15, 6
     954:	07 c0       	rjmp	.+14     	; 0x964 <debug_rx_byte+0x3a>
     956:	86 ff       	sbrs	r24, 6
     958:	05 c0       	rjmp	.+10     	; 0x964 <debug_rx_byte+0x3a>
	  debug.datareg=val;
     95a:	00 93 25 01 	sts	0x0125, r16
	  debug.error=0x00;
     95e:	10 92 24 01 	sts	0x0124, r1
     962:	03 c0       	rjmp	.+6      	; 0x96a <debug_rx_byte+0x40>
	}else{
	  debug.error=0x01;
     964:	81 e0       	ldi	r24, 0x01	; 1
     966:	80 93 24 01 	sts	0x0124, r24
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
  }else{
    debug.error=0x02;
  }
  return debug.datareg;
     96a:	80 91 25 01 	lds	r24, 0x0125
}
     96e:	1f 91       	pop	r17
     970:	0f 91       	pop	r16
     972:	ff 90       	pop	r15
     974:	08 95       	ret
}

uint8_t debug_rx_byte(void){
  if(debug_rx_get()==0){
    uint8_t val=0, dval=0, st=1, sp=0;
	debug_delay_index_2();    //half bit
     976:	0e 94 36 04 	call	0x86c	; 0x86c <debug_delay_index_2>
}



uint8_t debug_rx_get(void){
  if(DEBUG_RX_PIN & (1<<DEBUG_RX_bp)){
     97a:	f6 b0       	in	r15, 0x06	; 6
     97c:	00 e0       	ldi	r16, 0x00	; 0
     97e:	10 e0       	ldi	r17, 0x00	; 0
     980:	db cf       	rjmp	.-74     	; 0x938 <debug_rx_byte+0xe>

00000982 <debug_rx_byte_get>:
  }
  return debug.datareg;
}

uint8_t debug_rx_byte_get(void){
  return debug.datareg;
     982:	80 91 25 01 	lds	r24, 0x0125
}
     986:	08 95       	ret

00000988 <debug_rx_byte_clear>:

void debug_rx_byte_clear(void){
  debug.datareg=0;
     988:	10 92 25 01 	sts	0x0125, r1
}
     98c:	08 95       	ret

0000098e <debug_rx_byte_set>:

void debug_rx_byte_set(uint8_t val){
  debug.datareg=val;
     98e:	80 93 25 01 	sts	0x0125, r24
}
     992:	08 95       	ret

00000994 <debug_tx_hex>:

void debug_tx_hex(uint32_t val){
     994:	bf 92       	push	r11
     996:	cf 92       	push	r12
     998:	df 92       	push	r13
     99a:	ef 92       	push	r14
     99c:	ff 92       	push	r15
     99e:	0f 93       	push	r16
     9a0:	1f 93       	push	r17
     9a2:	cf 93       	push	r28
     9a4:	df 93       	push	r29
     9a6:	7b 01       	movw	r14, r22
     9a8:	8c 01       	movw	r16, r24
  uint16_t hex_digit, index=0, loop_counter=0;
  if(val <= 0xFF){
     9aa:	8f ef       	ldi	r24, 0xFF	; 255
     9ac:	e8 16       	cp	r14, r24
     9ae:	f1 04       	cpc	r15, r1
     9b0:	01 05       	cpc	r16, r1
     9b2:	11 05       	cpc	r17, r1
     9b4:	09 f0       	breq	.+2      	; 0x9b8 <debug_tx_hex+0x24>
     9b6:	30 f4       	brcc	.+12     	; 0x9c4 <debug_tx_hex+0x30>
     9b8:	c8 e0       	ldi	r28, 0x08	; 8
     9ba:	d0 e0       	ldi	r29, 0x00	; 0
     9bc:	62 e0       	ldi	r22, 0x02	; 2
     9be:	c6 2e       	mov	r12, r22
     9c0:	d1 2c       	mov	r13, r1
     9c2:	14 c0       	rjmp	.+40     	; 0x9ec <debug_tx_hex+0x58>
    index=8;
    loop_counter=2;
  }else if(val <= 0xFFFF){
     9c4:	80 e0       	ldi	r24, 0x00	; 0
     9c6:	e8 16       	cp	r14, r24
     9c8:	80 e0       	ldi	r24, 0x00	; 0
     9ca:	f8 06       	cpc	r15, r24
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	08 07       	cpc	r16, r24
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	18 07       	cpc	r17, r24
     9d4:	30 f0       	brcs	.+12     	; 0x9e2 <debug_tx_hex+0x4e>
     9d6:	c0 e2       	ldi	r28, 0x20	; 32
     9d8:	d0 e0       	ldi	r29, 0x00	; 0
     9da:	58 e0       	ldi	r21, 0x08	; 8
     9dc:	c5 2e       	mov	r12, r21
     9de:	d1 2c       	mov	r13, r1
     9e0:	05 c0       	rjmp	.+10     	; 0x9ec <debug_tx_hex+0x58>
     9e2:	c0 e1       	ldi	r28, 0x10	; 16
     9e4:	d0 e0       	ldi	r29, 0x00	; 0
     9e6:	44 e0       	ldi	r20, 0x04	; 4
     9e8:	c4 2e       	mov	r12, r20
     9ea:	d1 2c       	mov	r13, r1
    loop_counter=4;     
  }else{
    index=32;
    loop_counter=8;
  }
  debug_tx_byte('0');
     9ec:	80 e3       	ldi	r24, 0x30	; 48
     9ee:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
  debug_tx_byte('x');
     9f2:	88 e7       	ldi	r24, 0x78	; 120
     9f4:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
     9f8:	bb 24       	eor	r11, r11
     9fa:	17 c0       	rjmp	.+46     	; 0xa2a <debug_tx_hex+0x96>
	for(uint8_t i=0;i<loop_counter;i++){
	  index-=4;
     9fc:	24 97       	sbiw	r28, 0x04	; 4
	  hex_digit=(uint8_t)((val>>index) & 0x0F);
     9fe:	d8 01       	movw	r26, r16
     a00:	c7 01       	movw	r24, r14
     a02:	0c 2e       	mov	r0, r28
     a04:	04 c0       	rjmp	.+8      	; 0xa0e <debug_tx_hex+0x7a>
     a06:	b6 95       	lsr	r27
     a08:	a7 95       	ror	r26
     a0a:	97 95       	ror	r25
     a0c:	87 95       	ror	r24
     a0e:	0a 94       	dec	r0
     a10:	d2 f7       	brpl	.-12     	; 0xa06 <debug_tx_hex+0x72>
     a12:	90 e0       	ldi	r25, 0x00	; 0
     a14:	8f 70       	andi	r24, 0x0F	; 15
     a16:	90 70       	andi	r25, 0x00	; 0
	  if(hex_digit>9){
     a18:	8a 30       	cpi	r24, 0x0A	; 10
     a1a:	91 05       	cpc	r25, r1
     a1c:	10 f0       	brcs	.+4      	; 0xa22 <debug_tx_hex+0x8e>
	    hex_digit+=55;
     a1e:	c7 96       	adiw	r24, 0x37	; 55
     a20:	01 c0       	rjmp	.+2      	; 0xa24 <debug_tx_hex+0x90>
	  }else {
	    hex_digit+=48;
     a22:	c0 96       	adiw	r24, 0x30	; 48
	  }
	  debug_tx_byte((uint8_t)hex_digit);
     a24:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
    index=32;
    loop_counter=8;
  }
  debug_tx_byte('0');
  debug_tx_byte('x');
	for(uint8_t i=0;i<loop_counter;i++){
     a28:	b3 94       	inc	r11
     a2a:	8b 2d       	mov	r24, r11
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	8c 15       	cp	r24, r12
     a30:	9d 05       	cpc	r25, r13
     a32:	20 f3       	brcs	.-56     	; 0x9fc <debug_tx_hex+0x68>
	  }else {
	    hex_digit+=48;
	  }
	  debug_tx_byte((uint8_t)hex_digit);
	}
}
     a34:	df 91       	pop	r29
     a36:	cf 91       	pop	r28
     a38:	1f 91       	pop	r17
     a3a:	0f 91       	pop	r16
     a3c:	ff 90       	pop	r15
     a3e:	ef 90       	pop	r14
     a40:	df 90       	pop	r13
     a42:	cf 90       	pop	r12
     a44:	bf 90       	pop	r11
     a46:	08 95       	ret

00000a48 <debug_tx_bin>:

void debug_tx_bin(uint32_t val){
     a48:	af 92       	push	r10
     a4a:	bf 92       	push	r11
     a4c:	cf 92       	push	r12
     a4e:	df 92       	push	r13
     a50:	ef 92       	push	r14
     a52:	ff 92       	push	r15
     a54:	0f 93       	push	r16
     a56:	1f 93       	push	r17
     a58:	cf 93       	push	r28
     a5a:	df 93       	push	r29
     a5c:	7b 01       	movw	r14, r22
     a5e:	8c 01       	movw	r16, r24
  uint8_t loop_counter=0;
  if(val <= 0xFF){
     a60:	6f 3f       	cpi	r22, 0xFF	; 255
     a62:	71 05       	cpc	r23, r1
     a64:	81 05       	cpc	r24, r1
     a66:	91 05       	cpc	r25, r1
     a68:	09 f0       	breq	.+2      	; 0xa6c <debug_tx_bin+0x24>
     a6a:	18 f4       	brcc	.+6      	; 0xa72 <debug_tx_bin+0x2a>
     a6c:	f7 e0       	ldi	r31, 0x07	; 7
     a6e:	df 2e       	mov	r13, r31
     a70:	0d c0       	rjmp	.+26     	; 0xa8c <debug_tx_bin+0x44>
    loop_counter=7;
  }else if(val <= 0xFFFF){
     a72:	60 30       	cpi	r22, 0x00	; 0
     a74:	30 e0       	ldi	r19, 0x00	; 0
     a76:	73 07       	cpc	r23, r19
     a78:	31 e0       	ldi	r19, 0x01	; 1
     a7a:	83 07       	cpc	r24, r19
     a7c:	30 e0       	ldi	r19, 0x00	; 0
     a7e:	93 07       	cpc	r25, r19
     a80:	18 f0       	brcs	.+6      	; 0xa88 <debug_tx_bin+0x40>
     a82:	ef e1       	ldi	r30, 0x1F	; 31
     a84:	de 2e       	mov	r13, r30
     a86:	02 c0       	rjmp	.+4      	; 0xa8c <debug_tx_bin+0x44>
     a88:	7f e0       	ldi	r23, 0x0F	; 15
     a8a:	d7 2e       	mov	r13, r23
    loop_counter=15;     
  }else{
    loop_counter=31;
  }
  
  debug_tx_byte('0');
     a8c:	80 e3       	ldi	r24, 0x30	; 48
     a8e:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
  debug_tx_byte('b');
     a92:	82 e6       	ldi	r24, 0x62	; 98
     a94:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
     a98:	c0 e0       	ldi	r28, 0x00	; 0
     a9a:	d0 e0       	ldi	r29, 0x00	; 0
	  }
	  debug_tx_byte((uint8_t)hex_digit);
	}
}

void debug_tx_bin(uint32_t val){
     a9c:	cd 2c       	mov	r12, r13
     a9e:	dd 24       	eor	r13, r13
    loop_counter=31;
  }
  
  debug_tx_byte('0');
  debug_tx_byte('b');
  for(int i=loop_counter; i>=0; i--){
     aa0:	56 01       	movw	r10, r12
     aa2:	08 94       	sec
     aa4:	a1 1c       	adc	r10, r1
     aa6:	b1 1c       	adc	r11, r1
    if( (val>>i) & 1){
     aa8:	c6 01       	movw	r24, r12
     aaa:	8c 1b       	sub	r24, r28
     aac:	9d 0b       	sbc	r25, r29
     aae:	a8 01       	movw	r20, r16
     ab0:	97 01       	movw	r18, r14
     ab2:	04 c0       	rjmp	.+8      	; 0xabc <debug_tx_bin+0x74>
     ab4:	56 95       	lsr	r21
     ab6:	47 95       	ror	r20
     ab8:	37 95       	ror	r19
     aba:	27 95       	ror	r18
     abc:	8a 95       	dec	r24
     abe:	d2 f7       	brpl	.-12     	; 0xab4 <debug_tx_bin+0x6c>
     ac0:	da 01       	movw	r26, r20
     ac2:	c9 01       	movw	r24, r18
     ac4:	81 70       	andi	r24, 0x01	; 1
     ac6:	90 70       	andi	r25, 0x00	; 0
     ac8:	89 2b       	or	r24, r25
     aca:	11 f0       	breq	.+4      	; 0xad0 <debug_tx_bin+0x88>
      debug_tx_byte( 49 );   
     acc:	81 e3       	ldi	r24, 0x31	; 49
     ace:	01 c0       	rjmp	.+2      	; 0xad2 <debug_tx_bin+0x8a>
    }else{
      debug_tx_byte( 48 );         
     ad0:	80 e3       	ldi	r24, 0x30	; 48
     ad2:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
     ad6:	21 96       	adiw	r28, 0x01	; 1
    loop_counter=31;
  }
  
  debug_tx_byte('0');
  debug_tx_byte('b');
  for(int i=loop_counter; i>=0; i--){
     ad8:	ca 15       	cp	r28, r10
     ada:	db 05       	cpc	r29, r11
     adc:	29 f7       	brne	.-54     	; 0xaa8 <debug_tx_bin+0x60>
      debug_tx_byte( 49 );   
    }else{
      debug_tx_byte( 48 );         
    }
  }
}
     ade:	df 91       	pop	r29
     ae0:	cf 91       	pop	r28
     ae2:	1f 91       	pop	r17
     ae4:	0f 91       	pop	r16
     ae6:	ff 90       	pop	r15
     ae8:	ef 90       	pop	r14
     aea:	df 90       	pop	r13
     aec:	cf 90       	pop	r12
     aee:	bf 90       	pop	r11
     af0:	af 90       	pop	r10
     af2:	08 95       	ret

00000af4 <debug_tx_nl>:

void debug_tx_nl(void){
  debug_tx_byte('\r');
     af4:	8d e0       	ldi	r24, 0x0D	; 13
     af6:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
  debug_tx_byte('\n');
     afa:	8a e0       	ldi	r24, 0x0A	; 10
     afc:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
}
     b00:	08 95       	ret

00000b02 <debug_tx_sp>:

void debug_tx_sp(void){
  debug_tx_byte(' ');
     b02:	80 e2       	ldi	r24, 0x20	; 32
     b04:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
}
     b08:	08 95       	ret

00000b0a <debug_tx_cm>:

void debug_tx_cm(void){
  debug_tx_byte(',');
     b0a:	8c e2       	ldi	r24, 0x2C	; 44
     b0c:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
}
     b10:	08 95       	ret

00000b12 <debug_tx_text>:

void debug_tx_text(char *str){
     b12:	1f 93       	push	r17
     b14:	cf 93       	push	r28
     b16:	df 93       	push	r29
     b18:	ec 01       	movw	r28, r24
     b1a:	10 e0       	ldi	r17, 0x00	; 0
     b1c:	03 c0       	rjmp	.+6      	; 0xb24 <debug_tx_text+0x12>
    uint8_t i=0;
    while(str[i]!='\0'){
        debug_tx_byte(str[i]);
     b1e:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
        i++;
     b22:	1f 5f       	subi	r17, 0xFF	; 255
  debug_tx_byte(',');
}

void debug_tx_text(char *str){
    uint8_t i=0;
    while(str[i]!='\0'){
     b24:	fe 01       	movw	r30, r28
     b26:	e1 0f       	add	r30, r17
     b28:	f1 1d       	adc	r31, r1
     b2a:	80 81       	ld	r24, Z
     b2c:	88 23       	and	r24, r24
     b2e:	b9 f7       	brne	.-18     	; 0xb1e <debug_tx_text+0xc>
        debug_tx_byte(str[i]);
        i++;
    }
}
     b30:	df 91       	pop	r29
     b32:	cf 91       	pop	r28
     b34:	1f 91       	pop	r17
     b36:	08 95       	ret

00000b38 <debug_tx_text_nl>:

void debug_tx_text_nl(char *str){
  debug_tx_text(str);
     b38:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_nl();
     b3c:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <debug_tx_nl>
}
     b40:	08 95       	ret

00000b42 <debug_tx_text_sp>:

void debug_tx_text_sp(char *str){
  debug_tx_text(str);
     b42:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     b46:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
}
     b4a:	08 95       	ret

00000b4c <debug_tx_text_cm>:

void debug_tx_text_cm(char *str){
  debug_tx_text(str);
     b4c:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_cm();
     b50:	0e 94 85 05 	call	0xb0a	; 0xb0a <debug_tx_cm>
}
     b54:	08 95       	ret

00000b56 <debug_determine_digit_numbers>:

void debug_determine_digit_numbers(uint32_t num){
     b56:	bf 92       	push	r11
     b58:	cf 92       	push	r12
     b5a:	df 92       	push	r13
     b5c:	ef 92       	push	r14
     b5e:	ff 92       	push	r15
     b60:	0f 93       	push	r16
     b62:	1f 93       	push	r17
     b64:	6b 01       	movw	r12, r22
     b66:	7c 01       	movw	r14, r24
  uint8_t i=0;
  if(num==0){
     b68:	61 15       	cp	r22, r1
     b6a:	71 05       	cpc	r23, r1
     b6c:	81 05       	cpc	r24, r1
     b6e:	91 05       	cpc	r25, r1
     b70:	31 f4       	brne	.+12     	; 0xb7e <debug_determine_digit_numbers+0x28>
    debug.digits[0]=0;
     b72:	10 92 48 01 	sts	0x0148, r1
    debug.input_num_digits=1;
     b76:	81 e0       	ldi	r24, 0x01	; 1
     b78:	80 93 50 01 	sts	0x0150, r24
     b7c:	23 c0       	rjmp	.+70     	; 0xbc4 <debug_determine_digit_numbers+0x6e>
     b7e:	bb 24       	eor	r11, r11
  }else{
    while(num!=0){
      debug.digits[i]=num%10;
     b80:	0b 2d       	mov	r16, r11
     b82:	10 e0       	ldi	r17, 0x00	; 0
     b84:	0c 5d       	subi	r16, 0xDC	; 220
     b86:	1e 4f       	sbci	r17, 0xFE	; 254
     b88:	c7 01       	movw	r24, r14
     b8a:	b6 01       	movw	r22, r12
     b8c:	2a e0       	ldi	r18, 0x0A	; 10
     b8e:	30 e0       	ldi	r19, 0x00	; 0
     b90:	40 e0       	ldi	r20, 0x00	; 0
     b92:	50 e0       	ldi	r21, 0x00	; 0
     b94:	0e 94 77 0a 	call	0x14ee	; 0x14ee <__udivmodsi4>
     b98:	f8 01       	movw	r30, r16
     b9a:	64 a3       	std	Z+36, r22	; 0x24
      num/=10;
     b9c:	c7 01       	movw	r24, r14
     b9e:	b6 01       	movw	r22, r12
     ba0:	2a e0       	ldi	r18, 0x0A	; 10
     ba2:	30 e0       	ldi	r19, 0x00	; 0
     ba4:	40 e0       	ldi	r20, 0x00	; 0
     ba6:	50 e0       	ldi	r21, 0x00	; 0
     ba8:	0e 94 77 0a 	call	0x14ee	; 0x14ee <__udivmodsi4>
     bac:	c9 01       	movw	r24, r18
     bae:	da 01       	movw	r26, r20
     bb0:	6c 01       	movw	r12, r24
     bb2:	7d 01       	movw	r14, r26
      i++;
     bb4:	b3 94       	inc	r11
  uint8_t i=0;
  if(num==0){
    debug.digits[0]=0;
    debug.input_num_digits=1;
  }else{
    while(num!=0){
     bb6:	c1 14       	cp	r12, r1
     bb8:	d1 04       	cpc	r13, r1
     bba:	e1 04       	cpc	r14, r1
     bbc:	f1 04       	cpc	r15, r1
     bbe:	01 f7       	brne	.-64     	; 0xb80 <debug_determine_digit_numbers+0x2a>
      debug.digits[i]=num%10;
      num/=10;
      i++;
    }
	debug.input_num_digits=i;
     bc0:	b0 92 50 01 	sts	0x0150, r11
  }
}
     bc4:	1f 91       	pop	r17
     bc6:	0f 91       	pop	r16
     bc8:	ff 90       	pop	r15
     bca:	ef 90       	pop	r14
     bcc:	df 90       	pop	r13
     bce:	cf 90       	pop	r12
     bd0:	bf 90       	pop	r11
     bd2:	08 95       	ret

00000bd4 <debug_tx_number_digits>:

void debug_tx_number_digits(void){
     bd4:	1f 93       	push	r17
  for(uint8_t i=debug.input_num_digits; i>0; i--){
     bd6:	10 91 50 01 	lds	r17, 0x0150
     bda:	09 c0       	rjmp	.+18     	; 0xbee <debug_tx_number_digits+0x1a>
    uint8_t temp=i;
    temp-=1;
     bdc:	11 50       	subi	r17, 0x01	; 1
    temp=debug.digits[temp];
     bde:	e1 2f       	mov	r30, r17
     be0:	f0 e0       	ldi	r31, 0x00	; 0
     be2:	ec 5d       	subi	r30, 0xDC	; 220
     be4:	fe 4f       	sbci	r31, 0xFE	; 254
     be6:	84 a1       	ldd	r24, Z+36	; 0x24
    temp+=48;
    debug_tx_byte(temp);
     be8:	80 5d       	subi	r24, 0xD0	; 208
     bea:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
	debug.input_num_digits=i;
  }
}

void debug_tx_number_digits(void){
  for(uint8_t i=debug.input_num_digits; i>0; i--){
     bee:	11 23       	and	r17, r17
     bf0:	a9 f7       	brne	.-22     	; 0xbdc <debug_tx_number_digits+0x8>
    temp-=1;
    temp=debug.digits[temp];
    temp+=48;
    debug_tx_byte(temp);
  }
}
     bf2:	1f 91       	pop	r17
     bf4:	08 95       	ret

00000bf6 <debug_tx_number>:

void debug_tx_number(int32_t num){
     bf6:	ef 92       	push	r14
     bf8:	ff 92       	push	r15
     bfa:	0f 93       	push	r16
     bfc:	1f 93       	push	r17
     bfe:	7b 01       	movw	r14, r22
     c00:	8c 01       	movw	r16, r24
  if(num<0){
     c02:	97 ff       	sbrs	r25, 7
     c04:	0b c0       	rjmp	.+22     	; 0xc1c <debug_tx_number+0x26>
    debug_tx_byte('-');
     c06:	8d e2       	ldi	r24, 0x2D	; 45
     c08:	0e 94 3d 04 	call	0x87a	; 0x87a <debug_tx_byte>
	num=-num;
     c0c:	10 95       	com	r17
     c0e:	00 95       	com	r16
     c10:	f0 94       	com	r15
     c12:	e0 94       	com	r14
     c14:	e1 1c       	adc	r14, r1
     c16:	f1 1c       	adc	r15, r1
     c18:	01 1d       	adc	r16, r1
     c1a:	11 1d       	adc	r17, r1
  }
  debug_determine_digit_numbers((uint32_t)num);
     c1c:	c8 01       	movw	r24, r16
     c1e:	b7 01       	movw	r22, r14
     c20:	0e 94 ab 05 	call	0xb56	; 0xb56 <debug_determine_digit_numbers>
  debug_tx_number_digits();
     c24:	0e 94 ea 05 	call	0xbd4	; 0xbd4 <debug_tx_number_digits>
}
     c28:	1f 91       	pop	r17
     c2a:	0f 91       	pop	r16
     c2c:	ff 90       	pop	r15
     c2e:	ef 90       	pop	r14
     c30:	08 95       	ret

00000c32 <debug_tx_number_nl>:

void debug_tx_number_nl(int32_t num){
  debug_tx_number(num);
     c32:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <debug_tx_number>
  debug_tx_nl();
     c36:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <debug_tx_nl>
}
     c3a:	08 95       	ret

00000c3c <debug_tx_number_sp>:

void debug_tx_number_sp(int32_t num){
  debug_tx_number(num);
     c3c:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <debug_tx_number>
  debug_tx_sp();
     c40:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
}
     c44:	08 95       	ret

00000c46 <debug_tx_number_cm>:

void debug_tx_number_cm(int32_t num){
  debug_tx_number(num);
     c46:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <debug_tx_number>
  debug_tx_text(",");
     c4a:	8e e0       	ldi	r24, 0x0E	; 14
     c4c:	91 e0       	ldi	r25, 0x01	; 1
     c4e:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
}
     c52:	08 95       	ret

00000c54 <debug_tx_number_hex_nl>:

void debug_tx_number_hex_nl(int32_t num){
  debug_tx_hex(num);
     c54:	0e 94 ca 04 	call	0x994	; 0x994 <debug_tx_hex>
  debug_tx_nl();
     c58:	0e 94 7a 05 	call	0xaf4	; 0xaf4 <debug_tx_nl>
}
     c5c:	08 95       	ret

00000c5e <debug_tx_number_hex_sp>:

void debug_tx_number_hex_sp(int32_t num){
  debug_tx_hex(num);
     c5e:	0e 94 ca 04 	call	0x994	; 0x994 <debug_tx_hex>
  debug_tx_sp();
     c62:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
}
     c66:	08 95       	ret

00000c68 <debug_tx_number_hex_cm>:

void debug_tx_number_hex_cm(int32_t num){
  debug_tx_hex(num);
     c68:	0e 94 ca 04 	call	0x994	; 0x994 <debug_tx_hex>
  debug_tx_text(",");
     c6c:	8e e0       	ldi	r24, 0x0E	; 14
     c6e:	91 e0       	ldi	r25, 0x01	; 1
     c70:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
}
     c74:	08 95       	ret

00000c76 <debug_tx_parameter_nl>:

void debug_tx_parameter_nl(char *name, int32_t num){
     c76:	ef 92       	push	r14
     c78:	ff 92       	push	r15
     c7a:	0f 93       	push	r16
     c7c:	1f 93       	push	r17
     c7e:	7a 01       	movw	r14, r20
     c80:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     c82:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     c86:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_nl(num);
     c8a:	c8 01       	movw	r24, r16
     c8c:	b7 01       	movw	r22, r14
     c8e:	0e 94 19 06 	call	0xc32	; 0xc32 <debug_tx_number_nl>
}
     c92:	1f 91       	pop	r17
     c94:	0f 91       	pop	r16
     c96:	ff 90       	pop	r15
     c98:	ef 90       	pop	r14
     c9a:	08 95       	ret

00000c9c <debug_tx_parameter_sp>:

void debug_tx_parameter_sp(char *name, int32_t num){
     c9c:	ef 92       	push	r14
     c9e:	ff 92       	push	r15
     ca0:	0f 93       	push	r16
     ca2:	1f 93       	push	r17
     ca4:	7a 01       	movw	r14, r20
     ca6:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     ca8:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     cac:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_sp(num);
     cb0:	c8 01       	movw	r24, r16
     cb2:	b7 01       	movw	r22, r14
     cb4:	0e 94 1e 06 	call	0xc3c	; 0xc3c <debug_tx_number_sp>
}
     cb8:	1f 91       	pop	r17
     cba:	0f 91       	pop	r16
     cbc:	ff 90       	pop	r15
     cbe:	ef 90       	pop	r14
     cc0:	08 95       	ret

00000cc2 <debug_tx_parameter_cm>:

void debug_tx_parameter_cm(char *name, int32_t num){
     cc2:	ef 92       	push	r14
     cc4:	ff 92       	push	r15
     cc6:	0f 93       	push	r16
     cc8:	1f 93       	push	r17
     cca:	7a 01       	movw	r14, r20
     ccc:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     cce:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     cd2:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_cm(num);
     cd6:	c8 01       	movw	r24, r16
     cd8:	b7 01       	movw	r22, r14
     cda:	0e 94 23 06 	call	0xc46	; 0xc46 <debug_tx_number_cm>
}
     cde:	1f 91       	pop	r17
     ce0:	0f 91       	pop	r16
     ce2:	ff 90       	pop	r15
     ce4:	ef 90       	pop	r14
     ce6:	08 95       	ret

00000ce8 <debug_tx_parameter_hex_nl>:

void debug_tx_parameter_hex_nl(char *name, int32_t num){
     ce8:	ef 92       	push	r14
     cea:	ff 92       	push	r15
     cec:	0f 93       	push	r16
     cee:	1f 93       	push	r17
     cf0:	7a 01       	movw	r14, r20
     cf2:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     cf4:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     cf8:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_hex_nl(num);
     cfc:	c8 01       	movw	r24, r16
     cfe:	b7 01       	movw	r22, r14
     d00:	0e 94 2a 06 	call	0xc54	; 0xc54 <debug_tx_number_hex_nl>
}
     d04:	1f 91       	pop	r17
     d06:	0f 91       	pop	r16
     d08:	ff 90       	pop	r15
     d0a:	ef 90       	pop	r14
     d0c:	08 95       	ret

00000d0e <debug_tx_parameter_hex_sp>:

void debug_tx_parameter_hex_sp(char *name, int32_t num){
     d0e:	ef 92       	push	r14
     d10:	ff 92       	push	r15
     d12:	0f 93       	push	r16
     d14:	1f 93       	push	r17
     d16:	7a 01       	movw	r14, r20
     d18:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     d1a:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     d1e:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_hex_sp(num);
     d22:	c8 01       	movw	r24, r16
     d24:	b7 01       	movw	r22, r14
     d26:	0e 94 2f 06 	call	0xc5e	; 0xc5e <debug_tx_number_hex_sp>
}
     d2a:	1f 91       	pop	r17
     d2c:	0f 91       	pop	r16
     d2e:	ff 90       	pop	r15
     d30:	ef 90       	pop	r14
     d32:	08 95       	ret

00000d34 <Debug_tx_parameter_hex_cm>:

void Debug_tx_parameter_hex_cm(char *name, int32_t num){
     d34:	ef 92       	push	r14
     d36:	ff 92       	push	r15
     d38:	0f 93       	push	r16
     d3a:	1f 93       	push	r17
     d3c:	7a 01       	movw	r14, r20
     d3e:	8b 01       	movw	r16, r22
  debug_tx_text(name);
     d40:	0e 94 89 05 	call	0xb12	; 0xb12 <debug_tx_text>
  debug_tx_sp();
     d44:	0e 94 81 05 	call	0xb02	; 0xb02 <debug_tx_sp>
  debug_tx_number_hex_cm(num);
     d48:	c8 01       	movw	r24, r16
     d4a:	b7 01       	movw	r22, r14
     d4c:	0e 94 34 06 	call	0xc68	; 0xc68 <debug_tx_number_hex_cm>
}
     d50:	1f 91       	pop	r17
     d52:	0f 91       	pop	r16
     d54:	ff 90       	pop	r15
     d56:	ef 90       	pop	r14
     d58:	08 95       	ret

00000d5a <debug_buf_get>:



uint8_t debug_buf_get(uint8_t index){
  return debug.buf[index];
     d5a:	e4 e2       	ldi	r30, 0x24	; 36
     d5c:	f1 e0       	ldi	r31, 0x01	; 1
     d5e:	e8 0f       	add	r30, r24
     d60:	f1 1d       	adc	r31, r1
     d62:	83 81       	ldd	r24, Z+3	; 0x03
}
     d64:	08 95       	ret

00000d66 <debug_buf_index_get>:

uint8_t debug_buf_index_get(void){
  return debug.bufindex;
     d66:	80 91 47 01 	lds	r24, 0x0147
}
     d6a:	08 95       	ret

00000d6c <debug_flush_buf>:

void debug_flush_buf(void){
     d6c:	80 e0       	ldi	r24, 0x00	; 0
     d6e:	90 e0       	ldi	r25, 0x00	; 0
  for(uint8_t i=0;i<DEBUG_RX_BUF_SIZE;i++){
    debug.buf[i]=0;
     d70:	fc 01       	movw	r30, r24
     d72:	ec 5d       	subi	r30, 0xDC	; 220
     d74:	fe 4f       	sbci	r31, 0xFE	; 254
     d76:	13 82       	std	Z+3, r1	; 0x03
     d78:	01 96       	adiw	r24, 0x01	; 1
uint8_t debug_buf_index_get(void){
  return debug.bufindex;
}

void debug_flush_buf(void){
  for(uint8_t i=0;i<DEBUG_RX_BUF_SIZE;i++){
     d7a:	80 32       	cpi	r24, 0x20	; 32
     d7c:	91 05       	cpc	r25, r1
     d7e:	c1 f7       	brne	.-16     	; 0xd70 <debug_flush_buf+0x4>
    debug.buf[i]=0;
  }
  debug.bufindex=0;
     d80:	10 92 47 01 	sts	0x0147, r1
}
     d84:	08 95       	ret

00000d86 <debug_databsy_get>:

uint8_t debug_databsy_get(void){
  return debug.databsy;
     d86:	80 91 26 01 	lds	r24, 0x0126
}
     d8a:	08 95       	ret

00000d8c <debug_data_available_rx_buf>:
  }
  debug.bufindex=0;
}

uint8_t debug_databsy_get(void){
  return debug.databsy;
     d8c:	80 91 26 01 	lds	r24, 0x0126
}

uint8_t debug_data_available_rx_buf(void){
  if( (debug_databsy_get()==0) && (debug_buf_index_get()!=0) ){
     d90:	88 23       	and	r24, r24
     d92:	11 f0       	breq	.+4      	; 0xd98 <debug_data_available_rx_buf+0xc>
     d94:	90 e0       	ldi	r25, 0x00	; 0
     d96:	08 c0       	rjmp	.+16     	; 0xda8 <debug_data_available_rx_buf+0x1c>
uint8_t debug_buf_get(uint8_t index){
  return debug.buf[index];
}

uint8_t debug_buf_index_get(void){
  return debug.bufindex;
     d98:	80 91 47 01 	lds	r24, 0x0147
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	88 23       	and	r24, r24
     da0:	09 f4       	brne	.+2      	; 0xda4 <debug_data_available_rx_buf+0x18>
     da2:	91 e0       	ldi	r25, 0x01	; 1
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	98 27       	eor	r25, r24
  if( (debug_databsy_get()==0) && (debug_buf_index_get()!=0) ){
    return 1;
  }else{
    return 0;
  }
}
     da8:	89 2f       	mov	r24, r25
     daa:	08 95       	ret

00000dac <debug_available_bytes_rx_buf>:
uint8_t debug_buf_get(uint8_t index){
  return debug.buf[index];
}

uint8_t debug_buf_index_get(void){
  return debug.bufindex;
     dac:	80 91 47 01 	lds	r24, 0x0147
  }
}

uint8_t debug_available_bytes_rx_buf(void){
  return debug_buf_index_get();
}
     db0:	08 95       	ret

00000db2 <debug_init>:

void debug_init(void){
  debug_struct_init();
     db2:	0e 94 c0 03 	call	0x780	; 0x780 <debug_struct_init>
  debug_timings_init();
     db6:	0e 94 dc 03 	call	0x7b8	; 0x7b8 <debug_timings_init>
  debug_gpio_init();
     dba:	0e 94 01 04 	call	0x802	; 0x802 <debug_gpio_init>
}
     dbe:	08 95       	ret

00000dc0 <__vector_4>:


ISR(ISR_PCINT_VECT){
     dc0:	1f 92       	push	r1
     dc2:	0f 92       	push	r0
     dc4:	0f b6       	in	r0, 0x3f	; 63
     dc6:	0f 92       	push	r0
     dc8:	11 24       	eor	r1, r1
     dca:	2f 93       	push	r18
     dcc:	3f 93       	push	r19
     dce:	4f 93       	push	r20
     dd0:	5f 93       	push	r21
     dd2:	6f 93       	push	r22
     dd4:	7f 93       	push	r23
     dd6:	8f 93       	push	r24
     dd8:	9f 93       	push	r25
     dda:	af 93       	push	r26
     ddc:	bf 93       	push	r27
     dde:	ef 93       	push	r30
     de0:	ff 93       	push	r31
  debug.databsy=1;
     de2:	81 e0       	ldi	r24, 0x01	; 1
     de4:	80 93 26 01 	sts	0x0126, r24
  uint8_t val=debug_rx_byte();
     de8:	0e 94 95 04 	call	0x92a	; 0x92a <debug_rx_byte>
     dec:	98 2f       	mov	r25, r24
  if(debug.error==0){
     dee:	80 91 24 01 	lds	r24, 0x0124
     df2:	88 23       	and	r24, r24
     df4:	99 f4       	brne	.+38     	; 0xe1c <__vector_4+0x5c>
    debug.buf[debug.bufindex]=val;
     df6:	e0 91 47 01 	lds	r30, 0x0147
     dfa:	f0 e0       	ldi	r31, 0x00	; 0
     dfc:	ec 5d       	subi	r30, 0xDC	; 220
     dfe:	fe 4f       	sbci	r31, 0xFE	; 254
     e00:	93 83       	std	Z+3, r25	; 0x03
	debug.bufindex++;
     e02:	80 91 47 01 	lds	r24, 0x0147
     e06:	8f 5f       	subi	r24, 0xFF	; 255
     e08:	80 93 47 01 	sts	0x0147, r24
	if(debug.bufindex>DEBUG_RX_BUF_SIZE){
     e0c:	80 91 47 01 	lds	r24, 0x0147
     e10:	81 32       	cpi	r24, 0x21	; 33
     e12:	10 f0       	brcs	.+4      	; 0xe18 <__vector_4+0x58>
	  debug.bufindex=0;
     e14:	10 92 47 01 	sts	0x0147, r1
	}
    debug_timer_start();
     e18:	0e 94 ef 03 	call	0x7de	; 0x7de <debug_timer_start>
	#ifdef DEBUG_GPIO_SWITCH_DEBUGGING
    DEBUG_TEST_PORT|= (1<<DEBUG_TEST_bp);
    DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
    #endif
  }
}
     e1c:	ff 91       	pop	r31
     e1e:	ef 91       	pop	r30
     e20:	bf 91       	pop	r27
     e22:	af 91       	pop	r26
     e24:	9f 91       	pop	r25
     e26:	8f 91       	pop	r24
     e28:	7f 91       	pop	r23
     e2a:	6f 91       	pop	r22
     e2c:	5f 91       	pop	r21
     e2e:	4f 91       	pop	r20
     e30:	3f 91       	pop	r19
     e32:	2f 91       	pop	r18
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_16>:

ISR(TIMER_OVF_VECT){
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1
  #endif
}

void debug_timer_stop(void){
  #ifdef DEBUG_USE_TIMER0
  TIMSK0=0;
     e48:	10 92 6e 00 	sts	0x006E, r1
  TCCR0B=0;
     e4c:	15 bc       	out	0x25, r1	; 37
  TCNT0 =0;
     e4e:	16 bc       	out	0x26, r1	; 38
  debug_timer_stop();
  #ifdef DEBUG_GPIO_SWITCH_DEBUGGING
  DEBUG_TEST_PORT|= (1<<DEBUG_TEST_bp);
  DEBUG_TEST_PORT&=~(1<<DEBUG_TEST_bp);
  #endif
  debug.databsy=0;
     e50:	10 92 26 01 	sts	0x0126, r1
}
     e54:	0f 90       	pop	r0
     e56:	0f be       	out	0x3f, r0	; 63
     e58:	0f 90       	pop	r0
     e5a:	1f 90       	pop	r1
     e5c:	18 95       	reti

00000e5e <LPF_Struct_Init>:
  int32_t  Output;
}lpf_t;

lpf_t LPF[NUMBER_OF_LPF];

void LPF_Struct_Init(void){
     e5e:	e1 e5       	ldi	r30, 0x51	; 81
     e60:	f1 e0       	ldi	r31, 0x01	; 1
  for(uint8_t i=0; i<NUMBER_OF_LPF; i++){
    LPF[i].Alpha = 0;
     e62:	10 82       	st	Z, r1
    LPF[i].Input = 0;
     e64:	11 82       	std	Z+1, r1	; 0x01
     e66:	12 82       	std	Z+2, r1	; 0x02
     e68:	13 82       	std	Z+3, r1	; 0x03
     e6a:	14 82       	std	Z+4, r1	; 0x04
	LPF[i].Output = 0;
     e6c:	15 82       	std	Z+5, r1	; 0x05
     e6e:	16 82       	std	Z+6, r1	; 0x06
     e70:	17 82       	std	Z+7, r1	; 0x07
     e72:	10 86       	std	Z+8, r1	; 0x08
     e74:	39 96       	adiw	r30, 0x09	; 9
}lpf_t;

lpf_t LPF[NUMBER_OF_LPF];

void LPF_Struct_Init(void){
  for(uint8_t i=0; i<NUMBER_OF_LPF; i++){
     e76:	81 e0       	ldi	r24, 0x01	; 1
     e78:	e7 38       	cpi	r30, 0x87	; 135
     e7a:	f8 07       	cpc	r31, r24
     e7c:	91 f7       	brne	.-28     	; 0xe62 <LPF_Struct_Init+0x4>
    LPF[i].Alpha = 0;
    LPF[i].Input = 0;
	LPF[i].Output = 0;
  }
}
     e7e:	08 95       	ret

00000e80 <LPF_Set_Alpha>:

void LPF_Set_Alpha(uint8_t lpf_index, uint8_t val){
  LPF[lpf_index].Alpha = val;
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	fc 01       	movw	r30, r24
     e84:	23 e0       	ldi	r18, 0x03	; 3
     e86:	ee 0f       	add	r30, r30
     e88:	ff 1f       	adc	r31, r31
     e8a:	2a 95       	dec	r18
     e8c:	e1 f7       	brne	.-8      	; 0xe86 <LPF_Set_Alpha+0x6>
     e8e:	e8 0f       	add	r30, r24
     e90:	f9 1f       	adc	r31, r25
     e92:	ef 5a       	subi	r30, 0xAF	; 175
     e94:	fe 4f       	sbci	r31, 0xFE	; 254
     e96:	60 83       	st	Z, r22
}
     e98:	08 95       	ret

00000e9a <LPF_Get_Alpha>:

uint8_t LPF_Get_Alpha(uint8_t lpf_index){
     e9a:	90 e0       	ldi	r25, 0x00	; 0
     e9c:	fc 01       	movw	r30, r24
     e9e:	33 e0       	ldi	r19, 0x03	; 3
     ea0:	ee 0f       	add	r30, r30
     ea2:	ff 1f       	adc	r31, r31
     ea4:	3a 95       	dec	r19
     ea6:	e1 f7       	brne	.-8      	; 0xea0 <LPF_Get_Alpha+0x6>
     ea8:	e8 0f       	add	r30, r24
     eaa:	f9 1f       	adc	r31, r25
     eac:	ef 5a       	subi	r30, 0xAF	; 175
     eae:	fe 4f       	sbci	r31, 0xFE	; 254
  return LPF[lpf_index].Alpha;
}
     eb0:	80 81       	ld	r24, Z
     eb2:	08 95       	ret

00000eb4 <LPF_Get_Filtered_Value>:

int32_t LPF_Get_Filtered_Value(uint8_t lpf_index, int32_t val){
     eb4:	2f 92       	push	r2
     eb6:	3f 92       	push	r3
     eb8:	4f 92       	push	r4
     eba:	5f 92       	push	r5
     ebc:	6f 92       	push	r6
     ebe:	7f 92       	push	r7
     ec0:	8f 92       	push	r8
     ec2:	9f 92       	push	r9
     ec4:	af 92       	push	r10
     ec6:	bf 92       	push	r11
     ec8:	cf 92       	push	r12
     eca:	df 92       	push	r13
     ecc:	ef 92       	push	r14
     ece:	ff 92       	push	r15
     ed0:	0f 93       	push	r16
     ed2:	1f 93       	push	r17
     ed4:	1a 01       	movw	r2, r20
     ed6:	2b 01       	movw	r4, r22
void LPF_Set_Alpha(uint8_t lpf_index, uint8_t val){
  LPF[lpf_index].Alpha = val;
}

uint8_t LPF_Get_Alpha(uint8_t lpf_index){
  return LPF[lpf_index].Alpha;
     ed8:	90 e0       	ldi	r25, 0x00	; 0
     eda:	6c 01       	movw	r12, r24
     edc:	53 e0       	ldi	r21, 0x03	; 3
     ede:	cc 0c       	add	r12, r12
     ee0:	dd 1c       	adc	r13, r13
     ee2:	5a 95       	dec	r21
     ee4:	e1 f7       	brne	.-8      	; 0xede <LPF_Get_Filtered_Value+0x2a>
     ee6:	c8 0e       	add	r12, r24
     ee8:	d9 1e       	adc	r13, r25
     eea:	81 e5       	ldi	r24, 0x51	; 81
     eec:	91 e0       	ldi	r25, 0x01	; 1
     eee:	c8 0e       	add	r12, r24
     ef0:	d9 1e       	adc	r13, r25
     ef2:	f6 01       	movw	r30, r12
     ef4:	20 81       	ld	r18, Z
}

int32_t LPF_Get_Filtered_Value(uint8_t lpf_index, int32_t val){
  int32_t tmp1=LPF_Get_Alpha(lpf_index);
     ef6:	62 2e       	mov	r6, r18
     ef8:	77 24       	eor	r7, r7
     efa:	88 24       	eor	r8, r8
     efc:	99 24       	eor	r9, r9
  tmp1*=val;
  int32_t tmp2=(100 - LPF_Get_Alpha(lpf_index));
     efe:	64 e6       	ldi	r22, 0x64	; 100
     f00:	70 e0       	ldi	r23, 0x00	; 0
     f02:	62 1b       	sub	r22, r18
     f04:	71 09       	sbc	r23, r1
     f06:	88 27       	eor	r24, r24
     f08:	77 fd       	sbrc	r23, 7
     f0a:	80 95       	com	r24
     f0c:	98 2f       	mov	r25, r24
  tmp2*=LPF[lpf_index].Output ;
  LPF[lpf_index].Output  = tmp1 + tmp2;
  LPF[lpf_index].Output /= 100;
     f0e:	45 e0       	ldi	r20, 0x05	; 5
     f10:	a4 2e       	mov	r10, r20
     f12:	b1 2c       	mov	r11, r1
     f14:	ac 0c       	add	r10, r12
     f16:	bd 1c       	adc	r11, r13
     f18:	25 81       	ldd	r18, Z+5	; 0x05
     f1a:	36 81       	ldd	r19, Z+6	; 0x06
     f1c:	47 81       	ldd	r20, Z+7	; 0x07
     f1e:	50 85       	ldd	r21, Z+8	; 0x08
     f20:	0e 94 45 0a 	call	0x148a	; 0x148a <__mulsi3>
     f24:	7b 01       	movw	r14, r22
     f26:	8c 01       	movw	r16, r24
     f28:	c2 01       	movw	r24, r4
     f2a:	b1 01       	movw	r22, r2
     f2c:	a4 01       	movw	r20, r8
     f2e:	93 01       	movw	r18, r6
     f30:	0e 94 45 0a 	call	0x148a	; 0x148a <__mulsi3>
     f34:	e6 0e       	add	r14, r22
     f36:	f7 1e       	adc	r15, r23
     f38:	08 1f       	adc	r16, r24
     f3a:	19 1f       	adc	r17, r25
     f3c:	c8 01       	movw	r24, r16
     f3e:	b7 01       	movw	r22, r14
     f40:	24 e6       	ldi	r18, 0x64	; 100
     f42:	30 e0       	ldi	r19, 0x00	; 0
     f44:	40 e0       	ldi	r20, 0x00	; 0
     f46:	50 e0       	ldi	r21, 0x00	; 0
     f48:	0e 94 99 0a 	call	0x1532	; 0x1532 <__divmodsi4>
     f4c:	ca 01       	movw	r24, r20
     f4e:	f6 01       	movw	r30, r12
     f50:	25 83       	std	Z+5, r18	; 0x05
     f52:	f5 01       	movw	r30, r10
     f54:	31 83       	std	Z+1, r19	; 0x01
     f56:	42 83       	std	Z+2, r20	; 0x02
     f58:	93 83       	std	Z+3, r25	; 0x03
  return LPF[lpf_index].Output;
}
     f5a:	b9 01       	movw	r22, r18
     f5c:	1f 91       	pop	r17
     f5e:	0f 91       	pop	r16
     f60:	ff 90       	pop	r15
     f62:	ef 90       	pop	r14
     f64:	df 90       	pop	r13
     f66:	cf 90       	pop	r12
     f68:	bf 90       	pop	r11
     f6a:	af 90       	pop	r10
     f6c:	9f 90       	pop	r9
     f6e:	8f 90       	pop	r8
     f70:	7f 90       	pop	r7
     f72:	6f 90       	pop	r6
     f74:	5f 90       	pop	r5
     f76:	4f 90       	pop	r4
     f78:	3f 90       	pop	r3
     f7a:	2f 90       	pop	r2
     f7c:	08 95       	ret

00000f7e <LPF_Init>:

void LPF_Init(void){
  LPF_Struct_Init();
     f7e:	0e 94 2f 07 	call	0xe5e	; 0xe5e <LPF_Struct_Init>
     f82:	08 95       	ret

00000f84 <Servo_Set_Angle>:
}

void Servo_Set_Angle(uint16_t angle){
  uint32_t temp0 = angle;
  uint32_t temp1 = 150000;
  temp1 += (temp0*833);
     f84:	a0 e0       	ldi	r26, 0x00	; 0
     f86:	b0 e0       	ldi	r27, 0x00	; 0
     f88:	bc 01       	movw	r22, r24
     f8a:	cd 01       	movw	r24, r26
     f8c:	21 e4       	ldi	r18, 0x41	; 65
     f8e:	33 e0       	ldi	r19, 0x03	; 3
     f90:	40 e0       	ldi	r20, 0x00	; 0
     f92:	50 e0       	ldi	r21, 0x00	; 0
     f94:	0e 94 45 0a 	call	0x148a	; 0x148a <__mulsi3>
     f98:	60 51       	subi	r22, 0x10	; 16
     f9a:	76 4b       	sbci	r23, 0xB6	; 182
     f9c:	8d 4f       	sbci	r24, 0xFD	; 253
     f9e:	9f 4f       	sbci	r25, 0xFF	; 255
  temp1 /= 100;
  OCR1A = (uint16_t)temp1;
     fa0:	24 e6       	ldi	r18, 0x64	; 100
     fa2:	30 e0       	ldi	r19, 0x00	; 0
     fa4:	40 e0       	ldi	r20, 0x00	; 0
     fa6:	50 e0       	ldi	r21, 0x00	; 0
     fa8:	0e 94 77 0a 	call	0x14ee	; 0x14ee <__udivmodsi4>
     fac:	30 93 89 00 	sts	0x0089, r19
     fb0:	20 93 88 00 	sts	0x0088, r18
     fb4:	08 95       	ret

00000fb6 <Servo_Init>:

#include <avr/io.h>
#include <util/delay.h>
#include "servo.h"

void Servo_Init(uint32_t frequency){
     fb6:	9b 01       	movw	r18, r22
     fb8:	ac 01       	movw	r20, r24
  uint32_t temp=F_CPU;
  temp/=8;
  temp/=frequency;
  DDRB  |= (1<<1);
     fba:	21 9a       	sbi	0x04, 1	; 4
  ICR1   = (uint16_t)temp-1;
     fbc:	60 e6       	ldi	r22, 0x60	; 96
     fbe:	73 ee       	ldi	r23, 0xE3	; 227
     fc0:	86 e1       	ldi	r24, 0x16	; 22
     fc2:	90 e0       	ldi	r25, 0x00	; 0
     fc4:	0e 94 77 0a 	call	0x14ee	; 0x14ee <__udivmodsi4>
     fc8:	21 50       	subi	r18, 0x01	; 1
     fca:	30 40       	sbci	r19, 0x00	; 0
     fcc:	30 93 87 00 	sts	0x0087, r19
     fd0:	20 93 86 00 	sts	0x0086, r18
  OCR1A  = 1500;
     fd4:	8c ed       	ldi	r24, 0xDC	; 220
     fd6:	95 e0       	ldi	r25, 0x05	; 5
     fd8:	90 93 89 00 	sts	0x0089, r25
     fdc:	80 93 88 00 	sts	0x0088, r24
  TCCR1A = (1<<WGM11)|(1<<COM1A1);
     fe0:	82 e8       	ldi	r24, 0x82	; 130
     fe2:	80 93 80 00 	sts	0x0080, r24
  TCCR1B = (1<<CS11)|(1<<WGM12)|(1<<WGM13);
     fe6:	8a e1       	ldi	r24, 0x1A	; 26
     fe8:	80 93 81 00 	sts	0x0081, r24
  Servo_Set_Angle(0);
     fec:	80 e0       	ldi	r24, 0x00	; 0
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	0e 94 c2 07 	call	0xf84	; 0xf84 <Servo_Set_Angle>
     ff4:	88 ee       	ldi	r24, 0xE8	; 232
     ff6:	93 e0       	ldi	r25, 0x03	; 3
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     ff8:	2c e2       	ldi	r18, 0x2C	; 44
     ffa:	31 e0       	ldi	r19, 0x01	; 1
     ffc:	f9 01       	movw	r30, r18
     ffe:	31 97       	sbiw	r30, 0x01	; 1
    1000:	f1 f7       	brne	.-4      	; 0xffe <Servo_Init+0x48>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1002:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1004:	d9 f7       	brne	.-10     	; 0xffc <Servo_Init+0x46>
  _delay_ms(100);
}
    1006:	08 95       	ret

00001008 <atan>:
    1008:	df 93       	push	r29
    100a:	dd 27       	eor	r29, r29
    100c:	b9 2f       	mov	r27, r25
    100e:	bf 77       	andi	r27, 0x7F	; 127
    1010:	40 e8       	ldi	r20, 0x80	; 128
    1012:	5f e3       	ldi	r21, 0x3F	; 63
    1014:	16 16       	cp	r1, r22
    1016:	17 06       	cpc	r1, r23
    1018:	48 07       	cpc	r20, r24
    101a:	5b 07       	cpc	r21, r27
    101c:	10 f4       	brcc	.+4      	; 0x1022 <atan+0x1a>
    101e:	d9 2f       	mov	r29, r25
    1020:	67 d1       	rcall	.+718    	; 0x12f0 <inverse>
    1022:	9f 93       	push	r25
    1024:	8f 93       	push	r24
    1026:	7f 93       	push	r23
    1028:	6f 93       	push	r22
    102a:	cc d1       	rcall	.+920    	; 0x13c4 <square>
    102c:	e8 e6       	ldi	r30, 0x68	; 104
    102e:	f0 e0       	ldi	r31, 0x00	; 0
    1030:	f2 d0       	rcall	.+484    	; 0x1216 <__fp_powser>
    1032:	24 d1       	rcall	.+584    	; 0x127c <__fp_round>
    1034:	2f 91       	pop	r18
    1036:	3f 91       	pop	r19
    1038:	4f 91       	pop	r20
    103a:	5f 91       	pop	r21
    103c:	6c d1       	rcall	.+728    	; 0x1316 <__mulsf3x>
    103e:	dd 23       	and	r29, r29
    1040:	49 f0       	breq	.+18     	; 0x1054 <atan+0x4c>
    1042:	90 58       	subi	r25, 0x80	; 128
    1044:	a2 ea       	ldi	r26, 0xA2	; 162
    1046:	2a ed       	ldi	r18, 0xDA	; 218
    1048:	3f e0       	ldi	r19, 0x0F	; 15
    104a:	49 ec       	ldi	r20, 0xC9	; 201
    104c:	5f e3       	ldi	r21, 0x3F	; 63
    104e:	d0 78       	andi	r29, 0x80	; 128
    1050:	5d 27       	eor	r21, r29
    1052:	c8 d1       	rcall	.+912    	; 0x13e4 <__addsf3x>
    1054:	df 91       	pop	r29
    1056:	12 c1       	rjmp	.+548    	; 0x127c <__fp_round>

00001058 <__divsf3>:
    1058:	0c d0       	rcall	.+24     	; 0x1072 <__divsf3x>
    105a:	10 c1       	rjmp	.+544    	; 0x127c <__fp_round>
    105c:	08 d1       	rcall	.+528    	; 0x126e <__fp_pscB>
    105e:	40 f0       	brcs	.+16     	; 0x1070 <__divsf3+0x18>
    1060:	ff d0       	rcall	.+510    	; 0x1260 <__fp_pscA>
    1062:	30 f0       	brcs	.+12     	; 0x1070 <__divsf3+0x18>
    1064:	21 f4       	brne	.+8      	; 0x106e <__divsf3+0x16>
    1066:	5f 3f       	cpi	r21, 0xFF	; 255
    1068:	19 f0       	breq	.+6      	; 0x1070 <__divsf3+0x18>
    106a:	cc c0       	rjmp	.+408    	; 0x1204 <__fp_inf>
    106c:	51 11       	cpse	r21, r1
    106e:	3a c1       	rjmp	.+628    	; 0x12e4 <__fp_szero>
    1070:	cf c0       	rjmp	.+414    	; 0x1210 <__fp_nan>

00001072 <__divsf3x>:
    1072:	15 d1       	rcall	.+554    	; 0x129e <__fp_split3>
    1074:	98 f3       	brcs	.-26     	; 0x105c <__divsf3+0x4>

00001076 <__divsf3_pse>:
    1076:	99 23       	and	r25, r25
    1078:	c9 f3       	breq	.-14     	; 0x106c <__divsf3+0x14>
    107a:	55 23       	and	r21, r21
    107c:	b1 f3       	breq	.-20     	; 0x106a <__divsf3+0x12>
    107e:	95 1b       	sub	r25, r21
    1080:	55 0b       	sbc	r21, r21
    1082:	bb 27       	eor	r27, r27
    1084:	aa 27       	eor	r26, r26
    1086:	62 17       	cp	r22, r18
    1088:	73 07       	cpc	r23, r19
    108a:	84 07       	cpc	r24, r20
    108c:	38 f0       	brcs	.+14     	; 0x109c <__divsf3_pse+0x26>
    108e:	9f 5f       	subi	r25, 0xFF	; 255
    1090:	5f 4f       	sbci	r21, 0xFF	; 255
    1092:	22 0f       	add	r18, r18
    1094:	33 1f       	adc	r19, r19
    1096:	44 1f       	adc	r20, r20
    1098:	aa 1f       	adc	r26, r26
    109a:	a9 f3       	breq	.-22     	; 0x1086 <__divsf3_pse+0x10>
    109c:	33 d0       	rcall	.+102    	; 0x1104 <__divsf3_pse+0x8e>
    109e:	0e 2e       	mov	r0, r30
    10a0:	3a f0       	brmi	.+14     	; 0x10b0 <__divsf3_pse+0x3a>
    10a2:	e0 e8       	ldi	r30, 0x80	; 128
    10a4:	30 d0       	rcall	.+96     	; 0x1106 <__divsf3_pse+0x90>
    10a6:	91 50       	subi	r25, 0x01	; 1
    10a8:	50 40       	sbci	r21, 0x00	; 0
    10aa:	e6 95       	lsr	r30
    10ac:	00 1c       	adc	r0, r0
    10ae:	ca f7       	brpl	.-14     	; 0x10a2 <__divsf3_pse+0x2c>
    10b0:	29 d0       	rcall	.+82     	; 0x1104 <__divsf3_pse+0x8e>
    10b2:	fe 2f       	mov	r31, r30
    10b4:	27 d0       	rcall	.+78     	; 0x1104 <__divsf3_pse+0x8e>
    10b6:	66 0f       	add	r22, r22
    10b8:	77 1f       	adc	r23, r23
    10ba:	88 1f       	adc	r24, r24
    10bc:	bb 1f       	adc	r27, r27
    10be:	26 17       	cp	r18, r22
    10c0:	37 07       	cpc	r19, r23
    10c2:	48 07       	cpc	r20, r24
    10c4:	ab 07       	cpc	r26, r27
    10c6:	b0 e8       	ldi	r27, 0x80	; 128
    10c8:	09 f0       	breq	.+2      	; 0x10cc <__divsf3_pse+0x56>
    10ca:	bb 0b       	sbc	r27, r27
    10cc:	80 2d       	mov	r24, r0
    10ce:	bf 01       	movw	r22, r30
    10d0:	ff 27       	eor	r31, r31
    10d2:	93 58       	subi	r25, 0x83	; 131
    10d4:	5f 4f       	sbci	r21, 0xFF	; 255
    10d6:	2a f0       	brmi	.+10     	; 0x10e2 <__divsf3_pse+0x6c>
    10d8:	9e 3f       	cpi	r25, 0xFE	; 254
    10da:	51 05       	cpc	r21, r1
    10dc:	68 f0       	brcs	.+26     	; 0x10f8 <__divsf3_pse+0x82>
    10de:	92 c0       	rjmp	.+292    	; 0x1204 <__fp_inf>
    10e0:	01 c1       	rjmp	.+514    	; 0x12e4 <__fp_szero>
    10e2:	5f 3f       	cpi	r21, 0xFF	; 255
    10e4:	ec f3       	brlt	.-6      	; 0x10e0 <__divsf3_pse+0x6a>
    10e6:	98 3e       	cpi	r25, 0xE8	; 232
    10e8:	dc f3       	brlt	.-10     	; 0x10e0 <__divsf3_pse+0x6a>
    10ea:	86 95       	lsr	r24
    10ec:	77 95       	ror	r23
    10ee:	67 95       	ror	r22
    10f0:	b7 95       	ror	r27
    10f2:	f7 95       	ror	r31
    10f4:	9f 5f       	subi	r25, 0xFF	; 255
    10f6:	c9 f7       	brne	.-14     	; 0x10ea <__divsf3_pse+0x74>
    10f8:	88 0f       	add	r24, r24
    10fa:	91 1d       	adc	r25, r1
    10fc:	96 95       	lsr	r25
    10fe:	87 95       	ror	r24
    1100:	97 f9       	bld	r25, 7
    1102:	08 95       	ret
    1104:	e1 e0       	ldi	r30, 0x01	; 1
    1106:	66 0f       	add	r22, r22
    1108:	77 1f       	adc	r23, r23
    110a:	88 1f       	adc	r24, r24
    110c:	bb 1f       	adc	r27, r27
    110e:	62 17       	cp	r22, r18
    1110:	73 07       	cpc	r23, r19
    1112:	84 07       	cpc	r24, r20
    1114:	ba 07       	cpc	r27, r26
    1116:	20 f0       	brcs	.+8      	; 0x1120 <__divsf3_pse+0xaa>
    1118:	62 1b       	sub	r22, r18
    111a:	73 0b       	sbc	r23, r19
    111c:	84 0b       	sbc	r24, r20
    111e:	ba 0b       	sbc	r27, r26
    1120:	ee 1f       	adc	r30, r30
    1122:	88 f7       	brcc	.-30     	; 0x1106 <__divsf3_pse+0x90>
    1124:	e0 95       	com	r30
    1126:	08 95       	ret

00001128 <__fixsfsi>:
    1128:	04 d0       	rcall	.+8      	; 0x1132 <__fixunssfsi>
    112a:	68 94       	set
    112c:	b1 11       	cpse	r27, r1
    112e:	da c0       	rjmp	.+436    	; 0x12e4 <__fp_szero>
    1130:	08 95       	ret

00001132 <__fixunssfsi>:
    1132:	bd d0       	rcall	.+378    	; 0x12ae <__fp_splitA>
    1134:	88 f0       	brcs	.+34     	; 0x1158 <__fixunssfsi+0x26>
    1136:	9f 57       	subi	r25, 0x7F	; 127
    1138:	90 f0       	brcs	.+36     	; 0x115e <__fixunssfsi+0x2c>
    113a:	b9 2f       	mov	r27, r25
    113c:	99 27       	eor	r25, r25
    113e:	b7 51       	subi	r27, 0x17	; 23
    1140:	a0 f0       	brcs	.+40     	; 0x116a <__fixunssfsi+0x38>
    1142:	d1 f0       	breq	.+52     	; 0x1178 <__fixunssfsi+0x46>
    1144:	66 0f       	add	r22, r22
    1146:	77 1f       	adc	r23, r23
    1148:	88 1f       	adc	r24, r24
    114a:	99 1f       	adc	r25, r25
    114c:	1a f0       	brmi	.+6      	; 0x1154 <__fixunssfsi+0x22>
    114e:	ba 95       	dec	r27
    1150:	c9 f7       	brne	.-14     	; 0x1144 <__fixunssfsi+0x12>
    1152:	12 c0       	rjmp	.+36     	; 0x1178 <__fixunssfsi+0x46>
    1154:	b1 30       	cpi	r27, 0x01	; 1
    1156:	81 f0       	breq	.+32     	; 0x1178 <__fixunssfsi+0x46>
    1158:	c4 d0       	rcall	.+392    	; 0x12e2 <__fp_zero>
    115a:	b1 e0       	ldi	r27, 0x01	; 1
    115c:	08 95       	ret
    115e:	c1 c0       	rjmp	.+386    	; 0x12e2 <__fp_zero>
    1160:	67 2f       	mov	r22, r23
    1162:	78 2f       	mov	r23, r24
    1164:	88 27       	eor	r24, r24
    1166:	b8 5f       	subi	r27, 0xF8	; 248
    1168:	39 f0       	breq	.+14     	; 0x1178 <__fixunssfsi+0x46>
    116a:	b9 3f       	cpi	r27, 0xF9	; 249
    116c:	cc f3       	brlt	.-14     	; 0x1160 <__fixunssfsi+0x2e>
    116e:	86 95       	lsr	r24
    1170:	77 95       	ror	r23
    1172:	67 95       	ror	r22
    1174:	b3 95       	inc	r27
    1176:	d9 f7       	brne	.-10     	; 0x116e <__fixunssfsi+0x3c>
    1178:	3e f4       	brtc	.+14     	; 0x1188 <__fixunssfsi+0x56>
    117a:	90 95       	com	r25
    117c:	80 95       	com	r24
    117e:	70 95       	com	r23
    1180:	61 95       	neg	r22
    1182:	7f 4f       	sbci	r23, 0xFF	; 255
    1184:	8f 4f       	sbci	r24, 0xFF	; 255
    1186:	9f 4f       	sbci	r25, 0xFF	; 255
    1188:	08 95       	ret

0000118a <__floatunsisf>:
    118a:	e8 94       	clt
    118c:	09 c0       	rjmp	.+18     	; 0x11a0 <__floatsisf+0x12>

0000118e <__floatsisf>:
    118e:	97 fb       	bst	r25, 7
    1190:	3e f4       	brtc	.+14     	; 0x11a0 <__floatsisf+0x12>
    1192:	90 95       	com	r25
    1194:	80 95       	com	r24
    1196:	70 95       	com	r23
    1198:	61 95       	neg	r22
    119a:	7f 4f       	sbci	r23, 0xFF	; 255
    119c:	8f 4f       	sbci	r24, 0xFF	; 255
    119e:	9f 4f       	sbci	r25, 0xFF	; 255
    11a0:	99 23       	and	r25, r25
    11a2:	a9 f0       	breq	.+42     	; 0x11ce <__floatsisf+0x40>
    11a4:	f9 2f       	mov	r31, r25
    11a6:	96 e9       	ldi	r25, 0x96	; 150
    11a8:	bb 27       	eor	r27, r27
    11aa:	93 95       	inc	r25
    11ac:	f6 95       	lsr	r31
    11ae:	87 95       	ror	r24
    11b0:	77 95       	ror	r23
    11b2:	67 95       	ror	r22
    11b4:	b7 95       	ror	r27
    11b6:	f1 11       	cpse	r31, r1
    11b8:	f8 cf       	rjmp	.-16     	; 0x11aa <__floatsisf+0x1c>
    11ba:	fa f4       	brpl	.+62     	; 0x11fa <__floatsisf+0x6c>
    11bc:	bb 0f       	add	r27, r27
    11be:	11 f4       	brne	.+4      	; 0x11c4 <__floatsisf+0x36>
    11c0:	60 ff       	sbrs	r22, 0
    11c2:	1b c0       	rjmp	.+54     	; 0x11fa <__floatsisf+0x6c>
    11c4:	6f 5f       	subi	r22, 0xFF	; 255
    11c6:	7f 4f       	sbci	r23, 0xFF	; 255
    11c8:	8f 4f       	sbci	r24, 0xFF	; 255
    11ca:	9f 4f       	sbci	r25, 0xFF	; 255
    11cc:	16 c0       	rjmp	.+44     	; 0x11fa <__floatsisf+0x6c>
    11ce:	88 23       	and	r24, r24
    11d0:	11 f0       	breq	.+4      	; 0x11d6 <__floatsisf+0x48>
    11d2:	96 e9       	ldi	r25, 0x96	; 150
    11d4:	11 c0       	rjmp	.+34     	; 0x11f8 <__floatsisf+0x6a>
    11d6:	77 23       	and	r23, r23
    11d8:	21 f0       	breq	.+8      	; 0x11e2 <__floatsisf+0x54>
    11da:	9e e8       	ldi	r25, 0x8E	; 142
    11dc:	87 2f       	mov	r24, r23
    11de:	76 2f       	mov	r23, r22
    11e0:	05 c0       	rjmp	.+10     	; 0x11ec <__floatsisf+0x5e>
    11e2:	66 23       	and	r22, r22
    11e4:	71 f0       	breq	.+28     	; 0x1202 <__floatsisf+0x74>
    11e6:	96 e8       	ldi	r25, 0x86	; 134
    11e8:	86 2f       	mov	r24, r22
    11ea:	70 e0       	ldi	r23, 0x00	; 0
    11ec:	60 e0       	ldi	r22, 0x00	; 0
    11ee:	2a f0       	brmi	.+10     	; 0x11fa <__floatsisf+0x6c>
    11f0:	9a 95       	dec	r25
    11f2:	66 0f       	add	r22, r22
    11f4:	77 1f       	adc	r23, r23
    11f6:	88 1f       	adc	r24, r24
    11f8:	da f7       	brpl	.-10     	; 0x11f0 <__floatsisf+0x62>
    11fa:	88 0f       	add	r24, r24
    11fc:	96 95       	lsr	r25
    11fe:	87 95       	ror	r24
    1200:	97 f9       	bld	r25, 7
    1202:	08 95       	ret

00001204 <__fp_inf>:
    1204:	97 f9       	bld	r25, 7
    1206:	9f 67       	ori	r25, 0x7F	; 127
    1208:	80 e8       	ldi	r24, 0x80	; 128
    120a:	70 e0       	ldi	r23, 0x00	; 0
    120c:	60 e0       	ldi	r22, 0x00	; 0
    120e:	08 95       	ret

00001210 <__fp_nan>:
    1210:	9f ef       	ldi	r25, 0xFF	; 255
    1212:	80 ec       	ldi	r24, 0xC0	; 192
    1214:	08 95       	ret

00001216 <__fp_powser>:
    1216:	df 93       	push	r29
    1218:	cf 93       	push	r28
    121a:	1f 93       	push	r17
    121c:	0f 93       	push	r16
    121e:	ff 92       	push	r15
    1220:	ef 92       	push	r14
    1222:	df 92       	push	r13
    1224:	7b 01       	movw	r14, r22
    1226:	8c 01       	movw	r16, r24
    1228:	68 94       	set
    122a:	05 c0       	rjmp	.+10     	; 0x1236 <__fp_powser+0x20>
    122c:	da 2e       	mov	r13, r26
    122e:	ef 01       	movw	r28, r30
    1230:	72 d0       	rcall	.+228    	; 0x1316 <__mulsf3x>
    1232:	fe 01       	movw	r30, r28
    1234:	e8 94       	clt
    1236:	a5 91       	lpm	r26, Z+
    1238:	25 91       	lpm	r18, Z+
    123a:	35 91       	lpm	r19, Z+
    123c:	45 91       	lpm	r20, Z+
    123e:	55 91       	lpm	r21, Z+
    1240:	ae f3       	brts	.-22     	; 0x122c <__fp_powser+0x16>
    1242:	ef 01       	movw	r28, r30
    1244:	cf d0       	rcall	.+414    	; 0x13e4 <__addsf3x>
    1246:	fe 01       	movw	r30, r28
    1248:	97 01       	movw	r18, r14
    124a:	a8 01       	movw	r20, r16
    124c:	da 94       	dec	r13
    124e:	79 f7       	brne	.-34     	; 0x122e <__fp_powser+0x18>
    1250:	df 90       	pop	r13
    1252:	ef 90       	pop	r14
    1254:	ff 90       	pop	r15
    1256:	0f 91       	pop	r16
    1258:	1f 91       	pop	r17
    125a:	cf 91       	pop	r28
    125c:	df 91       	pop	r29
    125e:	08 95       	ret

00001260 <__fp_pscA>:
    1260:	00 24       	eor	r0, r0
    1262:	0a 94       	dec	r0
    1264:	16 16       	cp	r1, r22
    1266:	17 06       	cpc	r1, r23
    1268:	18 06       	cpc	r1, r24
    126a:	09 06       	cpc	r0, r25
    126c:	08 95       	ret

0000126e <__fp_pscB>:
    126e:	00 24       	eor	r0, r0
    1270:	0a 94       	dec	r0
    1272:	12 16       	cp	r1, r18
    1274:	13 06       	cpc	r1, r19
    1276:	14 06       	cpc	r1, r20
    1278:	05 06       	cpc	r0, r21
    127a:	08 95       	ret

0000127c <__fp_round>:
    127c:	09 2e       	mov	r0, r25
    127e:	03 94       	inc	r0
    1280:	00 0c       	add	r0, r0
    1282:	11 f4       	brne	.+4      	; 0x1288 <__fp_round+0xc>
    1284:	88 23       	and	r24, r24
    1286:	52 f0       	brmi	.+20     	; 0x129c <__fp_round+0x20>
    1288:	bb 0f       	add	r27, r27
    128a:	40 f4       	brcc	.+16     	; 0x129c <__fp_round+0x20>
    128c:	bf 2b       	or	r27, r31
    128e:	11 f4       	brne	.+4      	; 0x1294 <__fp_round+0x18>
    1290:	60 ff       	sbrs	r22, 0
    1292:	04 c0       	rjmp	.+8      	; 0x129c <__fp_round+0x20>
    1294:	6f 5f       	subi	r22, 0xFF	; 255
    1296:	7f 4f       	sbci	r23, 0xFF	; 255
    1298:	8f 4f       	sbci	r24, 0xFF	; 255
    129a:	9f 4f       	sbci	r25, 0xFF	; 255
    129c:	08 95       	ret

0000129e <__fp_split3>:
    129e:	57 fd       	sbrc	r21, 7
    12a0:	90 58       	subi	r25, 0x80	; 128
    12a2:	44 0f       	add	r20, r20
    12a4:	55 1f       	adc	r21, r21
    12a6:	59 f0       	breq	.+22     	; 0x12be <__fp_splitA+0x10>
    12a8:	5f 3f       	cpi	r21, 0xFF	; 255
    12aa:	71 f0       	breq	.+28     	; 0x12c8 <__fp_splitA+0x1a>
    12ac:	47 95       	ror	r20

000012ae <__fp_splitA>:
    12ae:	88 0f       	add	r24, r24
    12b0:	97 fb       	bst	r25, 7
    12b2:	99 1f       	adc	r25, r25
    12b4:	61 f0       	breq	.+24     	; 0x12ce <__fp_splitA+0x20>
    12b6:	9f 3f       	cpi	r25, 0xFF	; 255
    12b8:	79 f0       	breq	.+30     	; 0x12d8 <__fp_splitA+0x2a>
    12ba:	87 95       	ror	r24
    12bc:	08 95       	ret
    12be:	12 16       	cp	r1, r18
    12c0:	13 06       	cpc	r1, r19
    12c2:	14 06       	cpc	r1, r20
    12c4:	55 1f       	adc	r21, r21
    12c6:	f2 cf       	rjmp	.-28     	; 0x12ac <__fp_split3+0xe>
    12c8:	46 95       	lsr	r20
    12ca:	f1 df       	rcall	.-30     	; 0x12ae <__fp_splitA>
    12cc:	08 c0       	rjmp	.+16     	; 0x12de <__fp_splitA+0x30>
    12ce:	16 16       	cp	r1, r22
    12d0:	17 06       	cpc	r1, r23
    12d2:	18 06       	cpc	r1, r24
    12d4:	99 1f       	adc	r25, r25
    12d6:	f1 cf       	rjmp	.-30     	; 0x12ba <__fp_splitA+0xc>
    12d8:	86 95       	lsr	r24
    12da:	71 05       	cpc	r23, r1
    12dc:	61 05       	cpc	r22, r1
    12de:	08 94       	sec
    12e0:	08 95       	ret

000012e2 <__fp_zero>:
    12e2:	e8 94       	clt

000012e4 <__fp_szero>:
    12e4:	bb 27       	eor	r27, r27
    12e6:	66 27       	eor	r22, r22
    12e8:	77 27       	eor	r23, r23
    12ea:	cb 01       	movw	r24, r22
    12ec:	97 f9       	bld	r25, 7
    12ee:	08 95       	ret

000012f0 <inverse>:
    12f0:	9b 01       	movw	r18, r22
    12f2:	ac 01       	movw	r20, r24
    12f4:	60 e0       	ldi	r22, 0x00	; 0
    12f6:	70 e0       	ldi	r23, 0x00	; 0
    12f8:	80 e8       	ldi	r24, 0x80	; 128
    12fa:	9f e3       	ldi	r25, 0x3F	; 63
    12fc:	ad ce       	rjmp	.-678    	; 0x1058 <__divsf3>

000012fe <__mulsf3>:
    12fe:	0b d0       	rcall	.+22     	; 0x1316 <__mulsf3x>
    1300:	bd cf       	rjmp	.-134    	; 0x127c <__fp_round>
    1302:	ae df       	rcall	.-164    	; 0x1260 <__fp_pscA>
    1304:	28 f0       	brcs	.+10     	; 0x1310 <__mulsf3+0x12>
    1306:	b3 df       	rcall	.-154    	; 0x126e <__fp_pscB>
    1308:	18 f0       	brcs	.+6      	; 0x1310 <__mulsf3+0x12>
    130a:	95 23       	and	r25, r21
    130c:	09 f0       	breq	.+2      	; 0x1310 <__mulsf3+0x12>
    130e:	7a cf       	rjmp	.-268    	; 0x1204 <__fp_inf>
    1310:	7f cf       	rjmp	.-258    	; 0x1210 <__fp_nan>
    1312:	11 24       	eor	r1, r1
    1314:	e7 cf       	rjmp	.-50     	; 0x12e4 <__fp_szero>

00001316 <__mulsf3x>:
    1316:	c3 df       	rcall	.-122    	; 0x129e <__fp_split3>
    1318:	a0 f3       	brcs	.-24     	; 0x1302 <__mulsf3+0x4>

0000131a <__mulsf3_pse>:
    131a:	95 9f       	mul	r25, r21
    131c:	d1 f3       	breq	.-12     	; 0x1312 <__mulsf3+0x14>
    131e:	95 0f       	add	r25, r21
    1320:	50 e0       	ldi	r21, 0x00	; 0
    1322:	55 1f       	adc	r21, r21
    1324:	62 9f       	mul	r22, r18
    1326:	f0 01       	movw	r30, r0
    1328:	72 9f       	mul	r23, r18
    132a:	bb 27       	eor	r27, r27
    132c:	f0 0d       	add	r31, r0
    132e:	b1 1d       	adc	r27, r1
    1330:	63 9f       	mul	r22, r19
    1332:	aa 27       	eor	r26, r26
    1334:	f0 0d       	add	r31, r0
    1336:	b1 1d       	adc	r27, r1
    1338:	aa 1f       	adc	r26, r26
    133a:	64 9f       	mul	r22, r20
    133c:	66 27       	eor	r22, r22
    133e:	b0 0d       	add	r27, r0
    1340:	a1 1d       	adc	r26, r1
    1342:	66 1f       	adc	r22, r22
    1344:	82 9f       	mul	r24, r18
    1346:	22 27       	eor	r18, r18
    1348:	b0 0d       	add	r27, r0
    134a:	a1 1d       	adc	r26, r1
    134c:	62 1f       	adc	r22, r18
    134e:	73 9f       	mul	r23, r19
    1350:	b0 0d       	add	r27, r0
    1352:	a1 1d       	adc	r26, r1
    1354:	62 1f       	adc	r22, r18
    1356:	83 9f       	mul	r24, r19
    1358:	a0 0d       	add	r26, r0
    135a:	61 1d       	adc	r22, r1
    135c:	22 1f       	adc	r18, r18
    135e:	74 9f       	mul	r23, r20
    1360:	33 27       	eor	r19, r19
    1362:	a0 0d       	add	r26, r0
    1364:	61 1d       	adc	r22, r1
    1366:	23 1f       	adc	r18, r19
    1368:	84 9f       	mul	r24, r20
    136a:	60 0d       	add	r22, r0
    136c:	21 1d       	adc	r18, r1
    136e:	82 2f       	mov	r24, r18
    1370:	76 2f       	mov	r23, r22
    1372:	6a 2f       	mov	r22, r26
    1374:	11 24       	eor	r1, r1
    1376:	9f 57       	subi	r25, 0x7F	; 127
    1378:	50 40       	sbci	r21, 0x00	; 0
    137a:	8a f0       	brmi	.+34     	; 0x139e <__mulsf3_pse+0x84>
    137c:	e1 f0       	breq	.+56     	; 0x13b6 <__mulsf3_pse+0x9c>
    137e:	88 23       	and	r24, r24
    1380:	4a f0       	brmi	.+18     	; 0x1394 <__mulsf3_pse+0x7a>
    1382:	ee 0f       	add	r30, r30
    1384:	ff 1f       	adc	r31, r31
    1386:	bb 1f       	adc	r27, r27
    1388:	66 1f       	adc	r22, r22
    138a:	77 1f       	adc	r23, r23
    138c:	88 1f       	adc	r24, r24
    138e:	91 50       	subi	r25, 0x01	; 1
    1390:	50 40       	sbci	r21, 0x00	; 0
    1392:	a9 f7       	brne	.-22     	; 0x137e <__mulsf3_pse+0x64>
    1394:	9e 3f       	cpi	r25, 0xFE	; 254
    1396:	51 05       	cpc	r21, r1
    1398:	70 f0       	brcs	.+28     	; 0x13b6 <__mulsf3_pse+0x9c>
    139a:	34 cf       	rjmp	.-408    	; 0x1204 <__fp_inf>
    139c:	a3 cf       	rjmp	.-186    	; 0x12e4 <__fp_szero>
    139e:	5f 3f       	cpi	r21, 0xFF	; 255
    13a0:	ec f3       	brlt	.-6      	; 0x139c <__mulsf3_pse+0x82>
    13a2:	98 3e       	cpi	r25, 0xE8	; 232
    13a4:	dc f3       	brlt	.-10     	; 0x139c <__mulsf3_pse+0x82>
    13a6:	86 95       	lsr	r24
    13a8:	77 95       	ror	r23
    13aa:	67 95       	ror	r22
    13ac:	b7 95       	ror	r27
    13ae:	f7 95       	ror	r31
    13b0:	e7 95       	ror	r30
    13b2:	9f 5f       	subi	r25, 0xFF	; 255
    13b4:	c1 f7       	brne	.-16     	; 0x13a6 <__mulsf3_pse+0x8c>
    13b6:	fe 2b       	or	r31, r30
    13b8:	88 0f       	add	r24, r24
    13ba:	91 1d       	adc	r25, r1
    13bc:	96 95       	lsr	r25
    13be:	87 95       	ror	r24
    13c0:	97 f9       	bld	r25, 7
    13c2:	08 95       	ret

000013c4 <square>:
    13c4:	9b 01       	movw	r18, r22
    13c6:	ac 01       	movw	r20, r24
    13c8:	9a cf       	rjmp	.-204    	; 0x12fe <__mulsf3>
    13ca:	4a df       	rcall	.-364    	; 0x1260 <__fp_pscA>
    13cc:	30 f0       	brcs	.+12     	; 0x13da <square+0x16>
    13ce:	4f df       	rcall	.-354    	; 0x126e <__fp_pscB>
    13d0:	20 f0       	brcs	.+8      	; 0x13da <square+0x16>
    13d2:	31 f4       	brne	.+12     	; 0x13e0 <square+0x1c>
    13d4:	9f 3f       	cpi	r25, 0xFF	; 255
    13d6:	11 f4       	brne	.+4      	; 0x13dc <square+0x18>
    13d8:	1e f4       	brtc	.+6      	; 0x13e0 <square+0x1c>
    13da:	1a cf       	rjmp	.-460    	; 0x1210 <__fp_nan>
    13dc:	0e f4       	brtc	.+2      	; 0x13e0 <square+0x1c>
    13de:	e0 95       	com	r30
    13e0:	e7 fb       	bst	r30, 7
    13e2:	10 cf       	rjmp	.-480    	; 0x1204 <__fp_inf>

000013e4 <__addsf3x>:
    13e4:	e9 2f       	mov	r30, r25
    13e6:	5b df       	rcall	.-330    	; 0x129e <__fp_split3>
    13e8:	80 f3       	brcs	.-32     	; 0x13ca <square+0x6>
    13ea:	ba 17       	cp	r27, r26
    13ec:	62 07       	cpc	r22, r18
    13ee:	73 07       	cpc	r23, r19
    13f0:	84 07       	cpc	r24, r20
    13f2:	95 07       	cpc	r25, r21
    13f4:	18 f0       	brcs	.+6      	; 0x13fc <__addsf3x+0x18>
    13f6:	71 f4       	brne	.+28     	; 0x1414 <__addsf3x+0x30>
    13f8:	9e f5       	brtc	.+102    	; 0x1460 <__addsf3x+0x7c>
    13fa:	73 cf       	rjmp	.-282    	; 0x12e2 <__fp_zero>
    13fc:	0e f4       	brtc	.+2      	; 0x1400 <__addsf3x+0x1c>
    13fe:	e0 95       	com	r30
    1400:	0b 2e       	mov	r0, r27
    1402:	ba 2f       	mov	r27, r26
    1404:	a0 2d       	mov	r26, r0
    1406:	0b 01       	movw	r0, r22
    1408:	b9 01       	movw	r22, r18
    140a:	90 01       	movw	r18, r0
    140c:	0c 01       	movw	r0, r24
    140e:	ca 01       	movw	r24, r20
    1410:	a0 01       	movw	r20, r0
    1412:	11 24       	eor	r1, r1
    1414:	ff 27       	eor	r31, r31
    1416:	59 1b       	sub	r21, r25
    1418:	99 f0       	breq	.+38     	; 0x1440 <__addsf3x+0x5c>
    141a:	59 3f       	cpi	r21, 0xF9	; 249
    141c:	50 f4       	brcc	.+20     	; 0x1432 <__addsf3x+0x4e>
    141e:	50 3e       	cpi	r21, 0xE0	; 224
    1420:	68 f1       	brcs	.+90     	; 0x147c <__addsf3x+0x98>
    1422:	1a 16       	cp	r1, r26
    1424:	f0 40       	sbci	r31, 0x00	; 0
    1426:	a2 2f       	mov	r26, r18
    1428:	23 2f       	mov	r18, r19
    142a:	34 2f       	mov	r19, r20
    142c:	44 27       	eor	r20, r20
    142e:	58 5f       	subi	r21, 0xF8	; 248
    1430:	f3 cf       	rjmp	.-26     	; 0x1418 <__addsf3x+0x34>
    1432:	46 95       	lsr	r20
    1434:	37 95       	ror	r19
    1436:	27 95       	ror	r18
    1438:	a7 95       	ror	r26
    143a:	f0 40       	sbci	r31, 0x00	; 0
    143c:	53 95       	inc	r21
    143e:	c9 f7       	brne	.-14     	; 0x1432 <__addsf3x+0x4e>
    1440:	7e f4       	brtc	.+30     	; 0x1460 <__addsf3x+0x7c>
    1442:	1f 16       	cp	r1, r31
    1444:	ba 0b       	sbc	r27, r26
    1446:	62 0b       	sbc	r22, r18
    1448:	73 0b       	sbc	r23, r19
    144a:	84 0b       	sbc	r24, r20
    144c:	ba f0       	brmi	.+46     	; 0x147c <__addsf3x+0x98>
    144e:	91 50       	subi	r25, 0x01	; 1
    1450:	a1 f0       	breq	.+40     	; 0x147a <__addsf3x+0x96>
    1452:	ff 0f       	add	r31, r31
    1454:	bb 1f       	adc	r27, r27
    1456:	66 1f       	adc	r22, r22
    1458:	77 1f       	adc	r23, r23
    145a:	88 1f       	adc	r24, r24
    145c:	c2 f7       	brpl	.-16     	; 0x144e <__addsf3x+0x6a>
    145e:	0e c0       	rjmp	.+28     	; 0x147c <__addsf3x+0x98>
    1460:	ba 0f       	add	r27, r26
    1462:	62 1f       	adc	r22, r18
    1464:	73 1f       	adc	r23, r19
    1466:	84 1f       	adc	r24, r20
    1468:	48 f4       	brcc	.+18     	; 0x147c <__addsf3x+0x98>
    146a:	87 95       	ror	r24
    146c:	77 95       	ror	r23
    146e:	67 95       	ror	r22
    1470:	b7 95       	ror	r27
    1472:	f7 95       	ror	r31
    1474:	9e 3f       	cpi	r25, 0xFE	; 254
    1476:	08 f0       	brcs	.+2      	; 0x147a <__addsf3x+0x96>
    1478:	b3 cf       	rjmp	.-154    	; 0x13e0 <square+0x1c>
    147a:	93 95       	inc	r25
    147c:	88 0f       	add	r24, r24
    147e:	08 f0       	brcs	.+2      	; 0x1482 <__addsf3x+0x9e>
    1480:	99 27       	eor	r25, r25
    1482:	ee 0f       	add	r30, r30
    1484:	97 95       	ror	r25
    1486:	87 95       	ror	r24
    1488:	08 95       	ret

0000148a <__mulsi3>:
    148a:	62 9f       	mul	r22, r18
    148c:	d0 01       	movw	r26, r0
    148e:	73 9f       	mul	r23, r19
    1490:	f0 01       	movw	r30, r0
    1492:	82 9f       	mul	r24, r18
    1494:	e0 0d       	add	r30, r0
    1496:	f1 1d       	adc	r31, r1
    1498:	64 9f       	mul	r22, r20
    149a:	e0 0d       	add	r30, r0
    149c:	f1 1d       	adc	r31, r1
    149e:	92 9f       	mul	r25, r18
    14a0:	f0 0d       	add	r31, r0
    14a2:	83 9f       	mul	r24, r19
    14a4:	f0 0d       	add	r31, r0
    14a6:	74 9f       	mul	r23, r20
    14a8:	f0 0d       	add	r31, r0
    14aa:	65 9f       	mul	r22, r21
    14ac:	f0 0d       	add	r31, r0
    14ae:	99 27       	eor	r25, r25
    14b0:	72 9f       	mul	r23, r18
    14b2:	b0 0d       	add	r27, r0
    14b4:	e1 1d       	adc	r30, r1
    14b6:	f9 1f       	adc	r31, r25
    14b8:	63 9f       	mul	r22, r19
    14ba:	b0 0d       	add	r27, r0
    14bc:	e1 1d       	adc	r30, r1
    14be:	f9 1f       	adc	r31, r25
    14c0:	bd 01       	movw	r22, r26
    14c2:	cf 01       	movw	r24, r30
    14c4:	11 24       	eor	r1, r1
    14c6:	08 95       	ret

000014c8 <__divmodhi4>:
    14c8:	97 fb       	bst	r25, 7
    14ca:	09 2e       	mov	r0, r25
    14cc:	07 26       	eor	r0, r23
    14ce:	0a d0       	rcall	.+20     	; 0x14e4 <__divmodhi4_neg1>
    14d0:	77 fd       	sbrc	r23, 7
    14d2:	04 d0       	rcall	.+8      	; 0x14dc <__divmodhi4_neg2>
    14d4:	49 d0       	rcall	.+146    	; 0x1568 <__udivmodhi4>
    14d6:	06 d0       	rcall	.+12     	; 0x14e4 <__divmodhi4_neg1>
    14d8:	00 20       	and	r0, r0
    14da:	1a f4       	brpl	.+6      	; 0x14e2 <__divmodhi4_exit>

000014dc <__divmodhi4_neg2>:
    14dc:	70 95       	com	r23
    14de:	61 95       	neg	r22
    14e0:	7f 4f       	sbci	r23, 0xFF	; 255

000014e2 <__divmodhi4_exit>:
    14e2:	08 95       	ret

000014e4 <__divmodhi4_neg1>:
    14e4:	f6 f7       	brtc	.-4      	; 0x14e2 <__divmodhi4_exit>
    14e6:	90 95       	com	r25
    14e8:	81 95       	neg	r24
    14ea:	9f 4f       	sbci	r25, 0xFF	; 255
    14ec:	08 95       	ret

000014ee <__udivmodsi4>:
    14ee:	a1 e2       	ldi	r26, 0x21	; 33
    14f0:	1a 2e       	mov	r1, r26
    14f2:	aa 1b       	sub	r26, r26
    14f4:	bb 1b       	sub	r27, r27
    14f6:	fd 01       	movw	r30, r26
    14f8:	0d c0       	rjmp	.+26     	; 0x1514 <__udivmodsi4_ep>

000014fa <__udivmodsi4_loop>:
    14fa:	aa 1f       	adc	r26, r26
    14fc:	bb 1f       	adc	r27, r27
    14fe:	ee 1f       	adc	r30, r30
    1500:	ff 1f       	adc	r31, r31
    1502:	a2 17       	cp	r26, r18
    1504:	b3 07       	cpc	r27, r19
    1506:	e4 07       	cpc	r30, r20
    1508:	f5 07       	cpc	r31, r21
    150a:	20 f0       	brcs	.+8      	; 0x1514 <__udivmodsi4_ep>
    150c:	a2 1b       	sub	r26, r18
    150e:	b3 0b       	sbc	r27, r19
    1510:	e4 0b       	sbc	r30, r20
    1512:	f5 0b       	sbc	r31, r21

00001514 <__udivmodsi4_ep>:
    1514:	66 1f       	adc	r22, r22
    1516:	77 1f       	adc	r23, r23
    1518:	88 1f       	adc	r24, r24
    151a:	99 1f       	adc	r25, r25
    151c:	1a 94       	dec	r1
    151e:	69 f7       	brne	.-38     	; 0x14fa <__udivmodsi4_loop>
    1520:	60 95       	com	r22
    1522:	70 95       	com	r23
    1524:	80 95       	com	r24
    1526:	90 95       	com	r25
    1528:	9b 01       	movw	r18, r22
    152a:	ac 01       	movw	r20, r24
    152c:	bd 01       	movw	r22, r26
    152e:	cf 01       	movw	r24, r30
    1530:	08 95       	ret

00001532 <__divmodsi4>:
    1532:	97 fb       	bst	r25, 7
    1534:	09 2e       	mov	r0, r25
    1536:	05 26       	eor	r0, r21
    1538:	0e d0       	rcall	.+28     	; 0x1556 <__divmodsi4_neg1>
    153a:	57 fd       	sbrc	r21, 7
    153c:	04 d0       	rcall	.+8      	; 0x1546 <__divmodsi4_neg2>
    153e:	d7 df       	rcall	.-82     	; 0x14ee <__udivmodsi4>
    1540:	0a d0       	rcall	.+20     	; 0x1556 <__divmodsi4_neg1>
    1542:	00 1c       	adc	r0, r0
    1544:	38 f4       	brcc	.+14     	; 0x1554 <__divmodsi4_exit>

00001546 <__divmodsi4_neg2>:
    1546:	50 95       	com	r21
    1548:	40 95       	com	r20
    154a:	30 95       	com	r19
    154c:	21 95       	neg	r18
    154e:	3f 4f       	sbci	r19, 0xFF	; 255
    1550:	4f 4f       	sbci	r20, 0xFF	; 255
    1552:	5f 4f       	sbci	r21, 0xFF	; 255

00001554 <__divmodsi4_exit>:
    1554:	08 95       	ret

00001556 <__divmodsi4_neg1>:
    1556:	f6 f7       	brtc	.-4      	; 0x1554 <__divmodsi4_exit>
    1558:	90 95       	com	r25
    155a:	80 95       	com	r24
    155c:	70 95       	com	r23
    155e:	61 95       	neg	r22
    1560:	7f 4f       	sbci	r23, 0xFF	; 255
    1562:	8f 4f       	sbci	r24, 0xFF	; 255
    1564:	9f 4f       	sbci	r25, 0xFF	; 255
    1566:	08 95       	ret

00001568 <__udivmodhi4>:
    1568:	aa 1b       	sub	r26, r26
    156a:	bb 1b       	sub	r27, r27
    156c:	51 e1       	ldi	r21, 0x11	; 17
    156e:	07 c0       	rjmp	.+14     	; 0x157e <__udivmodhi4_ep>

00001570 <__udivmodhi4_loop>:
    1570:	aa 1f       	adc	r26, r26
    1572:	bb 1f       	adc	r27, r27
    1574:	a6 17       	cp	r26, r22
    1576:	b7 07       	cpc	r27, r23
    1578:	10 f0       	brcs	.+4      	; 0x157e <__udivmodhi4_ep>
    157a:	a6 1b       	sub	r26, r22
    157c:	b7 0b       	sbc	r27, r23

0000157e <__udivmodhi4_ep>:
    157e:	88 1f       	adc	r24, r24
    1580:	99 1f       	adc	r25, r25
    1582:	5a 95       	dec	r21
    1584:	a9 f7       	brne	.-22     	; 0x1570 <__udivmodhi4_loop>
    1586:	80 95       	com	r24
    1588:	90 95       	com	r25
    158a:	bc 01       	movw	r22, r24
    158c:	cd 01       	movw	r24, r26
    158e:	08 95       	ret

00001590 <_exit>:
    1590:	f8 94       	cli

00001592 <__stop_program>:
    1592:	ff cf       	rjmp	.-2      	; 0x1592 <__stop_program>
