==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7a100tcsg324-1'
@I [HLS-10] Analyzing design file 'filterbank.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 534 ; free virtual = 9830
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 562 ; free virtual = 9858
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 561 ; free virtual = 9857
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 324.855 ; gain = 12.586 ; free physical = 561 ; free virtual = 9857
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' (filterbank.c:79) in function 'filterbank_core_hwa' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.5' (filterbank.c:107) in function 'filterbank_core_hwa' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' (filterbank.c:82) in function 'filterbank_core_hwa' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.5.1' (filterbank.c:110) in function 'filterbank_core_hwa' completely.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 558 ; free virtual = 9855
@W [XFORM-542] Cannot flatten a loop nest 'Loop-2' (filterbank.c:62:9) in function 'filterbank_core_hwa' : 
               more than one sub loop.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 536 ; free virtual = 9832
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'filterbank_core_hwa' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'filterbank_core_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@W [SCHED-69] Unable to schedule 'load' operation ('r_load_1', filterbank.c:84) on array 'r' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 32, Depth: 166.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.5'.
@W [SCHED-69] Unable to schedule 'load' operation ('Vect_Up_load_2', filterbank.c:112) on array 'Vect_Up', filterbank.c:68 due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 16, Depth: 166.
@I [SCHED-61] Pipelining loop 'Loop 2.6'.
@W [SCHED-69] Unable to schedule 'store' operation (filterbank.c:120) of variable 'tmp_20_53', filterbank.c:120 on array 'y' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 8.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 9.71 seconds; current allocated memory: 78.320 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 1 seconds; current allocated memory: 85.506 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'filterbank_core_hwa' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/r' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/y' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/H' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'filterbank_core_hwa/F' to 'bram'.
@I [RTGEN-500] Setting interface mode on function 'filterbank_core_hwa' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_H' to 'filterbank_core_hbkb' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_Dn' to 'filterbank_core_hcud' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_Up' to 'filterbank_core_hdEe' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_Vect_F' to 'filterbank_core_heOg' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_fadd_32ns_32ns_32_5_full_dsp' to 'filterbank_core_hfYi' due to the length limit 20
@I [SYN-210] Renamed object name 'filterbank_core_hwa_fmul_32ns_32ns_32_4_max_dsp' to 'filterbank_core_hg8j' due to the length limit 20
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/r_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/r_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/H_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/H_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/F_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'filterbank_core_hwa/F_Din_A' to 0.
@I [RTGEN-100] Generating core module 'filterbank_core_hfYi': 2 instance(s).
@I [RTGEN-100] Generating core module 'filterbank_core_hg8j': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'filterbank_core_hwa'.
@I [HLS-111]  Elapsed time: 1.69 seconds; current allocated memory: 94.633 MB.
@I [RTMG-278] Implementing memory 'filterbank_core_hbkb_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_hcud_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_hdEe_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'filterbank_core_heOg_ram' using block RAMs.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 452.852 ; gain = 140.582 ; free physical = 487 ; free virtual = 9802
@I [SYSC-301] Generating SystemC RTL for filterbank_core_hwa.
@I [VHDL-304] Generating VHDL RTL for filterbank_core_hwa.
@I [VLOG-307] Generating Verilog RTL for filterbank_core_hwa.
@I [HLS-112] Total elapsed time: 14.66 seconds; peak allocated memory: 94.633 MB.
