m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/bufferLectura/simulation/qsim
Einstruccion_buffer
Z1 w1732065006
Z2 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z3 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z4 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
Z5 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z6 DPx6 altera 11 dffeas_pack 0 22 dc5N=DKXMMTVYdUQ@D3FA2
Z7 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z8 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z9 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z10 DPx6 altera 28 altera_primitives_components 0 22 ca:ehlQAg4;_gVV:^8MAg3
!i122 0
R0
Z11 8instruccion_buffer.vho
Z12 Finstruccion_buffer.vho
l0
L39 1
VfEZACZl4M?1YmXQX^iS9Z0
!s100 ZzA6>>;i>cgck6@j6j`TN1
Z13 OV;C;2020.1;71
32
Z14 !s110 1732065007
!i10b 1
Z15 !s108 1732065007.000000
Z16 !s90 -work|work|instruccion_buffer.vho|
Z17 !s107 instruccion_buffer.vho|
!i113 1
Z18 o-work work
Z19 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
R9
R10
DEx4 work 18 instruccion_buffer 0 22 fEZACZl4M?1YmXQX^iS9Z0
!i122 0
l109
L69 508
V=CfVOY=6i@icPN6jz=];j1
!s100 K_`1F84kZE7=^T^j6:RdU3
R13
32
R14
!i10b 1
R15
R16
R17
!i113 1
R18
R19
Einstruccion_buffer_vhd_vec_tst
Z20 w1732065005
R8
R9
!i122 1
R0
Z21 8Waveform.vwf.vht
Z22 FWaveform.vwf.vht
l0
L32 1
VlYf2?iT41K]91AYTBAfZP3
!s100 NhYY8d=d=gZlJ@m_SP:iE3
R13
32
Z23 !s110 1732065008
!i10b 1
R15
Z24 !s90 -work|work|Waveform.vwf.vht|
!s107 Waveform.vwf.vht|
!i113 1
R18
R19
Ainstruccion_buffer_arch
R8
R9
DEx4 work 30 instruccion_buffer_vhd_vec_tst 0 22 lYf2?iT41K]91AYTBAfZP3
!i122 1
l49
L34 130
VoPB>RdW5cT4omb>iY[Aon1
!s100 YnMkYQKm3UDjn1hca8E<:3
R13
32
R23
!i10b 1
R15
R24
Z25 !s107 Waveform.vwf.vht|
!i113 1
R18
R19
