;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	MOV -7, 27
	SLT 0, @142
	SPL 0, <-101
	SLT -130, 9
	SUB 1, @0
	CMP -7, <-129
	SUB @0, @-2
	SLT 81, @300
	ADD -207, <-120
	ADD 30, 9
	SUB -130, 9
	CMP -207, <-120
	SUB @121, 103
	CMP -11, <1
	JMP -1, @-20
	SUB -130, 9
	ADD -10, 1
	ADD -10, 1
	SUB @121, 106
	SUB -207, <-120
	SUB <127, 186
	SLT 30, 9
	ADD 210, 60
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	DAT #297, #106
	SLT -130, 9
	SUB -7, <-70
	ADD 270, 60
	SUB @121, 106
	MOV -7, 27
	ADD #270, <1
	ADD #200, <5
	MOV -7, 27
	JMP @72, #200
	SLT 30, 9
	ADD #270, <1
	ADD #200, <5
	SUB @121, 106
	DJN -1, @-25
	MOV -1, <-20
	SPL 0, <402
	MOV -1, <-20
	SUB @121, 106
