# Verilog-learning
experience of learning verilog laguage
first step in github
