

================================================================
== Vitis HLS Report for 'aes_generate_round_keys'
================================================================
* Date:           Tue Dec  6 12:01:13 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      183|      183|  1.830 us|  1.830 us|  183|  183|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                     |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                              |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_generate_round_keys_Pipeline_1_fu_12                         |aes_generate_round_keys_Pipeline_1                         |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20  |aes_generate_round_keys_Pipeline_loop_generate_round_keys  |      162|      162|  1.620 us|  1.620 us|  162|  162|       no|
        +---------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_1, i8 %this_key, i8 %pynqrypt_round_keys"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_1, i8 %this_key, i8 %pynqrypt_round_keys"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_loop_generate_round_keys, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @aes_generate_round_keys_Pipeline_loop_generate_round_keys, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln225 = ret" [hw-impl/src/pynqrypt.cpp:225]   --->   Operation 9 'ret' 'ret_ln225' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pynqrypt_round_keys]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ crypto_aes_sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0  (call) [ 00000]
call_ln0  (call) [ 00000]
ret_ln225 (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_key">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_key"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pynqrypt_round_keys">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_round_keys"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="crypto_aes_sbox">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="crypto_aes_rcon">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys_Pipeline_loop_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="grp_aes_generate_round_keys_Pipeline_1_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="0" slack="0"/>
<pin id="14" dir="0" index="1" bw="8" slack="0"/>
<pin id="15" dir="0" index="2" bw="8" slack="0"/>
<pin id="16" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="8" slack="0"/>
<pin id="23" dir="0" index="2" bw="8" slack="0"/>
<pin id="24" dir="0" index="3" bw="8" slack="0"/>
<pin id="25" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="8" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="12" pin=2"/></net>

<net id="26"><net_src comp="10" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="28"><net_src comp="4" pin="0"/><net_sink comp="20" pin=2"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="20" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pynqrypt_round_keys | {1 2 3 4 }
 - Input state : 
	Port: aes_generate_round_keys : this_key | {1 2 }
	Port: aes_generate_round_keys : pynqrypt_round_keys | {3 4 }
	Port: aes_generate_round_keys : crypto_aes_sbox | {3 4 }
	Port: aes_generate_round_keys : crypto_aes_rcon | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                           |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   call   |             grp_aes_generate_round_keys_Pipeline_1_fu_12            |  1.588  |    73   |    31   |
|          | grp_aes_generate_round_keys_Pipeline_loop_generate_round_keys_fu_20 | 16.4934 |   408   |   783   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                     | 18.0814 |   481   |   814   |
|----------|---------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   18   |   481  |   814  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   18   |   481  |   814  |
+-----------+--------+--------+--------+
