{
    "vmm_common_config":{
        "sp":0,
        "sdp":0,
        "sbmx":0,
        "sbft":0,
        "sbfp":0,
        "sbfm":1,
        "slg":0,
        "sm":1,
        "scmx":1,
        "sfa":0,
        "sfam":0,
        "st":2,
        "sfm":0,
        "sg":2,
        "sng":0,
        "stot":0,
        "sttt":0,
        "ssh":0,
        "stc":0,
        "sdt_dac":230,

        "sdp_dac":400,
        "sc10b":0,
        "sc8b":0,
        "sc6b":0,
        "s8b":1,
        "s6b":0,
        "s10b":1,
        "sdcks":1,
        "sdcka":0,
        "sdck6b":0,
        "sdrv":0,
        "stpp":0,
        "res00":0,

        "res":0,
        "slvs":0,
        "s32":0,
        "stcr":0,
        "ssart":0,
        "srec":0,
        "stlc":0,
        "sbip":0,
        "srat":0,
        "sfrst":0,
        "slvsbc":0,
        "slvstp":0,
        "slvstk":0,
        "slvsdt":0,
        "slvsart":0,
        "slvstki":0,
        "slvsena":0,
        "slvs6b":0,
        "sL0enaV":1,
        "reset":0,

        "nskipm":0,

        "sL0cktest":0,
        "sL0dckinv":0,
        "sL0ckinv":0,
        "sL0ena":1,
        "truncate":63,
        "nskip":0,
        "window":7,
        "rollover":4095,

        "l0offset":4060,
        "offset":0,

        "channel_sc":0,
        "channel_sl":0,
        "channel_st":1,
        "channel_sth":0,
        "channel_sm":0,
        "channel_smx":0,
        "channel_sd":0,
        "channel_sz10b":0,
        "channel_sz8b":0,
        "channel_sz6b":0
    },
    "roc_common_config":{
        "rocPllCoreAnalog":{
            "reg064ePllVmm0": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 0
            },
            "reg065ePllVmm0": {
                "ePllPhase160MHz_1[4]": 0,
                "ePllPhase40MHz_1": 0
            },
            "reg066ePllVmm0": {
                "ePllPhase160MHz_2[4]": 0,
                "ePllPhase40MHz_2": 0
            },
            "reg067ePllVmm0": {
                "ePllPhase160MHz_3[4]": 0,
                "ePllPhase40MHz_3": 0
            },
            "reg068ePllVmm0": {
                "ePllPhase160MHz_1[3:0]": 0,
                "ePllPhase160MHz_0[3:0]": 1
            },
            "reg069ePllVmm0": {
                "ePllPhase160MHz_3[3:0]": 0,
                "ePllPhase160MHz_2[3:0]": 0
            },
            "reg070ePllVmm0": {
                "ePllInstantLock": 1,
                "ePllReset": 0,
                "bypassPLL": 0,
                "ePllLockEn": 1,
                "ePllReferenceFrequency": 2,
                "ePllCap": 1
            },
            "reg071ePllVmm0": {
                "ePllRes": 8,
                "ePllIcp": 8
            },
            "reg072ePllVmm0": {
                "ePllEnablePhase": 255
            },
            "reg073ePllVmm0": {
                "tp_bypass_1": 0,
                "tp_phase_1": 0,
                "tp_bypass_0": 0,
                "tp_phase_0": 0
            },
            "reg074ePllVmm0": {
                "tp_bypass_3": 0,
                "tp_phase_3": 0,
                "tp_bypass_2": 0,
                "tp_phase_2": 0
            },
            "reg075ePllVmm0": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg076ePllVmm0": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg077ePllVmm0": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg078ePllVmm0": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg079ePllVmm0": {
                "tx_enable": 15,
                "tx_csel": 4
            },
            "reg080ePllVmm1": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 0
            },
            "reg081ePllVmm1": {
                "ePllPhase160MHz_1[4]": 0,
                "ePllPhase40MHz_1": 0
            },
            "reg082ePllVmm1": {
                "ePllPhase160MHz_2[4]": 0,
                "ePllPhase40MHz_2": 0
            },
            "reg083ePllVmm1": {
                "ePllPhase160MHz_3[4]": 0,
                "ePllPhase40MHz_3": 0
            },
            "reg084ePllVmm1": {
                "ePllPhase160MHz_1[3:0]": 0,
                "ePllPhase160MHz_0[3:0]": 0
            },
            "reg085ePllVmm1": {
                "ePllPhase160MHz_3[3:0]": 0,
                "ePllPhase160MHz_2[3:0]": 0
            },
            "reg086ePllVmm1": {
                "ePllInstantLock": 1,
                "ePllReset": 0,
                "bypassPLL": 0,
                "ePllLockEn": 1,
                "ePllReferenceFrequency": 2,
                "ePllCap": 1
            },
            "reg087ePllVmm1": {
                "ePllRes": 8,
                "ePllIcp": 8
            },
            "reg088ePllVmm1": {
                "ePllEnablePhase": 255
            },
            "reg089ePllVmm1": {
                "tp_bypass_1": 0,
                "tp_phase_1": 0,
                "tp_bypass_0": 0,
                "tp_phase_0": 0
            },
            "reg090ePllVmm1": {
                "tp_bypass_3": 0,
                "tp_phase_3": 0,
                "tp_bypass_2": 0,
                "tp_phase_2": 0
            },
            "reg091ePllVmm1": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg092ePllVmm1": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg093ePllVmm1": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg094ePllVmm1": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg095ePllVmm1": {
                "tx_enable": 15,
                "tx_csel": 4
            },
            "reg096ePllTdc": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 0
            },
            "reg097ePllTdc": {
                "ePllPhase160MHz_1[4]": 0,
                "ePllPhase40MHz_1": 0
            },
            "reg098ePllTdc": {
                "ePllPhase160MHz_2[4]": 0,
                "ePllPhase40MHz_2": 0
            },
            "reg099ePllTdc": {
                "ePllPhase160MHz_3[4]": 0,
                "ePllPhase40MHz_3": 0
            },
            "reg100ePllTdc": {
                "ePllPhase160MHz_1[3:0]": 0,
                "ePllPhase160MHz_0[3:0]": 0
            },
            "reg101ePllTdc": {
                "ePllPhase160MHz_3[3:0]": 0,
                "ePllPhase160MHz_2[3:0]": 0
            },
            "reg102ePllTdc": {
                "ePllInstantLock": 1,
                "ePllReset": 0,
                "bypassPLL": 0,
                "ePllLockEn": 1,
                "ePllReferenceFrequency": 2,
                "ePllCap": 1
            },
            "reg103ePllTdc": {
                "ePllRes": 8,
                "ePllIcp": 8
            },
            "reg104ePllTdc": {
                "ePllEnablePhase": 255
            },
            "reg105ePllTdc": {
                "tp_bypass_1": 0,
                "tp_phase_1": 0,
                "tp_bypass_0": 0,
                "tp_phase_0": 0
            },
            "reg106ePllTdc": {
                "tp_bypass_3": 0,
                "tp_phase_3": 0,
                "tp_bypass_2": 0,
                "tp_phase_2": 0
            },
            "reg107ePllTdc": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg108ePllTdc": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg109ePllTdc": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg110ePllTdc": {
                "ctrl_05delay_0": 0,
                "ctrl_delay_0": 0,
                "ctrl_bypass_0": 0,
                "ctrl_phase_0": 0
            },
            "reg111ePllTdc": {
                "tx_enable": 15,
                "tx_csel": 4
            },
            "reg112": {
                "ePllInstantLock": 1,
                "ePllReset": 0,
                "bypassPLL": 0,
                "ePllLockEn": 1,
                "ePllReferenceFrequency": 2,
                "ePllCap": 1
            },
            "reg113": {
                "ePllRes": 8,
                "ePllIcp": 8
            },
            "reg114": {
                "ePllEnablePhase": 255
            },
            "reg115": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 94
            },
            "reg116": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 94
            },
            "reg117": {
                "ePllPhase160MHz_0[4]": 0,
                "ePllPhase40MHz_0": 94
            },
            "reg118": {
                "ePllPhase160MHz_0[0:3]": 0,
                "ePllPhase160MHz_1[0:3]": 0
            },
            "reg119": {
                "tp_bypass_global": 1,
                "tp_phase_global": 0,
                "ePllPhase160MHz_0[3:0]": 0
            },
            "reg120": {
                "TDS_BCR_INV": 0,
                "LockOutInv": 0,
                "testOutEn": 0,
                "testOutMux": 0
            },
            "reg121vmmBcrInv": {
                "vmmBcrInv": 0
            },
            "reg122vmmEnaInv": {
                "vmmEnaInv": 0
            },
            "reg123vmmL0Inv": {
                "vmmL0Inv": 0
            },
            "reg124vmmTpInv": {
                "vmmTpInv": 0
            }
        },
        "rocCoreDigital":{
            "reg000rocId": {
                "l1_first": 0,
                "even_parity": 1,
                "roc_id": 0
            },
            "reg001elinkSpeed": {
                "sroc3": 0,
                "sroc2": 0,
                "sroc1": 0,
                "sroc0": 0
            },
            "reg002sRoc0VmmConnections":
            {
                "vmm7": 1,
                "vmm6": 0,
                "vmm5": 0,
                "vmm4": 0,
                "vmm3": 0,
                "vmm2": 0,
                "vmm1": 0,
                "vmm0": 1
            },
            "reg003sRoc1VmmConnections":
            {
                "vmm7": 0,
                "vmm6": 1,
                "vmm5": 0,
                "vmm4": 0,
                "vmm3": 0,
                "vmm2": 0,
                "vmm1": 1,
                "vmm0": 0
            },
            "reg004sRoc2VmmConnections":
            {
                "vmm7": 0,
                "vmm6": 0,
                "vmm5": 1,
                "vmm4": 0,
                "vmm3": 0,
                "vmm2": 1,
                "vmm1": 0,
                "vmm0": 0
            },
            "reg005sRoc3VmmConnections":
            {
                "vmm7": 0,
                "vmm6": 0,
                "vmm5": 0,
                "vmm4": 1,
                "vmm3": 1,
                "vmm2": 0,
                "vmm1": 0,
                "vmm0": 0
            },
            "reg006eopAndNullEventEnable":
            {
                "sroc3_eop_enable": 1,
                "sroc1_eop_enable": 1,
                "sroc1_eop_enable": 1,
                "sroc0_eop_enable": 1,
                "sroc3_nullevt_enable": 1,
                "sroc2_nullevt_enable": 1,
                "sroc1_nullevt_enable": 1,
                "sroc0_nullevt_enable": 1
            },
            "reg007sRocEnable": {
                "bypass": 0,
                "timeoutEnable": 0,
                "TTCStartBits": 0,
                "enableSROC3": 1,
                "enableSROC2": 1,
                "enableSROC1": 1,
                "enableSROC0": 1
            },
            "reg008vmmEnable": {
                "vmm7": 1,
                "vmm6": 1,
                "vmm5": 1,
                "vmm4": 1,
                "vmm3": 1,
                "vmm2": 1,
                "vmm1": 1,
                "vmm0": 1
            },
            "reg009timeout": {
                "timeout": 255
            },
            "reg010bcOffset0_txcSel": {
                "tx_csel": 8,
                "bc_offset11_8": 4
            },
            "reg011bcOffset1": {
                "bc_offset7_0": 133
            },
            "reg012bcRollover0": {
                "bc_rollover11_8": 13
            },
            "reg013bcRollover1": {
                "bc_rollover7_0": 229
            },
            "reg014eportEnable": {
                "sroc3": 3,
                "sroc2": 3,
                "sroc1": 3,
                "sroc0": 3
            },
            "reg019fakeVmmFailure": {
                "vmm7": 0,
                "vmm6": 0,
                "vmm5": 0,
                "vmm4": 0,
                "vmm3": 0,
                "vmm2": 0,
                "vmm1": 0,
                "vmm0": 0
            },
            "reg020busyAndTdcEnable": {
                "tdc_enable_sroc3": 1,
                "tdc_enable_sroc2": 1,
                "tdc_enable_sroc1": 1,
                "tdc_enable_sroc0": 1,
                "busy_enable_sroc3": 1,
                "busy_enable_sroc2": 1,
                "busy_enable_sroc1": 1,
                "busy_enable_sroc0": 1
            },
            "reg021busyOnLimit0": {
                "busy_on_limit10_7": 7
            },
            "reg022busyOnLimit1": {
                "busy_on_limit8_0": 108
            },
            "reg023busyOffLimit0": {
                "busy_off_limit10_7": 7
            },
            "reg024busyOffLimit1": {
                "busy_off_limit8_0": 8
            },

            "reg031l1EventsWithoutComma": {
                "l1_events_no_comma": 255
            },
            "reg063timeoutStatus": {
                "vmm7": 0,
                "vmm6": 0,
                "vmm5": 0,
                "vmm4": 0,
                "vmm3": 0,
                "vmm2": 0,
                "vmm1": 0,
                "vmm0": 0
            }
        }
    },
    "A01":{
        "ROC_L01_M01":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309",
            "rocCoreDigital":{
                "reg001elinkSpeed": {
                    "sroc2": 0,
                    "sroc0": 0
                }
            }
        },
        "VMM_L01_M01_00":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm0"
        },
        "VMM_L01_M01_01":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm1"
        },
        "VMM_L01_M01_02":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm2"
        },
        "VMM_L01_M01_03":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm3"
        },
        "VMM_L01_M01_04":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm4"
        },
        "VMM_L01_M01_05":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm5"
        },
        "VMM_L01_M01_06":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm6"
        },
        "VMM_L01_M01_07":{
            "OpcServerIp": "pcatlnswfelix01.cern.ch:4841",
            "OpcNodeId": "SCA on MMFE8 0309.spi.vmm7"
        }
    }
}
