<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\TangPrimer20K_LUT-Network\mega138K\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 15 01:26:55 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>31946</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>26329</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>18</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>6196</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>5984</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>cmos_vsync </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_8_16bit_m0/de_o_s0/Q </td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>77.160</td>
<td>12.960
<td>0.000</td>
<td>38.580</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>5.698</td>
<td>175.500
<td>0.000</td>
<td>2.849</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>28.490</td>
<td>35.100
<td>0.000</td>
<td>14.245</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT0</td>
<td>mem_clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>68.092(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>100.000(MHz)</td>
<td>512.574(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>mem_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>cmos_16bit_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">76.816(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>12.960(MHz)</td>
<td>156.380(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>35.100(MHz)</td>
<td>76.529(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>123.528(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cmos_vsync!</h4>
<h4>No timing paths to get frequency of Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_vsync</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>-706.352</td>
<td>707</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL_dvi_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>22.351</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.017</td>
<td>14.605</td>
</tr>
<tr>
<td>2</td>
<td>23.131</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.038</td>
<td>13.804</td>
</tr>
<tr>
<td>3</td>
<td>23.147</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.033</td>
<td>13.794</td>
</tr>
<tr>
<td>4</td>
<td>23.619</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.003</td>
<td>13.351</td>
</tr>
<tr>
<td>5</td>
<td>24.186</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.002</td>
<td>12.785</td>
</tr>
<tr>
<td>6</td>
<td>24.422</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.016</td>
<td>12.567</td>
</tr>
<tr>
<td>7</td>
<td>24.506</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.007</td>
<td>12.460</td>
</tr>
<tr>
<td>8</td>
<td>24.654</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.029</td>
<td>12.290</td>
</tr>
<tr>
<td>9</td>
<td>29.563</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.011</td>
<td>7.151</td>
</tr>
<tr>
<td>10</td>
<td>29.715</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.005</td>
<td>7.254</td>
</tr>
<tr>
<td>11</td>
<td>29.847</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.005</td>
<td>7.128</td>
</tr>
<tr>
<td>12</td>
<td>29.871</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.005</td>
<td>7.098</td>
</tr>
<tr>
<td>13</td>
<td>29.895</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.007</td>
<td>6.838</td>
</tr>
<tr>
<td>14</td>
<td>29.961</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.009</td>
<td>7.003</td>
</tr>
<tr>
<td>15</td>
<td>29.981</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.011</td>
<td>6.981</td>
</tr>
<tr>
<td>16</td>
<td>29.983</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.014</td>
<td>6.976</td>
</tr>
<tr>
<td>17</td>
<td>30.116</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>-0.000</td>
<td>6.610</td>
</tr>
<tr>
<td>18</td>
<td>30.125</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>6.829</td>
</tr>
<tr>
<td>19</td>
<td>30.125</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>6.829</td>
</tr>
<tr>
<td>20</td>
<td>30.136</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.019</td>
<td>6.818</td>
</tr>
<tr>
<td>21</td>
<td>30.178</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.014</td>
<td>6.788</td>
</tr>
<tr>
<td>22</td>
<td>30.201</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.014</td>
<td>6.758</td>
</tr>
<tr>
<td>23</td>
<td>30.491</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.027</td>
<td>6.208</td>
</tr>
<tr>
<td>24</td>
<td>30.491</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.027</td>
<td>6.208</td>
</tr>
<tr>
<td>25</td>
<td>30.491</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.027</td>
<td>6.208</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>i2c_config_m0/lut_index_9_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.278</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>7</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_5_s2/Q</td>
<td>i2c_config_m0/lut_index_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>8</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>9</td>
<td>0.278</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>10</td>
<td>0.278</td>
<td>i2c_config_m0/lut_index_8_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>11</td>
<td>0.281</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>12</td>
<td>0.281</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>13</td>
<td>0.281</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>14</td>
<td>0.281</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>15</td>
<td>0.287</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>16</td>
<td>0.296</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.321</td>
</tr>
<tr>
<td>17</td>
<td>0.328</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>18</td>
<td>0.328</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>19</td>
<td>0.328</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>20</td>
<td>0.328</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>21</td>
<td>0.331</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-7.314</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.788</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.314</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.788</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-7.308</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.803</td>
<td>7.730</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.305</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.798</td>
<td>7.721</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.299</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.794</td>
<td>7.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.299</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.794</td>
<td>7.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.299</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.794</td>
<td>7.712</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.258</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.809</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.248</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.240</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.001</td>
<td>-0.819</td>
<td>7.677</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.487</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.008</td>
<td>1.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.487</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.008</td>
<td>1.709</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.483</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.018</td>
<td>1.723</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.471</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>1.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.471</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.003</td>
<td>1.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.470</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.023</td>
<td>1.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.032</td>
<td>1.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.035</td>
<td>1.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.037</td>
<td>1.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.032</td>
<td>1.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.033</td>
<td>1.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.037</td>
<td>1.759</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.032</td>
<td>1.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.466</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.033</td>
<td>1.755</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.011</td>
<td>1.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.011</td>
<td>1.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.015</td>
<td>1.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.015</td>
<td>1.740</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.012</td>
<td>1.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.012</td>
<td>1.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.012</td>
<td>1.737</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.014</td>
<td>1.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.463</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.014</td>
<td>1.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.461</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.999</td>
<td>1.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.460</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>clk:[R]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.007</td>
<td>1.735</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.846</td>
<td>1.846</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>2</td>
<td>0.846</td>
<td>1.846</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
<tr>
<td>3</td>
<td>0.851</td>
<td>1.851</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>0.851</td>
<td>1.851</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>5</td>
<td>0.851</td>
<td>1.851</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
<tr>
<td>6</td>
<td>0.851</td>
<td>1.851</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
<tr>
<td>7</td>
<td>0.856</td>
<td>1.856</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>0.856</td>
<td>1.856</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
<tr>
<td>9</td>
<td>1.050</td>
<td>2.050</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
<tr>
<td>10</td>
<td>1.050</td>
<td>2.050</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>cmos_16bit_clk</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>22.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.679</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s64/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R60C114[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s64/F</td>
</tr>
<tr>
<td>12.157</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/I2</td>
</tr>
<tr>
<td>12.664</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R65C112[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s85/F</td>
</tr>
<tr>
<td>16.637</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s23/I0</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s23/F</td>
</tr>
<tr>
<td>18.107</td>
<td>0.902</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s40/I1</td>
</tr>
<tr>
<td>18.674</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C105[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s40/F</td>
</tr>
<tr>
<td>18.886</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C107[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s18/I0</td>
</tr>
<tr>
<td>19.453</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C107[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s18/F</td>
</tr>
<tr>
<td>19.834</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C108[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s9/I0</td>
</tr>
<tr>
<td>20.402</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C108[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s9/F</td>
</tr>
<tr>
<td>20.821</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C110[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I3</td>
</tr>
<tr>
<td>21.328</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C110[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>21.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C110[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.743</td>
<td>6.023</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C110[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>43.679</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C110[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.793, 25.967%; route: 10.445, 71.517%; tC2Q: 0.368, 2.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.178%; route: 6.023, 89.822%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s64/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R60C114[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s64/F</td>
</tr>
<tr>
<td>12.157</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/I2</td>
</tr>
<tr>
<td>12.664</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R65C112[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s85/F</td>
</tr>
<tr>
<td>15.588</td>
<td>2.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C107[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s50/I0</td>
</tr>
<tr>
<td>16.156</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C107[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s50/F</td>
</tr>
<tr>
<td>16.328</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C107[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s28/I2</td>
</tr>
<tr>
<td>16.836</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R60C107[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s28/F</td>
</tr>
<tr>
<td>18.496</td>
<td>1.660</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C101[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s15/I2</td>
</tr>
<tr>
<td>19.063</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C101[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s15/F</td>
</tr>
<tr>
<td>19.469</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s9/I1</td>
</tr>
<tr>
<td>20.017</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s9/F</td>
</tr>
<tr>
<td>20.019</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I2</td>
</tr>
<tr>
<td>20.527</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>20.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.722</td>
<td>6.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>43.658</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.712, 26.895%; route: 9.724, 70.443%; tC2Q: 0.368, 2.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.210%; route: 6.002, 89.790%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.517</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s64/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R60C114[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s64/F</td>
</tr>
<tr>
<td>12.157</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/I2</td>
</tr>
<tr>
<td>12.664</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R65C112[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s85/F</td>
</tr>
<tr>
<td>16.637</td>
<td>3.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s23/I0</td>
</tr>
<tr>
<td>17.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s23/F</td>
</tr>
<tr>
<td>18.316</td>
<td>1.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C104[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s11/I2</td>
</tr>
<tr>
<td>18.894</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C104[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s11/F</td>
</tr>
<tr>
<td>19.509</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s7/I1</td>
</tr>
<tr>
<td>20.017</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C99[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>20.228</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I0</td>
</tr>
<tr>
<td>20.517</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>20.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.728</td>
<td>6.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>43.664</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C99[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.033</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.957, 21.441%; route: 10.469, 75.895%; tC2Q: 0.368, 2.664%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.201%; route: 6.008, 89.799%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>23.619</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.693</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.106</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.826</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I1</td>
</tr>
<tr>
<td>10.117</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R61C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>11.291</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s49/I3</td>
</tr>
<tr>
<td>11.869</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s49/F</td>
</tr>
<tr>
<td>15.557</td>
<td>3.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C102[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s71/I1</td>
</tr>
<tr>
<td>16.136</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C102[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s71/F</td>
</tr>
<tr>
<td>17.282</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C105[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s44/I3</td>
</tr>
<tr>
<td>17.861</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C105[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s44/F</td>
</tr>
<tr>
<td>17.863</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C105[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s19/I3</td>
</tr>
<tr>
<td>18.442</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C105[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s19/F</td>
</tr>
<tr>
<td>18.986</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s10/I1</td>
</tr>
<tr>
<td>19.564</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C105[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s10/F</td>
</tr>
<tr>
<td>19.567</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I3</td>
</tr>
<tr>
<td>20.074</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>20.074</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.757</td>
<td>6.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>43.693</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C105[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.693, 27.657%; route: 9.276, 69.479%; tC2Q: 0.382, 2.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.156%; route: 6.037, 89.844%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.694</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.106</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.826</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I1</td>
</tr>
<tr>
<td>10.117</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R61C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>11.291</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s49/I3</td>
</tr>
<tr>
<td>11.869</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s49/F</td>
</tr>
<tr>
<td>15.558</td>
<td>3.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C101[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s77/I0</td>
</tr>
<tr>
<td>15.877</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C101[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s77/F</td>
</tr>
<tr>
<td>15.882</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s30/I2</td>
</tr>
<tr>
<td>16.389</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R65C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s30/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C103[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R68C103[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>17.761</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s7/I3</td>
</tr>
<tr>
<td>18.339</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C103[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s7/F</td>
</tr>
<tr>
<td>18.929</td>
<td>0.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I0</td>
</tr>
<tr>
<td>19.508</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>19.508</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.758</td>
<td>6.039</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>43.694</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.421, 26.760%; route: 8.981, 70.248%; tC2Q: 0.382, 2.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.154%; route: 6.039, 89.846%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s64/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R60C114[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s64/F</td>
</tr>
<tr>
<td>12.157</td>
<td>2.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C112[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s85/I2</td>
</tr>
<tr>
<td>12.664</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R65C112[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s85/F</td>
</tr>
<tr>
<td>14.928</td>
<td>2.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C105[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s95/I0</td>
</tr>
<tr>
<td>15.507</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C105[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s95/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s34/I0</td>
</tr>
<tr>
<td>16.504</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R68C100[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s34/F</td>
</tr>
<tr>
<td>17.862</td>
<td>1.357</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s11/I2</td>
</tr>
<tr>
<td>18.429</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s11/F</td>
</tr>
<tr>
<td>18.432</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s7/I0</td>
</tr>
<tr>
<td>18.999</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C110[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s7/F</td>
</tr>
<tr>
<td>19.002</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I0</td>
</tr>
<tr>
<td>19.291</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>19.291</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.776</td>
<td>6.057</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C110[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>43.713</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C110[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.306, 26.308%; route: 8.894, 70.768%; tC2Q: 0.368, 2.924%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.127%; route: 6.057, 89.873%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.506</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.106</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.826</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C114[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s23/I1</td>
</tr>
<tr>
<td>10.117</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R61C114[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s23/F</td>
</tr>
<tr>
<td>11.291</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C111[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s49/I3</td>
</tr>
<tr>
<td>11.869</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>24</td>
<td>R59C111[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s49/F</td>
</tr>
<tr>
<td>16.633</td>
<td>4.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s12/I1</td>
</tr>
<tr>
<td>17.201</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R66C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s12/F</td>
</tr>
<tr>
<td>18.126</td>
<td>0.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C101[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s8/I2</td>
</tr>
<tr>
<td>18.444</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C101[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s8/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I1</td>
</tr>
<tr>
<td>19.183</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>19.183</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.753</td>
<td>6.033</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>43.689</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.264, 18.168%; route: 9.814, 78.762%; tC2Q: 0.382, 3.070%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.163%; route: 6.033, 89.837%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.658</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.714</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>7.096</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>129</td>
<td>R70C106[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>10.009</td>
<td>2.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s31/I3</td>
</tr>
<tr>
<td>10.588</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R59C101[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s31/F</td>
</tr>
<tr>
<td>12.524</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C109[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s15/I1</td>
</tr>
<tr>
<td>13.091</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R61C109[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>14.999</td>
<td>1.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s26/I2</td>
</tr>
<tr>
<td>15.506</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R65C102[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s26/F</td>
</tr>
<tr>
<td>16.261</td>
<td>0.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C103[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s11/I3</td>
</tr>
<tr>
<td>16.580</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R63C103[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s11/F</td>
</tr>
<tr>
<td>16.741</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s7/I1</td>
</tr>
<tr>
<td>17.249</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s7/F</td>
</tr>
<tr>
<td>18.496</td>
<td>1.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s6/I0</td>
</tr>
<tr>
<td>19.004</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s6/F</td>
</tr>
<tr>
<td>19.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.722</td>
<td>6.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>43.658</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.987, 24.308%; route: 8.920, 72.579%; tC2Q: 0.382, 3.112%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.210%; route: 6.002, 89.790%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.438</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s30/I0</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R60C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>11.502</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[0][A]</td>
<td>i2c_config_m0/n124_s16/I2</td>
</tr>
<tr>
<td>12.069</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C104[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>12.971</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[2][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.259</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>13.267</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[3][A]</td>
<td>i2c_config_m0/i2c_write_req_s4/I0</td>
</tr>
<tr>
<td>13.723</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R69C104[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s4/F</td>
</tr>
<tr>
<td>13.874</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.749</td>
<td>6.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.438</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C104[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.820, 25.450%; route: 4.964, 69.411%; tC2Q: 0.368, 5.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.169%; route: 6.029, 89.831%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.438</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s2/I2</td>
</tr>
<tr>
<td>14.006</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C100[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s2/F</td>
</tr>
<tr>
<td>14.006</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.784</td>
<td>6.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>43.720</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.569, 35.413%; route: 4.302, 59.314%; tC2Q: 0.382, 5.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.116%; route: 6.064, 89.884%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.561</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2/I2</td>
</tr>
<tr>
<td>13.879</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C100[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n156_s2/F</td>
</tr>
<tr>
<td>13.879</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C100[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.784</td>
<td>6.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>43.726</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 32.550%; route: 4.425, 62.083%; tC2Q: 0.382, 5.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.116%; route: 6.064, 89.884%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.849</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.561</td>
<td>0.982</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/I0</td>
</tr>
<tr>
<td>13.849</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C100[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n154_s2/F</td>
</tr>
<tr>
<td>13.849</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C100[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.784</td>
<td>6.064</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>43.720</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.290, 32.265%; route: 4.425, 62.346%; tC2Q: 0.382, 5.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.116%; route: 6.064, 89.884%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.579</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.742</td>
<td>6.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/CLK</td>
</tr>
<tr>
<td>7.124</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R62C101[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/Q</td>
</tr>
<tr>
<td>7.513</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C103[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>8.524</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/I2</td>
</tr>
<tr>
<td>8.980</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R61C102[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/F</td>
</tr>
<tr>
<td>8.988</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>9.444</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>10.072</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/I3</td>
</tr>
<tr>
<td>10.579</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/F</td>
</tr>
<tr>
<td>10.988</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I0</td>
</tr>
<tr>
<td>11.535</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C100[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>11.944</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I2</td>
</tr>
<tr>
<td>12.452</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C102[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.860</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I0</td>
</tr>
<tr>
<td>13.368</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>13.579</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.786</td>
<td>6.066</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>43.474</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C101[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.124%; route: 6.059, 89.876%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.561, 52.084%; route: 2.894, 42.322%; tC2Q: 0.382, 5.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.113%; route: 6.066, 89.887%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.687</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s30/I0</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R60C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>11.502</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[0][A]</td>
<td>i2c_config_m0/n124_s16/I2</td>
</tr>
<tr>
<td>12.069</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C104[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>12.971</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[2][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.259</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>13.437</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[1][A]</td>
<td>i2c_config_m0/n100_s7/I0</td>
</tr>
<tr>
<td>13.726</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R70C104[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s7/F</td>
</tr>
<tr>
<td>13.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.751</td>
<td>6.031</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[1][A]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>43.687</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C104[1][A]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.652, 23.599%; route: 4.983, 71.153%; tC2Q: 0.368, 5.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.166%; route: 6.031, 89.834%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.704</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.723</td>
<td>6.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>7.091</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>9.623</td>
<td>2.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s30/I0</td>
</tr>
<tr>
<td>10.131</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>19</td>
<td>R60C114[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s30/F</td>
</tr>
<tr>
<td>11.502</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[0][A]</td>
<td>i2c_config_m0/n124_s16/I2</td>
</tr>
<tr>
<td>12.069</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R61C104[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s16/F</td>
</tr>
<tr>
<td>12.971</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[2][A]</td>
<td>i2c_config_m0/n124_s17/I2</td>
</tr>
<tr>
<td>13.259</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R69C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s17/F</td>
</tr>
<tr>
<td>13.704</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.749</td>
<td>6.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C104[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>43.685</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C104[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.152%; route: 6.041, 89.848%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.364, 19.534%; route: 5.250, 75.201%; tC2Q: 0.368, 5.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.169%; route: 6.029, 89.831%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>29.983</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.728</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C99[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s2/F</td>
</tr>
<tr>
<td>13.728</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.774</td>
<td>6.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0/CLK</td>
</tr>
<tr>
<td>43.711</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.509, 35.961%; route: 4.085, 58.556%; tC2Q: 0.382, 5.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.130%; route: 6.055, 89.870%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.116</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.468</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.742</td>
<td>6.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C101[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/CLK</td>
</tr>
<tr>
<td>7.124</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R62C101[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_16_s0/Q</td>
</tr>
<tr>
<td>7.513</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C103[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R62C103[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>8.524</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/I2</td>
</tr>
<tr>
<td>8.980</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R61C102[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s2/F</td>
</tr>
<tr>
<td>8.988</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/I3</td>
</tr>
<tr>
<td>9.444</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R61C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s2/F</td>
</tr>
<tr>
<td>10.072</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/I3</td>
</tr>
<tr>
<td>10.579</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s1/F</td>
</tr>
<tr>
<td>10.988</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/I0</td>
</tr>
<tr>
<td>11.535</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C100[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s3/F</td>
</tr>
<tr>
<td>11.944</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I2</td>
</tr>
<tr>
<td>12.452</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R61C102[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>12.627</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I0</td>
</tr>
<tr>
<td>13.200</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R60C102[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>13.352</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.779</td>
<td>6.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>43.468</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.124%; route: 6.059, 89.876%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.627, 54.879%; route: 2.600, 39.334%; tC2Q: 0.382, 5.787%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.123%; route: 6.059, 89.877%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/I0</td>
</tr>
<tr>
<td>13.581</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.769</td>
<td>6.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>43.706</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.580, 37.781%; route: 3.866, 56.617%; tC2Q: 0.382, 5.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.137%; route: 6.050, 89.863%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C99[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/I0</td>
</tr>
<tr>
<td>13.581</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C99[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n149_s2/F</td>
</tr>
<tr>
<td>13.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.769</td>
<td>6.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>43.706</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C99[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.580, 37.781%; route: 3.866, 56.617%; tC2Q: 0.382, 5.601%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.137%; route: 6.050, 89.863%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.136</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.569</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.002</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I2</td>
</tr>
<tr>
<td>13.569</td>
<td>0.567</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C99[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>13.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.769</td>
<td>6.050</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>43.706</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C99[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.569, 37.679%; route: 3.866, 56.711%; tC2Q: 0.382, 5.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.137%; route: 6.050, 89.863%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.717</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/I0</td>
</tr>
<tr>
<td>13.539</td>
<td>0.319</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R58C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n151_s2/F</td>
</tr>
<tr>
<td>13.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C99[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.774</td>
<td>6.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>43.717</td>
<td>-0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.320, 34.180%; route: 4.085, 60.184%; tC2Q: 0.382, 5.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.130%; route: 6.055, 89.870%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.201</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.711</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.578</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>13.221</td>
<td>0.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R58C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/I0</td>
</tr>
<tr>
<td>13.509</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R58C99[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n148_s2/F</td>
</tr>
<tr>
<td>13.509</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.774</td>
<td>6.055</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>43.711</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.290, 33.888%; route: 4.085, 60.451%; tC2Q: 0.382, 5.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.130%; route: 6.055, 89.870%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.551</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>12.959</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[3][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.762</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CLK</td>
</tr>
<tr>
<td>43.451</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.974, 31.796%; route: 3.851, 62.042%; tC2Q: 0.382, 6.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.551</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>12.959</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.762</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>43.451</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.974, 31.796%; route: 3.851, 62.042%; tC2Q: 0.382, 6.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>43.451</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.752</td>
<td>6.069</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>7.134</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R56C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>8.828</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/I0</td>
</tr>
<tr>
<td>9.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R60C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n153_s3/F</td>
</tr>
<tr>
<td>9.568</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/I3</td>
</tr>
<tr>
<td>10.076</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s3/F</td>
</tr>
<tr>
<td>10.613</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/I3</td>
</tr>
<tr>
<td>11.181</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R60C99[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n147_s3/F</td>
</tr>
<tr>
<td>11.546</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C99[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/I2</td>
</tr>
<tr>
<td>11.834</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C99[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s1/F</td>
</tr>
<tr>
<td>12.259</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C99[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/I2</td>
</tr>
<tr>
<td>12.551</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>15</td>
<td>R62C99[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n111_s0/F</td>
</tr>
<tr>
<td>12.959</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>37.719</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>43.762</td>
<td>6.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/CLK</td>
</tr>
<tr>
<td>43.451</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C100[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.108%; route: 6.069, 89.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.974, 31.796%; route: 3.851, 62.042%; tC2Q: 0.382, 6.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 10.149%; route: 6.043, 89.851%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>3.188</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R67C80[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/I0</td>
</tr>
<tr>
<td>3.347</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C80[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n45_s3/F</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C80[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.047</td>
<td>2.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>3.072</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R67C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.166%; route: 2.372, 77.834%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.076</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>3.217</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R56C103[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>3.223</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>3.376</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>3.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.076</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>3.101</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C103[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.959%; route: 2.401, 78.041%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.959%; route: 2.401, 78.041%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.060</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[0][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>3.201</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R70C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>3.207</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[0][A]</td>
<td>i2c_config_m0/n72_s3/I1</td>
</tr>
<tr>
<td>3.360</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C105[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s3/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.060</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[0][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C105[0][A]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.077%; route: 2.384, 77.923%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.077%; route: 2.384, 77.923%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>3.192</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R68C78[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/Q</td>
</tr>
<tr>
<td>3.198</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n44_s4/I0</td>
</tr>
<tr>
<td>3.352</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C78[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n44_s4/F</td>
</tr>
<tr>
<td>3.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C78[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.073</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.214</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R60C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>3.373</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>3.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.073</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>3.098</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.980%; route: 2.398, 78.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.980%; route: 2.398, 78.020%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>3.192</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R68C80[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/Q</td>
</tr>
<tr>
<td>3.201</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3/I0</td>
</tr>
<tr>
<td>3.354</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n50_s3/F</td>
</tr>
<tr>
<td>3.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C80[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.056</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>3.197</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>86</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/n76_s1/I2</td>
</tr>
<tr>
<td>3.359</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s1/F</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.056</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>3.081</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C106[0][A]</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.106%; route: 2.380, 77.894%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.106%; route: 2.380, 77.894%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.056</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.197</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R70C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>3.206</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C104[0][A]</td>
<td>i2c_config_m0/n74_s5/I0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C104[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s5/F</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C104[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.056</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C104[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>3.081</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C104[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.106%; route: 2.380, 77.894%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.106%; route: 2.380, 77.894%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.196</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R69C80[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/Q</td>
</tr>
<tr>
<td>3.205</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s3/I0</td>
</tr>
<tr>
<td>3.359</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C80[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n52_s3/F</td>
</tr>
<tr>
<td>3.359</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C80[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>3.080</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C80[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.060</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.201</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/n73_s1/I2</td>
</tr>
<tr>
<td>3.363</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s1/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.060</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C105[1][A]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.077%; route: 2.384, 77.923%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.077%; route: 2.384, 77.923%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>3.196</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R69C78[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/Q</td>
</tr>
<tr>
<td>3.208</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/I1</td>
</tr>
<tr>
<td>3.361</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C78[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_1_s12/F</td>
</tr>
<tr>
<td>3.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C78[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>3.080</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C78[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.079</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.220</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R59C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>3.232</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/I0</td>
</tr>
<tr>
<td>3.385</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/F</td>
</tr>
<tr>
<td>3.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.079</td>
<td>2.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>3.104</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.939%; route: 2.403, 78.061%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.939%; route: 2.403, 78.061%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.075</td>
<td>2.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>3.216</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/Q</td>
</tr>
<tr>
<td>3.228</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s0/I0</td>
</tr>
<tr>
<td>3.381</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s0/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.075</td>
<td>2.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0/CLK</td>
</tr>
<tr>
<td>3.100</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C101[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.964%; route: 2.400, 78.036%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.964%; route: 2.400, 78.036%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.054</td>
<td>2.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C106[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>3.195</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>85</td>
<td>R69C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>3.207</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C106[1][A]</td>
<td>i2c_config_m0/n77_s3/I0</td>
</tr>
<tr>
<td>3.360</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C106[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s3/F</td>
</tr>
<tr>
<td>3.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C106[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.054</td>
<td>2.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C106[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>3.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C106[1][A]</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.115%; route: 2.379, 77.885%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.115%; route: 2.379, 77.885%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.059</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C77[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.204</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R69C77[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>3.219</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C77[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12/I1</td>
</tr>
<tr>
<td>3.372</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C77[0][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/ns_memsync_3_s12/F</td>
</tr>
<tr>
<td>3.372</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C77[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.059</td>
<td>2.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C77[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C77[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.079%; route: 2.384, 77.921%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.079%; route: 2.384, 77.921%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.054</td>
<td>2.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C106[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>3.198</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>106</td>
<td>R69C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>3.222</td>
<td>0.024</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C106[0][A]</td>
<td>i2c_config_m0/n81_s5/I0</td>
</tr>
<tr>
<td>3.375</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R69C106[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n81_s5/F</td>
</tr>
<tr>
<td>3.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C106[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.054</td>
<td>2.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C106[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>3.079</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C106[0][A]</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.115%; route: 2.379, 77.885%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 47.664%; route: 0.024, 7.477%; tC2Q: 0.144, 44.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.115%; route: 2.379, 77.885%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.405</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.192</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R68C80[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/Q</td>
</tr>
<tr>
<td>3.198</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n296_s4/I0</td>
</tr>
<tr>
<td>3.405</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C80[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n296_s4/F</td>
</tr>
<tr>
<td>3.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C80[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.051</td>
<td>2.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.076</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R68C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.137%; route: 2.376, 77.863%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.094</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.069</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.210</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R60C99[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.216</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/I2</td>
</tr>
<tr>
<td>3.422</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/F</td>
</tr>
<tr>
<td>3.422</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.069</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.094</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C99[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.009%; route: 2.394, 77.991%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.009%; route: 2.394, 77.991%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R62C104[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/Q</td>
</tr>
<tr>
<td>3.214</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/I1</td>
</tr>
<tr>
<td>3.420</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n205_s9/F</td>
</tr>
<tr>
<td>3.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0/CLK</td>
</tr>
<tr>
<td>3.092</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.073</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>3.214</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R60C104[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/I1</td>
</tr>
<tr>
<td>3.426</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C104[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C104[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.073</td>
<td>2.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>3.098</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C104[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 21.980%; route: 2.398, 78.020%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 21.980%; route: 2.398, 78.020%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.196</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R69C80[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/Q</td>
</tr>
<tr>
<td>3.205</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/I0</td>
</tr>
<tr>
<td>3.411</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R69C80[2][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/n298_s3/F</td>
</tr>
<tr>
<td>3.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C80[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.055</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>3.080</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R69C80[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.108%; route: 2.380, 77.892%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C102[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/I0</td>
</tr>
<tr>
<td>3.426</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/CLK</td>
</tr>
<tr>
<td>3.092</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C102[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R62C102[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/Q</td>
</tr>
<tr>
<td>3.273</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n29_s0/I0</td>
</tr>
<tr>
<td>3.426</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n29_s0/F</td>
</tr>
<tr>
<td>3.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.066</td>
<td>2.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/CLK</td>
</tr>
<tr>
<td>3.092</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C102[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.028%; route: 2.391, 77.972%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/CLK</td>
</tr>
<tr>
<td>3.204</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R54C57[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_1_s0/Q</td>
</tr>
<tr>
<td>3.423</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.088</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.421</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.086</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.061</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/CLK</td>
</tr>
<tr>
<td>3.202</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C100[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_0_s0/Q</td>
</tr>
<tr>
<td>3.421</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.061</td>
<td>2.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/CLK</td>
</tr>
<tr>
<td>3.086</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C100[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.064%; route: 2.386, 77.936%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 22.064%; route: 2.386, 77.936%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.496</td>
<td>3.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.564</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.529</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>1007.181</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C61[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.351%; route: 7.080, 91.695%; tC2Q: 0.382, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.314</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.496</td>
<td>3.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.564</td>
<td>3.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C61[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.529</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td>1007.181</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C61[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.351%; route: 7.080, 91.695%; tC2Q: 0.382, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.914, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.504</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.197</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.504</td>
<td>3.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C58[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.579</td>
<td>3.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C58[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.544</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1007.197</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C58[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.347%; route: 7.088, 91.704%; tC2Q: 0.382, 4.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.930, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.191</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.496</td>
<td>3.051</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C60[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.573</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C60[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1007.538</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td>1007.191</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R67C60[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.798</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.351%; route: 7.080, 91.695%; tC2Q: 0.382, 4.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.487</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C61[2][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.570</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1007.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>1007.187</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C61[2][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.355%; route: 7.071, 91.685%; tC2Q: 0.382, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.487</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C61[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.570</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>1007.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td>1007.187</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C61[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.355%; route: 7.071, 91.685%; tC2Q: 0.382, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.299</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.487</td>
<td>3.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C61[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.570</td>
<td>3.920</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C61[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1007.535</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td>1007.187</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R68C61[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.355%; route: 7.071, 91.685%; tC2Q: 0.382, 4.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.920, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.203</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C62[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.585</td>
<td>3.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C62[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1007.550</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td>1007.203</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C62[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.936, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.461</td>
<td>3.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C63[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C63[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C63[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.367%; route: 7.045, 91.657%; tC2Q: 0.382, 4.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[0][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[0][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[2][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[2][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[0][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[0][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[1][B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[3][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[3][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1014.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1007.212</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>999.999</td>
<td>999.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>999.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.681</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1006.775</td>
<td>6.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1007.157</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>1011.186</td>
<td>4.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C63[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I0</td>
</tr>
<tr>
<td>1011.444</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>80</td>
<td>R49C63[1][A]</td>
<td style=" background: #97FFFF;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>1014.452</td>
<td>3.007</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R69C59[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1003.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1007.594</td>
<td>3.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C59[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1007.559</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
<tr>
<td>1007.212</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R69C59[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 10.073%; route: 6.093, 89.927%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.259, 3.370%; route: 7.036, 91.647%; tC2Q: 0.382, 4.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.945, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.772</td>
<td>1.565</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.071</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.259</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 91.574%; tC2Q: 0.144, 8.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.772</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.259</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.772</td>
<td>1.565</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.071</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.106</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.259</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 91.574%; tC2Q: 0.144, 8.426%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.786</td>
<td>1.579</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.081</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>5.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.018</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.579, 91.642%; tC2Q: 0.144, 8.358%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.783</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.066</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/PCLK</td>
</tr>
<tr>
<td>5.101</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.254</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.576, 91.628%; tC2Q: 0.144, 8.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.783</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.066</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.101</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.254</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.576, 91.628%; tC2Q: 0.144, 8.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.274</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.804</td>
<td>1.597</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.086</td>
<td>1.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.121</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>5.274</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.597, 91.729%; tC2Q: 0.144, 8.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.437, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL4[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 91.789%; tC2Q: 0.144, 8.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.820</td>
<td>1.613</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.098</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.133</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>5.286</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.613, 91.805%; tC2Q: 0.144, 8.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.449, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.822</td>
<td>1.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.615, 91.814%; tC2Q: 0.144, 8.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 91.789%; tC2Q: 0.144, 8.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>1.611</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.097</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>5.285</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.611, 91.797%; tC2Q: 0.144, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.822</td>
<td>1.615</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.100</td>
<td>1.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.135</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>5.288</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.615, 91.814%; tC2Q: 0.144, 8.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.451, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.817</td>
<td>1.610</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL40[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.095</td>
<td>1.446</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.130</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>5.283</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.610, 91.789%; tC2Q: 0.144, 8.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.446, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.285</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.819</td>
<td>1.611</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.097</td>
<td>1.447</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.132</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>5.285</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.611, 91.797%; tC2Q: 0.144, 8.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.447, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.799</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL51[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.074</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.109</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
<tr>
<td>5.262</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[23].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 91.706%; tC2Q: 0.144, 8.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.799</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.262</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.799</td>
<td>1.592</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.074</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.109</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>5.262</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.592, 91.706%; tC2Q: 0.144, 8.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.803</td>
<td>1.596</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.078</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.113</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>5.266</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.596, 91.724%; tC2Q: 0.144, 8.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.266</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.803</td>
<td>1.596</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.078</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.113</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>5.266</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.596, 91.724%; tC2Q: 0.144, 8.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL15[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL15[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.594, 91.712%; tC2Q: 0.144, 8.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL33[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL33[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL33[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.594, 91.712%; tC2Q: 0.144, 8.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.801</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>1.594</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL51[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.076</td>
<td>1.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL51[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.111</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>5.264</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL51[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.594, 91.712%; tC2Q: 0.144, 8.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.426, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.802</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.077</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.112</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>5.265</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.595, 91.718%; tC2Q: 0.144, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.802</td>
<td>1.595</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.077</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.112</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>5.265</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.595, 91.718%; tC2Q: 0.144, 8.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.789</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.250</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.789</td>
<td>1.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL29[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.062</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL29[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.097</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>5.250</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL29[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.582, 91.657%; tC2Q: 0.144, 8.343%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.798</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.258</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>163</td>
<td>IOB104[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.063</td>
<td>2.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C57[1][A]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>3.207</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5175</td>
<td>R54C57[1][A]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>4.798</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOL49[B]</td>
<td style=" font-weight:bold;">DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.649</td>
<td>3.649</td>
<td>tCL</td>
<td>RR</td>
<td>5771</td>
<td>LEFTSIDE[4]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.070</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL49[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>5.105</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>5.258</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL49[B]</td>
<td>DDR3MI_inst/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 22.052%; route: 2.388, 77.948%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.591, 91.700%; tC2Q: 0.144, 8.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.368</td>
<td>5.368</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.846</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.846</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.368</td>
<td>5.368</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.214</td>
<td>2.214</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.359</td>
<td>5.359</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.359</td>
<td>5.359</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.359</td>
<td>5.359</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.359</td>
<td>5.359</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.210</td>
<td>2.210</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.856</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.350</td>
<td>5.350</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.206</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.856</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.856</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>10.350</td>
<td>5.350</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>12.206</td>
<td>2.206</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>5.708</td>
<td>5.708</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>7.759</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.050</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>5.708</td>
<td>5.708</td>
<td>tNET</td>
<td>RR</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cmos_8_16bit_m0/de_o_s0/Q</td>
</tr>
<tr>
<td>7.759</td>
<td>2.759</td>
<td>tNET</td>
<td>FF</td>
<td>Video_Frame_Buffer_inst/vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5771</td>
<td>dma_clk</td>
<td>-11.299</td>
<td>3.985</td>
</tr>
<tr>
<td>5175</td>
<td>ddr_rst</td>
<td>-7.314</td>
<td>4.137</td>
</tr>
<tr>
<td>932</td>
<td>cmos_16bit_clk</td>
<td>-3.018</td>
<td>5.743</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-13.577</td>
<td>3.816</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>70.766</td>
<td>5.870</td>
</tr>
<tr>
<td>784</td>
<td>n7705_4</td>
<td>-13.577</td>
<td>5.063</td>
</tr>
<tr>
<td>398</td>
<td>dvi_y[4]</td>
<td>17.142</td>
<td>3.988</td>
</tr>
<tr>
<td>344</td>
<td>eye_calib_start_rr</td>
<td>3.326</td>
<td>5.691</td>
</tr>
<tr>
<td>336</td>
<td>ddr_init_internal_rr</td>
<td>5.132</td>
<td>4.126</td>
</tr>
<tr>
<td>293</td>
<td>dqsts1</td>
<td>1.611</td>
<td>7.342</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C124</td>
<td>79.17%</td>
</tr>
<tr>
<td>R47C127</td>
<td>77.78%</td>
</tr>
<tr>
<td>R48C130</td>
<td>77.78%</td>
</tr>
<tr>
<td>R49C125</td>
<td>76.39%</td>
</tr>
<tr>
<td>R51C131</td>
<td>75.00%</td>
</tr>
<tr>
<td>R53C130</td>
<td>75.00%</td>
</tr>
<tr>
<td>R65C105</td>
<td>75.00%</td>
</tr>
<tr>
<td>R64C107</td>
<td>73.61%</td>
</tr>
<tr>
<td>R50C130</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C128</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk       -period 37.037 [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 10 [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_vsync -period 1000 [get_ports {cmos_vsync}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 2.5 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
