Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/ipcore_dir/fifo.vhd" into library work
Parsing entity <fifo>.
Parsing architecture <fifo_a> of entity <fifo>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <behavioural> of entity <timer>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/fifo_wrapper_xilinx.vhd" into library work
Parsing entity <fifo_wrapper>.
Parsing architecture <behavioural> of entity <fifo_wrapper>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/comm_fpga_fx2.vhd" into library work
Parsing entity <comm_fpga_fx2>.
Parsing architecture <behavioural> of entity <comm_fpga_fx2>.
Parsing VHDL file "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/top_level.vhd" into library work
Parsing entity <top_level>.
Parsing architecture <behavioural> of entity <top_level>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top_level> (architecture <behavioural>) from library <work>.

Elaborating entity <comm_fpga_fx2> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo_wrapper> (architecture <behavioural>) from library <work>.

Elaborating entity <fifo> (architecture <fifo_a>) from library <work>.

Elaborating entity <timer> (architecture <behavioural>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/top_level.vhd".
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/top_level.vhd" line 172: Output port <outputValid_out> of the instance <write_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/top_level.vhd" line 189: Output port <inputReady_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/top_level.vhd" line 189: Output port <outputValid_out> of the instance <read_fifo> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_4_o_add_4_OUT> created at line 1241.
    Found 8-bit 4-to-1 multiplexer for signal <_n0047> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <top_level> synthesized.

Synthesizing Unit <comm_fpga_fx2>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/comm_fpga_fx2.vhd".
    Found 32-bit register for signal <count>.
    Found 7-bit register for signal <chanAddr>.
    Found 1-bit register for signal <isWrite>.
    Found 1-bit register for signal <isAligned>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 8                                              |
    | Clock              | fx2Clk_in (rising_edge)                        |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <GND_5_o_GND_5_o_sub_18_OUT<31:0>> created at line 1308.
    Found 1-bit tristate buffer for signal <fx2Data_io<7>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<6>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<5>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<4>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<3>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<2>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<1>> created at line 222
    Found 1-bit tristate buffer for signal <fx2Data_io<0>> created at line 222
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <comm_fpga_fx2> synthesized.

Synthesizing Unit <fifo_wrapper>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/fifo_wrapper_xilinx.vhd".
    Summary:
	no macro.
Unit <fifo_wrapper> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/cccitron/mastersThesis/makestuff/libs/libfpgalink-20120621/hdl/fx2/vhdl/backup-ex_fifo-me/fifo/timer.vhd".
        COUNTER_WIDTH = 25
        CEILING_WIDTH = 4
    Found 26-bit register for signal <count>.
    Found 26-bit adder for signal <count[25]_GND_16_o_add_3_OUT> created at line 1241.
    Found 1-bit 16-to-1 multiplexer for signal <tick_out> created at line 61.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <timer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 26-bit adder                                          : 2
 32-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 2
 26-bit register                                       : 2
 32-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 52
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 34
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <fifo>.

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <top_level>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <top_level> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 3
 26-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Multiplexers                                         : 52
 1-bit 16-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 34
 2-bit 2-to-1 multiplexer                              : 7
 32-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <comm_fpga_fx2/FSM_0> on signal <state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 s_idle                 | 0000
 s_get_count0           | 0001
 s_get_count1           | 0010
 s_get_count2           | 0011
 s_get_count3           | 0100
 s_begin_write          | 0101
 s_write                | 0110
 s_end_write_aligned    | 0111
 s_end_write_nonaligned | 1000
 s_read                 | 1001
------------------------------------

Optimizing unit <top_level> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <write_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <read_fifo/fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
FlipFlop comm_fpga_fx2/state_FSM_FFd1 has been replicated 2 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop comm_fpga_fx2/state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 110
 Flip-Flops                                            : 110

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 535
#      GND                         : 3
#      INV                         : 42
#      LUT1                        : 57
#      LUT2                        : 13
#      LUT3                        : 44
#      LUT4                        : 25
#      LUT5                        : 40
#      LUT6                        : 91
#      MUXCY                       : 102
#      MUXF7                       : 7
#      MUXF8                       : 2
#      VCC                         : 1
#      XORCY                       : 108
# FlipFlops/Latches                : 208
#      FD                          : 44
#      FDE                         : 112
#      FDR                         : 52
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 32
#      IBUF                        : 10
#      IOBUF                       : 8
#      OBUF                        : 14

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             208  out of  54576     0%  
 Number of Slice LUTs:                  312  out of  27288     1%  
    Number used as Logic:               312  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    370
   Number with an unused Flip Flop:     162  out of    370    43%  
   Number with an unused LUT:            58  out of    370    15%  
   Number of fully used LUT-FF pairs:   150  out of    370    40%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  33  out of    218    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
fx2Clk_in                          | BUFGP                  | 210   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.022ns (Maximum Frequency: 166.045MHz)
   Minimum input arrival time before clock: 6.993ns
   Maximum output required time after clock: 7.718ns
   Maximum combinational path delay: 7.636ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2Clk_in'
  Clock period: 6.022ns (frequency: 166.045MHz)
  Total number of paths / destination ports: 7340 / 412
-------------------------------------------------------------------------
Delay:               6.022ns (Levels of Logic = 6)
  Source:            comm_fpga_fx2/chanAddr_2 (FF)
  Destination:       read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Source Clock:      fx2Clk_in rising
  Destination Clock: fx2Clk_in rising

  Data Path: comm_fpga_fx2/chanAddr_2 to read_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.059  comm_fpga_fx2/chanAddr_2 (comm_fpga_fx2/chanAddr_2)
     LUT6:I1->O            1   0.203   0.580  GND_4_o_chanAddr[6]_equal_4_o<6>_SW2 (N81)
     LUT6:I5->O           15   0.205   1.229  readFifoOutputReady1 (readFifoOutputReady)
     begin scope: 'read_fifo/fifo:rd_en'
     LUT4:I0->O           16   0.203   1.005  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.tmp_ram_rd_en)
     LUT5:I4->O            1   0.205   0.580  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o1)
     LUT6:I5->O            1   0.205   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/going_empty_leaving_empty_OR_6_o)
     FD:D                      0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i
    ----------------------------------------
    Total                      6.022ns (1.570ns logic, 4.452ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 2172 / 263
-------------------------------------------------------------------------
Offset:              6.993ns (Levels of Logic = 7)
  Source:            fx2GotData_in (PAD)
  Destination:       write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination Clock: fx2Clk_in rising

  Data Path: fx2GotData_in to write_fifo/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   1.222   1.481  fx2GotData_in_IBUF (fx2GotData_in_IBUF)
     LUT2:I0->O            1   0.203   0.808  comm_fpga_fx2/fx2GotData_in_h2fReady_in_AND_11_o1_SW0 (N61)
     LUT6:I3->O            3   0.205   0.995  writeFifoInputValid1 (writeFifoInputValid)
     begin scope: 'write_fifo/fifo:wr_en'
     LUT5:I0->O            1   0.203   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1)
     LUT6:I4->O            1   0.203   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3)
     LUT4:I2->O            2   0.203   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb4 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FD:D                      0.102          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      6.993ns (2.341ns logic, 4.652ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2Clk_in'
  Total number of paths / destination ports: 188 / 21
-------------------------------------------------------------------------
Offset:              7.718ns (Levels of Logic = 4)
  Source:            comm_fpga_fx2/state_FSM_FFd1 (FF)
  Destination:       fx2Data_io<7> (PAD)
  Source Clock:      fx2Clk_in rising

  Data Path: comm_fpga_fx2/state_FSM_FFd1 to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              41   0.447   1.764  comm_fpga_fx2/state_FSM_FFd1 (comm_fpga_fx2/state_FSM_FFd1)
     LUT5:I0->O            1   0.203   0.580  comm_fpga_fx2/Mmux_dataOut12_SW0 (N11)
     LUT6:I5->O            8   0.205   1.167  comm_fpga_fx2/Mmux_dataOut12 (comm_fpga_fx2/Mmux_dataOut12)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.718ns (3.629ns logic, 4.089ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               7.636ns (Levels of Logic = 5)
  Source:            fx2GotRoom_in (PAD)
  Destination:       fx2Data_io<7> (PAD)

  Data Path: fx2GotRoom_in to fx2Data_io<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   0.907  fx2GotRoom_in_IBUF (fx2GotRoom_in_IBUF)
     LUT5:I3->O            1   0.203   0.580  comm_fpga_fx2/Mmux_dataOut12_SW0 (N11)
     LUT6:I5->O            8   0.205   1.167  comm_fpga_fx2/Mmux_dataOut12 (comm_fpga_fx2/Mmux_dataOut12)
     LUT6:I0->O            1   0.203   0.579  comm_fpga_fx2/Mmux_dataOut11 (comm_fpga_fx2/dataOut<0>)
     IOBUF:I->IO               2.571          fx2Data_io_0_IOBUF (fx2Data_io<0>)
    ----------------------------------------
    Total                      7.636ns (4.404ns logic, 3.232ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    6.022|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.09 secs
 
--> 


Total memory usage is 394956 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   11 (   0 filtered)

