Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Apr 08 02:40:29 2019
| Host         : LAPTOP-1QU5OR1V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fifo_control_sets_placed.rpt
| Design       : fifo
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            2 |
| No           | No                    | Yes                    |              45 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              36 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------+--------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------+--------------------+------------------+----------------+
|  clk_wiz_0/inst/clk_out1 | clk_wiz_0/inst/locked |                    |                1 |              1 |
|  clk_wiz_0/inst/clk_out1 | j                     | rst_IBUF           |                2 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[0][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[1][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[2][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[3][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[4][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[5][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[6][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 | queue[7][3]_i_1_n_0   | rst_IBUF           |                1 |              4 |
|  clk_wiz_0/inst/clk_out1 |                       |                    |                2 |              8 |
|  clk_wiz_0/inst/clk_out1 |                       | rst_IBUF           |                2 |              9 |
|  clk_wiz_0/inst/clk_out1 |                       | seg_din[3]_i_2_n_0 |               11 |             36 |
+--------------------------+-----------------------+--------------------+------------------+----------------+


