{
  "family": "nrf52",
  "architecture": "arm-cortex-m4",
  "vendor": "Nordic Semiconductor",
  "mcus": {
    "nrf52": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FICR": {
          "instances": [
            {
              "name": "FICR",
              "base": "0x10000000"
            }
          ],
          "registers": {
            "CODEPAGESIZE": {
              "offset": "0x10",
              "size": 32,
              "description": "Code memory page size"
            },
            "CODESIZE": {
              "offset": "0x14",
              "size": 32,
              "description": "Code memory size"
            },
            "DEVICEID[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Description collection[0]:  Device identifier"
            },
            "ER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection[0]:  Encryption Root, word 0"
            },
            "IR[%s]": {
              "offset": "0x90",
              "size": 32,
              "description": "Description collection[0]:  Identity Root, word 0"
            },
            "DEVICEADDRTYPE": {
              "offset": "0xA0",
              "size": 32,
              "description": "Device address type"
            },
            "DEVICEADDR[%s]": {
              "offset": "0xA4",
              "size": 32,
              "description": "Description collection[0]:  Device address 0"
            },
            "PART": {
              "offset": "0x00",
              "size": 32,
              "description": "Part code"
            },
            "VARIANT": {
              "offset": "0x04",
              "size": 32,
              "description": "Part Variant, Hardware version and Production configuration"
            },
            "PACKAGE": {
              "offset": "0x08",
              "size": 32,
              "description": "Package option"
            },
            "RAM": {
              "offset": "0x0C",
              "size": 32,
              "description": "RAM variant"
            },
            "FLASH": {
              "offset": "0x10",
              "size": 32,
              "description": "Flash variant"
            },
            "UNUSED0[%s]": {
              "offset": "0x14",
              "size": 32,
              "description": "Description collection[0]: Unspecified"
            },
            "A0": {
              "offset": "0x00",
              "size": 32,
              "description": "Slope definition A0."
            },
            "A1": {
              "offset": "0x04",
              "size": 32,
              "description": "Slope definition A1."
            },
            "A2": {
              "offset": "0x08",
              "size": 32,
              "description": "Slope definition A2."
            },
            "A3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Slope definition A3."
            },
            "A4": {
              "offset": "0x10",
              "size": 32,
              "description": "Slope definition A4."
            },
            "A5": {
              "offset": "0x14",
              "size": 32,
              "description": "Slope definition A5."
            },
            "B0": {
              "offset": "0x18",
              "size": 32,
              "description": "y-intercept B0."
            },
            "B1": {
              "offset": "0x1C",
              "size": 32,
              "description": "y-intercept B1."
            },
            "B2": {
              "offset": "0x20",
              "size": 32,
              "description": "y-intercept B2."
            },
            "B3": {
              "offset": "0x24",
              "size": 32,
              "description": "y-intercept B3."
            },
            "B4": {
              "offset": "0x28",
              "size": 32,
              "description": "y-intercept B4."
            },
            "B5": {
              "offset": "0x2C",
              "size": 32,
              "description": "y-intercept B5."
            },
            "T0": {
              "offset": "0x30",
              "size": 32,
              "description": "Segment end T0."
            },
            "T1": {
              "offset": "0x34",
              "size": 32,
              "description": "Segment end T1."
            },
            "T2": {
              "offset": "0x38",
              "size": 32,
              "description": "Segment end T2."
            },
            "T3": {
              "offset": "0x3C",
              "size": 32,
              "description": "Segment end T3."
            },
            "T4": {
              "offset": "0x40",
              "size": 32,
              "description": "Segment end T4."
            },
            "TAGHEADER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST."
            },
            "TAGHEADER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST."
            },
            "TAGHEADER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST."
            },
            "TAGHEADER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST."
            }
          },
          "bits": {
            "CODEPAGESIZE": {
              "CODEPAGESIZE": {
                "bit": 0,
                "description": "Code memory page size",
                "width": 32
              }
            },
            "CODESIZE": {
              "CODESIZE": {
                "bit": 0,
                "description": "Code memory size in number of pages",
                "width": 32
              }
            },
            "DEVICEID[%s]": {
              "DEVICEID": {
                "bit": 0,
                "description": "64 bit unique device identifier",
                "width": 32
              }
            },
            "ER[%s]": {
              "ER": {
                "bit": 0,
                "description": "Encryption Root, word n",
                "width": 32
              }
            },
            "IR[%s]": {
              "IR": {
                "bit": 0,
                "description": "Identity Root, word n",
                "width": 32
              }
            },
            "DEVICEADDRTYPE": {
              "DEVICEADDRTYPE": {
                "bit": 0,
                "description": "Device address type"
              }
            },
            "DEVICEADDR[%s]": {
              "DEVICEADDR": {
                "bit": 0,
                "description": "48 bit device address",
                "width": 32
              }
            },
            "PART": {
              "PART": {
                "bit": 0,
                "description": "Part code",
                "width": 32
              }
            },
            "VARIANT": {
              "VARIANT": {
                "bit": 0,
                "description": "Part Variant, Hardware version and Production configuration, encoded as ASCII",
                "width": 32
              }
            },
            "PACKAGE": {
              "PACKAGE": {
                "bit": 0,
                "description": "Package option",
                "width": 32
              }
            },
            "RAM": {
              "RAM": {
                "bit": 0,
                "description": "RAM variant",
                "width": 32
              }
            },
            "FLASH": {
              "FLASH": {
                "bit": 0,
                "description": "Flash variant",
                "width": 32
              }
            },
            "A0": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "A1": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "A2": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "A3": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "A4": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "A5": {
              "A": {
                "bit": 0,
                "description": "A (slope definition) register.",
                "width": 12
              }
            },
            "B0": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B1": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B2": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B3": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B4": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "B5": {
              "B": {
                "bit": 0,
                "description": "B (y-intercept)",
                "width": 14
              }
            },
            "T0": {
              "T": {
                "bit": 0,
                "description": "T (segment end)register.",
                "width": 8
              }
            },
            "T1": {
              "T": {
                "bit": 0,
                "description": "T (segment end)register.",
                "width": 8
              }
            },
            "T2": {
              "T": {
                "bit": 0,
                "description": "T (segment end)register.",
                "width": 8
              }
            },
            "T3": {
              "T": {
                "bit": 0,
                "description": "T (segment end)register.",
                "width": 8
              }
            },
            "T4": {
              "T": {
                "bit": 0,
                "description": "T (segment end)register.",
                "width": 8
              }
            },
            "TAGHEADER0": {
              "MFGID": {
                "bit": 0,
                "description": "Default Manufacturer ID: Nordic Semiconductor ASA has ICM 0x5F",
                "width": 8
              },
              "UD1": {
                "bit": 8,
                "description": "Unique identifier byte 1",
                "width": 8
              },
              "UD2": {
                "bit": 16,
                "description": "Unique identifier byte 2",
                "width": 8
              },
              "UD3": {
                "bit": 24,
                "description": "Unique identifier byte 3",
                "width": 8
              }
            },
            "TAGHEADER1": {
              "UD4": {
                "bit": 0,
                "description": "Unique identifier byte 4",
                "width": 8
              },
              "UD5": {
                "bit": 8,
                "description": "Unique identifier byte 5",
                "width": 8
              },
              "UD6": {
                "bit": 16,
                "description": "Unique identifier byte 6",
                "width": 8
              },
              "UD7": {
                "bit": 24,
                "description": "Unique identifier byte 7",
                "width": 8
              }
            },
            "TAGHEADER2": {
              "UD8": {
                "bit": 0,
                "description": "Unique identifier byte 8",
                "width": 8
              },
              "UD9": {
                "bit": 8,
                "description": "Unique identifier byte 9",
                "width": 8
              },
              "UD10": {
                "bit": 16,
                "description": "Unique identifier byte 10",
                "width": 8
              },
              "UD11": {
                "bit": 24,
                "description": "Unique identifier byte 11",
                "width": 8
              }
            },
            "TAGHEADER3": {
              "UD12": {
                "bit": 0,
                "description": "Unique identifier byte 12",
                "width": 8
              },
              "UD13": {
                "bit": 8,
                "description": "Unique identifier byte 13",
                "width": 8
              },
              "UD14": {
                "bit": 16,
                "description": "Unique identifier byte 14",
                "width": 8
              },
              "UD15": {
                "bit": 24,
                "description": "Unique identifier byte 15",
                "width": 8
              }
            }
          }
        },
        "UICR": {
          "instances": [
            {
              "name": "UICR",
              "base": "0x10001000"
            }
          ],
          "registers": {
            "UNUSED0": {
              "offset": "0x00",
              "size": 32,
              "description": "Unspecified"
            },
            "UNUSED1": {
              "offset": "0x04",
              "size": 32,
              "description": "Unspecified"
            },
            "UNUSED2": {
              "offset": "0x08",
              "size": 32,
              "description": "Unspecified"
            },
            "UNUSED3": {
              "offset": "0x10",
              "size": 32,
              "description": "Unspecified"
            },
            "NRFFW[%s]": {
              "offset": "0x14",
              "size": 32,
              "description": "Description collection[0]:  Reserved for Nordic firmware design"
            },
            "NRFHW[%s]": {
              "offset": "0x50",
              "size": 32,
              "description": "Description collection[0]:  Reserved for Nordic hardware design"
            },
            "CUSTOMER[%s]": {
              "offset": "0x80",
              "size": 32,
              "description": "Description collection[0]:  Reserved for customer"
            },
            "PSELRESET[%s]": {
              "offset": "0x200",
              "size": 32,
              "description": "Description collection[0]:  Mapping of the nRESET function (see POWER chapter for details)"
            },
            "APPROTECT": {
              "offset": "0x208",
              "size": 32,
              "description": "Access Port protection"
            },
            "NFCPINS": {
              "offset": "0x20C",
              "size": 32,
              "description": "Setting of pins dedicated to NFC functionality: NFC antenna or GPIO"
            }
          },
          "bits": {
            "NRFFW[%s]": {
              "NRFFW": {
                "bit": 0,
                "description": "Reserved for Nordic firmware design",
                "width": 32
              }
            },
            "NRFHW[%s]": {
              "NRFHW": {
                "bit": 0,
                "description": "Reserved for Nordic hardware design",
                "width": 32
              }
            },
            "CUSTOMER[%s]": {
              "CUSTOMER": {
                "bit": 0,
                "description": "Reserved for customer",
                "width": 32
              }
            },
            "PSELRESET[%s]": {
              "PIN": {
                "bit": 0,
                "description": "GPIO number P0.n onto which Reset is exposed",
                "width": 6
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "APPROTECT": {
              "PALL": {
                "bit": 0,
                "description": "Enable or disable Access Port protection. Any other value than 0xFF being written to this field will enable protection.",
                "width": 8
              }
            },
            "NFCPINS": {
              "PROTECT": {
                "bit": 0,
                "description": "Setting of pins dedicated to NFC functionality"
              }
            }
          }
        },
        "BPROT": {
          "instances": [
            {
              "name": "BPROT",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "CONFIG0": {
              "offset": "0x600",
              "size": 32,
              "description": "Block protect configuration register 0"
            },
            "CONFIG1": {
              "offset": "0x604",
              "size": 32,
              "description": "Block protect configuration register 1"
            },
            "DISABLEINDEBUG": {
              "offset": "0x608",
              "size": 32,
              "description": "Disable protection mechanism in debug interface mode"
            },
            "UNUSED0": {
              "offset": "0x60C",
              "size": 32,
              "description": "Unspecified"
            },
            "CONFIG2": {
              "offset": "0x610",
              "size": 32,
              "description": "Block protect configuration register 2"
            },
            "CONFIG3": {
              "offset": "0x614",
              "size": 32,
              "description": "Block protect configuration register 3"
            }
          },
          "bits": {
            "CONFIG0": {
              "REGION0": {
                "bit": 0,
                "description": "Enable protection for region 0. Write '0' has no effect."
              },
              "REGION1": {
                "bit": 1,
                "description": "Enable protection for region 1. Write '0' has no effect."
              },
              "REGION2": {
                "bit": 2,
                "description": "Enable protection for region 2. Write '0' has no effect."
              },
              "REGION3": {
                "bit": 3,
                "description": "Enable protection for region 3. Write '0' has no effect."
              },
              "REGION4": {
                "bit": 4,
                "description": "Enable protection for region 4. Write '0' has no effect."
              },
              "REGION5": {
                "bit": 5,
                "description": "Enable protection for region 5. Write '0' has no effect."
              },
              "REGION6": {
                "bit": 6,
                "description": "Enable protection for region 6. Write '0' has no effect."
              },
              "REGION7": {
                "bit": 7,
                "description": "Enable protection for region 7. Write '0' has no effect."
              },
              "REGION8": {
                "bit": 8,
                "description": "Enable protection for region 8. Write '0' has no effect."
              },
              "REGION9": {
                "bit": 9,
                "description": "Enable protection for region 9. Write '0' has no effect."
              },
              "REGION10": {
                "bit": 10,
                "description": "Enable protection for region 10. Write '0' has no effect."
              },
              "REGION11": {
                "bit": 11,
                "description": "Enable protection for region 11. Write '0' has no effect."
              },
              "REGION12": {
                "bit": 12,
                "description": "Enable protection for region 12. Write '0' has no effect."
              },
              "REGION13": {
                "bit": 13,
                "description": "Enable protection for region 13. Write '0' has no effect."
              },
              "REGION14": {
                "bit": 14,
                "description": "Enable protection for region 14. Write '0' has no effect."
              },
              "REGION15": {
                "bit": 15,
                "description": "Enable protection for region 15. Write '0' has no effect."
              },
              "REGION16": {
                "bit": 16,
                "description": "Enable protection for region 16. Write '0' has no effect."
              },
              "REGION17": {
                "bit": 17,
                "description": "Enable protection for region 17. Write '0' has no effect."
              },
              "REGION18": {
                "bit": 18,
                "description": "Enable protection for region 18. Write '0' has no effect."
              },
              "REGION19": {
                "bit": 19,
                "description": "Enable protection for region 19. Write '0' has no effect."
              },
              "REGION20": {
                "bit": 20,
                "description": "Enable protection for region 20. Write '0' has no effect."
              },
              "REGION21": {
                "bit": 21,
                "description": "Enable protection for region 21. Write '0' has no effect."
              },
              "REGION22": {
                "bit": 22,
                "description": "Enable protection for region 22. Write '0' has no effect."
              },
              "REGION23": {
                "bit": 23,
                "description": "Enable protection for region 23. Write '0' has no effect."
              },
              "REGION24": {
                "bit": 24,
                "description": "Enable protection for region 24. Write '0' has no effect."
              },
              "REGION25": {
                "bit": 25,
                "description": "Enable protection for region 25. Write '0' has no effect."
              },
              "REGION26": {
                "bit": 26,
                "description": "Enable protection for region 26. Write '0' has no effect."
              },
              "REGION27": {
                "bit": 27,
                "description": "Enable protection for region 27. Write '0' has no effect."
              },
              "REGION28": {
                "bit": 28,
                "description": "Enable protection for region 28. Write '0' has no effect."
              },
              "REGION29": {
                "bit": 29,
                "description": "Enable protection for region 29. Write '0' has no effect."
              },
              "REGION30": {
                "bit": 30,
                "description": "Enable protection for region 30. Write '0' has no effect."
              },
              "REGION31": {
                "bit": 31,
                "description": "Enable protection for region 31. Write '0' has no effect."
              }
            },
            "CONFIG1": {
              "REGION32": {
                "bit": 0,
                "description": "Enable protection for region 32. Write '0' has no effect."
              },
              "REGION33": {
                "bit": 1,
                "description": "Enable protection for region 33. Write '0' has no effect."
              },
              "REGION34": {
                "bit": 2,
                "description": "Enable protection for region 34. Write '0' has no effect."
              },
              "REGION35": {
                "bit": 3,
                "description": "Enable protection for region 35. Write '0' has no effect."
              },
              "REGION36": {
                "bit": 4,
                "description": "Enable protection for region 36. Write '0' has no effect."
              },
              "REGION37": {
                "bit": 5,
                "description": "Enable protection for region 37. Write '0' has no effect."
              },
              "REGION38": {
                "bit": 6,
                "description": "Enable protection for region 38. Write '0' has no effect."
              },
              "REGION39": {
                "bit": 7,
                "description": "Enable protection for region 39. Write '0' has no effect."
              },
              "REGION40": {
                "bit": 8,
                "description": "Enable protection for region 40. Write '0' has no effect."
              },
              "REGION41": {
                "bit": 9,
                "description": "Enable protection for region 41. Write '0' has no effect."
              },
              "REGION42": {
                "bit": 10,
                "description": "Enable protection for region 42. Write '0' has no effect."
              },
              "REGION43": {
                "bit": 11,
                "description": "Enable protection for region 43. Write '0' has no effect."
              },
              "REGION44": {
                "bit": 12,
                "description": "Enable protection for region 44. Write '0' has no effect."
              },
              "REGION45": {
                "bit": 13,
                "description": "Enable protection for region 45. Write '0' has no effect."
              },
              "REGION46": {
                "bit": 14,
                "description": "Enable protection for region 46. Write '0' has no effect."
              },
              "REGION47": {
                "bit": 15,
                "description": "Enable protection for region 47. Write '0' has no effect."
              },
              "REGION48": {
                "bit": 16,
                "description": "Enable protection for region 48. Write '0' has no effect."
              },
              "REGION49": {
                "bit": 17,
                "description": "Enable protection for region 49. Write '0' has no effect."
              },
              "REGION50": {
                "bit": 18,
                "description": "Enable protection for region 50. Write '0' has no effect."
              },
              "REGION51": {
                "bit": 19,
                "description": "Enable protection for region 51. Write '0' has no effect."
              },
              "REGION52": {
                "bit": 20,
                "description": "Enable protection for region 52. Write '0' has no effect."
              },
              "REGION53": {
                "bit": 21,
                "description": "Enable protection for region 53. Write '0' has no effect."
              },
              "REGION54": {
                "bit": 22,
                "description": "Enable protection for region 54. Write '0' has no effect."
              },
              "REGION55": {
                "bit": 23,
                "description": "Enable protection for region 55. Write '0' has no effect."
              },
              "REGION56": {
                "bit": 24,
                "description": "Enable protection for region 56. Write '0' has no effect."
              },
              "REGION57": {
                "bit": 25,
                "description": "Enable protection for region 57. Write '0' has no effect."
              },
              "REGION58": {
                "bit": 26,
                "description": "Enable protection for region 58. Write '0' has no effect."
              },
              "REGION59": {
                "bit": 27,
                "description": "Enable protection for region 59. Write '0' has no effect."
              },
              "REGION60": {
                "bit": 28,
                "description": "Enable protection for region 60. Write '0' has no effect."
              },
              "REGION61": {
                "bit": 29,
                "description": "Enable protection for region 61. Write '0' has no effect."
              },
              "REGION62": {
                "bit": 30,
                "description": "Enable protection for region 62. Write '0' has no effect."
              },
              "REGION63": {
                "bit": 31,
                "description": "Enable protection for region 63. Write '0' has no effect."
              }
            },
            "DISABLEINDEBUG": {
              "DISABLEINDEBUG": {
                "bit": 0,
                "description": "Disable the protection mechanism for NVM regions while in debug interface mode. This register will only disable the protection mechanism if the device is in debug interface mode."
              }
            },
            "CONFIG2": {
              "REGION64": {
                "bit": 0,
                "description": "Enable protection for region 64. Write '0' has no effect."
              },
              "REGION65": {
                "bit": 1,
                "description": "Enable protection for region 65. Write '0' has no effect."
              },
              "REGION66": {
                "bit": 2,
                "description": "Enable protection for region 66. Write '0' has no effect."
              },
              "REGION67": {
                "bit": 3,
                "description": "Enable protection for region 67. Write '0' has no effect."
              },
              "REGION68": {
                "bit": 4,
                "description": "Enable protection for region 68. Write '0' has no effect."
              },
              "REGION69": {
                "bit": 5,
                "description": "Enable protection for region 69. Write '0' has no effect."
              },
              "REGION70": {
                "bit": 6,
                "description": "Enable protection for region 70. Write '0' has no effect."
              },
              "REGION71": {
                "bit": 7,
                "description": "Enable protection for region 71. Write '0' has no effect."
              },
              "REGION72": {
                "bit": 8,
                "description": "Enable protection for region 72. Write '0' has no effect."
              },
              "REGION73": {
                "bit": 9,
                "description": "Enable protection for region 73. Write '0' has no effect."
              },
              "REGION74": {
                "bit": 10,
                "description": "Enable protection for region 74. Write '0' has no effect."
              },
              "REGION75": {
                "bit": 11,
                "description": "Enable protection for region 75. Write '0' has no effect."
              },
              "REGION76": {
                "bit": 12,
                "description": "Enable protection for region 76. Write '0' has no effect."
              },
              "REGION77": {
                "bit": 13,
                "description": "Enable protection for region 77. Write '0' has no effect."
              },
              "REGION78": {
                "bit": 14,
                "description": "Enable protection for region 78. Write '0' has no effect."
              },
              "REGION79": {
                "bit": 15,
                "description": "Enable protection for region 79. Write '0' has no effect."
              },
              "REGION80": {
                "bit": 16,
                "description": "Enable protection for region 80. Write '0' has no effect."
              },
              "REGION81": {
                "bit": 17,
                "description": "Enable protection for region 81. Write '0' has no effect."
              },
              "REGION82": {
                "bit": 18,
                "description": "Enable protection for region 82. Write '0' has no effect."
              },
              "REGION83": {
                "bit": 19,
                "description": "Enable protection for region 83. Write '0' has no effect."
              },
              "REGION84": {
                "bit": 20,
                "description": "Enable protection for region 84. Write '0' has no effect."
              },
              "REGION85": {
                "bit": 21,
                "description": "Enable protection for region 85. Write '0' has no effect."
              },
              "REGION86": {
                "bit": 22,
                "description": "Enable protection for region 86. Write '0' has no effect."
              },
              "REGION87": {
                "bit": 23,
                "description": "Enable protection for region 87. Write '0' has no effect."
              },
              "REGION88": {
                "bit": 24,
                "description": "Enable protection for region 88. Write '0' has no effect."
              },
              "REGION89": {
                "bit": 25,
                "description": "Enable protection for region 89. Write '0' has no effect."
              },
              "REGION90": {
                "bit": 26,
                "description": "Enable protection for region 90. Write '0' has no effect."
              },
              "REGION91": {
                "bit": 27,
                "description": "Enable protection for region 91. Write '0' has no effect."
              },
              "REGION92": {
                "bit": 28,
                "description": "Enable protection for region 92. Write '0' has no effect."
              },
              "REGION93": {
                "bit": 29,
                "description": "Enable protection for region 93. Write '0' has no effect."
              },
              "REGION94": {
                "bit": 30,
                "description": "Enable protection for region 94. Write '0' has no effect."
              },
              "REGION95": {
                "bit": 31,
                "description": "Enable protection for region 95. Write '0' has no effect."
              }
            },
            "CONFIG3": {
              "REGION96": {
                "bit": 0,
                "description": "Enable protection for region 96. Write '0' has no effect."
              },
              "REGION97": {
                "bit": 1,
                "description": "Enable protection for region 97. Write '0' has no effect."
              },
              "REGION98": {
                "bit": 2,
                "description": "Enable protection for region 98. Write '0' has no effect."
              },
              "REGION99": {
                "bit": 3,
                "description": "Enable protection for region 99. Write '0' has no effect."
              },
              "REGION100": {
                "bit": 4,
                "description": "Enable protection for region 100. Write '0' has no effect."
              },
              "REGION101": {
                "bit": 5,
                "description": "Enable protection for region 101. Write '0' has no effect."
              },
              "REGION102": {
                "bit": 6,
                "description": "Enable protection for region 102. Write '0' has no effect."
              },
              "REGION103": {
                "bit": 7,
                "description": "Enable protection for region 103. Write '0' has no effect."
              },
              "REGION104": {
                "bit": 8,
                "description": "Enable protection for region 104. Write '0' has no effect."
              },
              "REGION105": {
                "bit": 9,
                "description": "Enable protection for region 105. Write '0' has no effect."
              },
              "REGION106": {
                "bit": 10,
                "description": "Enable protection for region 106. Write '0' has no effect."
              },
              "REGION107": {
                "bit": 11,
                "description": "Enable protection for region 107. Write '0' has no effect."
              },
              "REGION108": {
                "bit": 12,
                "description": "Enable protection for region 108. Write '0' has no effect."
              },
              "REGION109": {
                "bit": 13,
                "description": "Enable protection for region 109. Write '0' has no effect."
              },
              "REGION110": {
                "bit": 14,
                "description": "Enable protection for region 110. Write '0' has no effect."
              },
              "REGION111": {
                "bit": 15,
                "description": "Enable protection for region 111. Write '0' has no effect."
              },
              "REGION112": {
                "bit": 16,
                "description": "Enable protection for region 112. Write '0' has no effect."
              },
              "REGION113": {
                "bit": 17,
                "description": "Enable protection for region 113. Write '0' has no effect."
              },
              "REGION114": {
                "bit": 18,
                "description": "Enable protection for region 114. Write '0' has no effect."
              },
              "REGION115": {
                "bit": 19,
                "description": "Enable protection for region 115. Write '0' has no effect."
              },
              "REGION116": {
                "bit": 20,
                "description": "Enable protection for region 116. Write '0' has no effect."
              },
              "REGION117": {
                "bit": 21,
                "description": "Enable protection for region 117. Write '0' has no effect."
              },
              "REGION118": {
                "bit": 22,
                "description": "Enable protection for region 118. Write '0' has no effect."
              },
              "REGION119": {
                "bit": 23,
                "description": "Enable protection for region 119. Write '0' has no effect."
              },
              "REGION120": {
                "bit": 24,
                "description": "Enable protection for region 120. Write '0' has no effect."
              },
              "REGION121": {
                "bit": 25,
                "description": "Enable protection for region 121. Write '0' has no effect."
              },
              "REGION122": {
                "bit": 26,
                "description": "Enable protection for region 122. Write '0' has no effect."
              },
              "REGION123": {
                "bit": 27,
                "description": "Enable protection for region 123. Write '0' has no effect."
              },
              "REGION124": {
                "bit": 28,
                "description": "Enable protection for region 124. Write '0' has no effect."
              },
              "REGION125": {
                "bit": 29,
                "description": "Enable protection for region 125. Write '0' has no effect."
              },
              "REGION126": {
                "bit": 30,
                "description": "Enable protection for region 126. Write '0' has no effect."
              },
              "REGION127": {
                "bit": 31,
                "description": "Enable protection for region 127. Write '0' has no effect."
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "POWER",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_CONSTLAT": {
              "offset": "0x78",
              "size": 32,
              "description": "Enable constant latency mode"
            },
            "TASKS_LOWPWR": {
              "offset": "0x7C",
              "size": 32,
              "description": "Enable low power mode (variable latency)"
            },
            "EVENTS_POFWARN": {
              "offset": "0x108",
              "size": 32,
              "description": "Power failure warning"
            },
            "EVENTS_SLEEPENTER": {
              "offset": "0x114",
              "size": 32,
              "description": "CPU entered WFI/WFE sleep"
            },
            "EVENTS_SLEEPEXIT": {
              "offset": "0x118",
              "size": 32,
              "description": "CPU exited WFI/WFE sleep"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RESETREAS": {
              "offset": "0x400",
              "size": 32,
              "description": "Reset reason"
            },
            "RAMSTATUS": {
              "offset": "0x428",
              "size": 32,
              "description": "Deprecated register -  RAM status register"
            },
            "SYSTEMOFF": {
              "offset": "0x500",
              "size": 32,
              "description": "System OFF register"
            },
            "POFCON": {
              "offset": "0x510",
              "size": 32,
              "description": "Power failure comparator configuration"
            },
            "GPREGRET": {
              "offset": "0x51C",
              "size": 32,
              "description": "General purpose retention register"
            },
            "GPREGRET2": {
              "offset": "0x520",
              "size": 32,
              "description": "General purpose retention register"
            },
            "RAMON": {
              "offset": "0x524",
              "size": 32,
              "description": "Deprecated register -  RAM on/off register (this register is retained)"
            },
            "RAMONB": {
              "offset": "0x554",
              "size": 32,
              "description": "Deprecated register -  RAM on/off register (this register is retained)"
            },
            "DCDCEN": {
              "offset": "0x578",
              "size": 32,
              "description": "DC/DC enable register"
            },
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  RAM0 power control register"
            },
            "POWERSET": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  RAM0 power control set register"
            },
            "POWERCLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster[0]:  RAM0 power control clear register"
            }
          },
          "bits": {
            "INTENSET": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for POFWARN event"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for SLEEPENTER event"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for SLEEPEXIT event"
              }
            },
            "INTENCLR": {
              "POFWARN": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for POFWARN event"
              },
              "SLEEPENTER": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for SLEEPENTER event"
              },
              "SLEEPEXIT": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for SLEEPEXIT event"
              }
            },
            "RESETREAS": {
              "RESETPIN": {
                "bit": 0,
                "description": "Reset from pin-reset detected"
              },
              "DOG": {
                "bit": 1,
                "description": "Reset from watchdog detected"
              },
              "SREQ": {
                "bit": 2,
                "description": "Reset from soft reset detected"
              },
              "LOCKUP": {
                "bit": 3,
                "description": "Reset from CPU lock-up detected"
              },
              "OFF": {
                "bit": 16,
                "description": "Reset due to wake up from System OFF mode when wakeup is triggered from DETECT signal from GPIO"
              },
              "LPCOMP": {
                "bit": 17,
                "description": "Reset due to wake up from System OFF mode when wakeup is triggered from ANADETECT signal from LPCOMP"
              },
              "DIF": {
                "bit": 18,
                "description": "Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode"
              },
              "NFC": {
                "bit": 19,
                "description": "Reset due to wake up from System OFF mode by NFC field detect"
              }
            },
            "RAMSTATUS": {
              "RAMBLOCK0": {
                "bit": 0,
                "description": "RAM block 0 is on or off/powering up"
              },
              "RAMBLOCK1": {
                "bit": 1,
                "description": "RAM block 1 is on or off/powering up"
              },
              "RAMBLOCK2": {
                "bit": 2,
                "description": "RAM block 2 is on or off/powering up"
              },
              "RAMBLOCK3": {
                "bit": 3,
                "description": "RAM block 3 is on or off/powering up"
              }
            },
            "SYSTEMOFF": {
              "SYSTEMOFF": {
                "bit": 0,
                "description": "Enable System OFF mode"
              }
            },
            "POFCON": {
              "POF": {
                "bit": 0,
                "description": "Enable or disable power failure comparator"
              },
              "THRESHOLD": {
                "bit": 1,
                "description": "Power failure comparator threshold setting",
                "width": 4
              }
            },
            "GPREGRET": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register",
                "width": 8
              }
            },
            "GPREGRET2": {
              "GPREGRET": {
                "bit": 0,
                "description": "General purpose retention register",
                "width": 8
              }
            },
            "RAMON": {
              "ONRAM0": {
                "bit": 0,
                "description": "Keep RAM block 0 on or off in system ON Mode"
              },
              "ONRAM1": {
                "bit": 1,
                "description": "Keep RAM block 1 on or off in system ON Mode"
              },
              "OFFRAM0": {
                "bit": 16,
                "description": "Keep retention on RAM block 0 when RAM block is switched off"
              },
              "OFFRAM1": {
                "bit": 17,
                "description": "Keep retention on RAM block 1 when RAM block is switched off"
              }
            },
            "RAMONB": {
              "ONRAM2": {
                "bit": 0,
                "description": "Keep RAM block 2 on or off in system ON Mode"
              },
              "ONRAM3": {
                "bit": 1,
                "description": "Keep RAM block 3 on or off in system ON Mode"
              },
              "OFFRAM2": {
                "bit": 16,
                "description": "Keep retention on RAM block 2 when RAM block is switched off"
              },
              "OFFRAM3": {
                "bit": 17,
                "description": "Keep retention on RAM block 3 when RAM block is switched off"
              }
            },
            "DCDCEN": {
              "DCDCEN": {
                "bit": 0,
                "description": "Enable or disable DC/DC converter"
              }
            },
            "POWER": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 ON or OFF in System ON mode."
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 ON or OFF in System ON mode."
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is in OFF"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is in OFF"
              }
            },
            "POWERSET": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAM0 on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAM0 on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is switched off"
              }
            },
            "POWERCLR": {
              "S0POWER": {
                "bit": 0,
                "description": "Keep RAM section S0 of RAM0 on or off in System ON mode"
              },
              "S1POWER": {
                "bit": 1,
                "description": "Keep RAM section S1 of RAM0 on or off in System ON mode"
              },
              "S0RETENTION": {
                "bit": 16,
                "description": "Keep retention on RAM section S0 when RAM section is switched off"
              },
              "S1RETENTION": {
                "bit": 17,
                "description": "Keep retention on RAM section S1 when RAM section is switched off"
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "CLOCK",
              "base": "0x40000000",
              "irq": 0
            }
          ],
          "registers": {
            "TASKS_HFCLKSTART": {
              "offset": "0x00",
              "size": 32,
              "description": "Start HFCLK crystal oscillator"
            },
            "TASKS_HFCLKSTOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop HFCLK crystal oscillator"
            },
            "TASKS_LFCLKSTART": {
              "offset": "0x08",
              "size": 32,
              "description": "Start LFCLK source"
            },
            "TASKS_LFCLKSTOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop LFCLK source"
            },
            "TASKS_CAL": {
              "offset": "0x10",
              "size": 32,
              "description": "Start calibration of LFRC oscillator"
            },
            "TASKS_CTSTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start calibration timer"
            },
            "TASKS_CTSTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop calibration timer"
            },
            "EVENTS_HFCLKSTARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "HFCLK oscillator started"
            },
            "EVENTS_LFCLKSTARTED": {
              "offset": "0x104",
              "size": 32,
              "description": "LFCLK started"
            },
            "EVENTS_DONE": {
              "offset": "0x10C",
              "size": 32,
              "description": "Calibration of LFCLK RC oscillator complete event"
            },
            "EVENTS_CTTO": {
              "offset": "0x110",
              "size": 32,
              "description": "Calibration timer timeout"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "HFCLKRUN": {
              "offset": "0x408",
              "size": 32,
              "description": "Status indicating that HFCLKSTART task has been triggered"
            },
            "HFCLKSTAT": {
              "offset": "0x40C",
              "size": 32,
              "description": "HFCLK status"
            },
            "LFCLKRUN": {
              "offset": "0x414",
              "size": 32,
              "description": "Status indicating that LFCLKSTART task has been triggered"
            },
            "LFCLKSTAT": {
              "offset": "0x418",
              "size": 32,
              "description": "LFCLK status"
            },
            "LFCLKSRCCOPY": {
              "offset": "0x41C",
              "size": 32,
              "description": "Copy of LFCLKSRC register, set when LFCLKSTART task was triggered"
            },
            "LFCLKSRC": {
              "offset": "0x518",
              "size": 32,
              "description": "Clock source for the LFCLK"
            },
            "CTIV": {
              "offset": "0x538",
              "size": 32,
              "description": "Calibration timer interval"
            },
            "TRACECONFIG": {
              "offset": "0x55C",
              "size": 32,
              "description": "Clocking options for the Trace Port debug interface"
            }
          },
          "bits": {
            "INTENSET": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for HFCLKSTARTED event"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for LFCLKSTARTED event"
              },
              "DONE": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for DONE event"
              },
              "CTTO": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for CTTO event"
              }
            },
            "INTENCLR": {
              "HFCLKSTARTED": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for HFCLKSTARTED event"
              },
              "LFCLKSTARTED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for LFCLKSTARTED event"
              },
              "DONE": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for DONE event"
              },
              "CTTO": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for CTTO event"
              }
            },
            "HFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "HFCLKSTART task triggered or not"
              }
            },
            "HFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Source of HFCLK"
              },
              "STATE": {
                "bit": 16,
                "description": "HFCLK state"
              }
            },
            "LFCLKRUN": {
              "STATUS": {
                "bit": 0,
                "description": "LFCLKSTART task triggered or not"
              }
            },
            "LFCLKSTAT": {
              "SRC": {
                "bit": 0,
                "description": "Source of LFCLK",
                "width": 2
              },
              "STATE": {
                "bit": 16,
                "description": "LFCLK state"
              }
            },
            "LFCLKSRCCOPY": {
              "SRC": {
                "bit": 0,
                "description": "Clock source",
                "width": 2
              }
            },
            "LFCLKSRC": {
              "SRC": {
                "bit": 0,
                "description": "Clock source",
                "width": 2
              },
              "BYPASS": {
                "bit": 16,
                "description": "Enable or disable bypass of LFCLK crystal oscillator with external clock source"
              },
              "EXTERNAL": {
                "bit": 17,
                "description": "Enable or disable external source for LFCLK"
              }
            },
            "CTIV": {
              "CTIV": {
                "bit": 0,
                "description": "Calibration timer interval in multiple of 0.25 seconds. Range: 0.25 seconds to 31.75 seconds.",
                "width": 7
              }
            },
            "TRACECONFIG": {
              "TRACEPORTSPEED": {
                "bit": 0,
                "description": "Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two.",
                "width": 2
              },
              "TRACEMUX": {
                "bit": 16,
                "description": "Pin multiplexing of trace signals.",
                "width": 2
              }
            }
          }
        },
        "RADIO": {
          "instances": [
            {
              "name": "RADIO",
              "base": "0x40001000",
              "irq": 1
            }
          ],
          "registers": {
            "TASKS_TXEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Enable RADIO in TX mode"
            },
            "TASKS_RXEN": {
              "offset": "0x04",
              "size": 32,
              "description": "Enable RADIO in RX mode"
            },
            "TASKS_START": {
              "offset": "0x08",
              "size": 32,
              "description": "Start RADIO"
            },
            "TASKS_STOP": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop RADIO"
            },
            "TASKS_DISABLE": {
              "offset": "0x10",
              "size": 32,
              "description": "Disable RADIO"
            },
            "TASKS_RSSISTART": {
              "offset": "0x14",
              "size": 32,
              "description": "Start the RSSI and take one single sample of the receive signal strength."
            },
            "TASKS_RSSISTOP": {
              "offset": "0x18",
              "size": 32,
              "description": "Stop the RSSI measurement"
            },
            "TASKS_BCSTART": {
              "offset": "0x1C",
              "size": 32,
              "description": "Start the bit counter"
            },
            "TASKS_BCSTOP": {
              "offset": "0x20",
              "size": 32,
              "description": "Stop the bit counter"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "RADIO has ramped up and is ready to be started"
            },
            "EVENTS_ADDRESS": {
              "offset": "0x104",
              "size": 32,
              "description": "Address sent or received"
            },
            "EVENTS_PAYLOAD": {
              "offset": "0x108",
              "size": 32,
              "description": "Packet payload sent or received"
            },
            "EVENTS_END": {
              "offset": "0x10C",
              "size": 32,
              "description": "Packet sent or received"
            },
            "EVENTS_DISABLED": {
              "offset": "0x110",
              "size": 32,
              "description": "RADIO has been disabled"
            },
            "EVENTS_DEVMATCH": {
              "offset": "0x114",
              "size": 32,
              "description": "A device address match occurred on the last received packet"
            },
            "EVENTS_DEVMISS": {
              "offset": "0x118",
              "size": 32,
              "description": "No device address match occurred on the last received packet"
            },
            "EVENTS_RSSIEND": {
              "offset": "0x11C",
              "size": 32,
              "description": "Sampling of receive signal strength complete."
            },
            "EVENTS_BCMATCH": {
              "offset": "0x128",
              "size": 32,
              "description": "Bit counter reached bit count value."
            },
            "EVENTS_CRCOK": {
              "offset": "0x130",
              "size": 32,
              "description": "Packet received with CRC ok"
            },
            "EVENTS_CRCERROR": {
              "offset": "0x134",
              "size": 32,
              "description": "Packet received with CRC error"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CRCSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "CRC status"
            },
            "RXMATCH": {
              "offset": "0x408",
              "size": 32,
              "description": "Received address"
            },
            "RXCRC": {
              "offset": "0x40C",
              "size": 32,
              "description": "CRC field of previously received packet"
            },
            "DAI": {
              "offset": "0x410",
              "size": 32,
              "description": "Device address match index"
            },
            "PACKETPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "Packet pointer"
            },
            "FREQUENCY": {
              "offset": "0x508",
              "size": 32,
              "description": "Frequency"
            },
            "TXPOWER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Output power"
            },
            "MODE": {
              "offset": "0x510",
              "size": 32,
              "description": "Data rate and modulation"
            },
            "PCNF0": {
              "offset": "0x514",
              "size": 32,
              "description": "Packet configuration register 0"
            },
            "PCNF1": {
              "offset": "0x518",
              "size": 32,
              "description": "Packet configuration register 1"
            },
            "BASE0": {
              "offset": "0x51C",
              "size": 32,
              "description": "Base address 0"
            },
            "BASE1": {
              "offset": "0x520",
              "size": 32,
              "description": "Base address 1"
            },
            "PREFIX0": {
              "offset": "0x524",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 0-3"
            },
            "PREFIX1": {
              "offset": "0x528",
              "size": 32,
              "description": "Prefixes bytes for logical addresses 4-7"
            },
            "TXADDRESS": {
              "offset": "0x52C",
              "size": 32,
              "description": "Transmit address select"
            },
            "RXADDRESSES": {
              "offset": "0x530",
              "size": 32,
              "description": "Receive address select"
            },
            "CRCCNF": {
              "offset": "0x534",
              "size": 32,
              "description": "CRC configuration"
            },
            "CRCPOLY": {
              "offset": "0x538",
              "size": 32,
              "description": "CRC polynomial"
            },
            "CRCINIT": {
              "offset": "0x53C",
              "size": 32,
              "description": "CRC initial value"
            },
            "UNUSED0": {
              "offset": "0x540",
              "size": 32,
              "description": "Unspecified"
            },
            "TIFS": {
              "offset": "0x544",
              "size": 32,
              "description": "Inter Frame Spacing in us"
            },
            "RSSISAMPLE": {
              "offset": "0x548",
              "size": 32,
              "description": "RSSI sample"
            },
            "STATE": {
              "offset": "0x550",
              "size": 32,
              "description": "Current radio state"
            },
            "DATAWHITEIV": {
              "offset": "0x554",
              "size": 32,
              "description": "Data whitening initial value"
            },
            "BCC": {
              "offset": "0x560",
              "size": 32,
              "description": "Bit counter compare"
            },
            "DAB[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection[0]:  Device address base segment 0"
            },
            "DAP[%s]": {
              "offset": "0x620",
              "size": 32,
              "description": "Description collection[0]:  Device address prefix 0"
            },
            "DACNF": {
              "offset": "0x640",
              "size": 32,
              "description": "Device address match configuration"
            },
            "MODECNF0": {
              "offset": "0x650",
              "size": 32,
              "description": "Radio mode configuration register 0"
            },
            "POWER": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Peripheral power control"
            }
          },
          "bits": {
            "SHORTS": {
              "READY_START": {
                "bit": 0,
                "description": "Shortcut between READY event and START task"
              },
              "END_DISABLE": {
                "bit": 1,
                "description": "Shortcut between END event and DISABLE task"
              },
              "DISABLED_TXEN": {
                "bit": 2,
                "description": "Shortcut between DISABLED event and TXEN task"
              },
              "DISABLED_RXEN": {
                "bit": 3,
                "description": "Shortcut between DISABLED event and RXEN task"
              },
              "ADDRESS_RSSISTART": {
                "bit": 4,
                "description": "Shortcut between ADDRESS event and RSSISTART task"
              },
              "END_START": {
                "bit": 5,
                "description": "Shortcut between END event and START task"
              },
              "ADDRESS_BCSTART": {
                "bit": 6,
                "description": "Shortcut between ADDRESS event and BCSTART task"
              },
              "DISABLED_RSSISTOP": {
                "bit": 8,
                "description": "Shortcut between DISABLED event and RSSISTOP task"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for READY event"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for ADDRESS event"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for PAYLOAD event"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for END event"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for DISABLED event"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for DEVMATCH event"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for DEVMISS event"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for RSSIEND event"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to Enable interrupt for BCMATCH event"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to Enable interrupt for CRCOK event"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to Enable interrupt for CRCERROR event"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for READY event"
              },
              "ADDRESS": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for ADDRESS event"
              },
              "PAYLOAD": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for PAYLOAD event"
              },
              "END": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for END event"
              },
              "DISABLED": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for DISABLED event"
              },
              "DEVMATCH": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for DEVMATCH event"
              },
              "DEVMISS": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for DEVMISS event"
              },
              "RSSIEND": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for RSSIEND event"
              },
              "BCMATCH": {
                "bit": 10,
                "description": "Write '1' to Disable interrupt for BCMATCH event"
              },
              "CRCOK": {
                "bit": 12,
                "description": "Write '1' to Disable interrupt for CRCOK event"
              },
              "CRCERROR": {
                "bit": 13,
                "description": "Write '1' to Disable interrupt for CRCERROR event"
              }
            },
            "CRCSTATUS": {
              "CRCSTATUS": {
                "bit": 0,
                "description": "CRC status of packet received"
              }
            },
            "RXMATCH": {
              "RXMATCH": {
                "bit": 0,
                "description": "Received address",
                "width": 3
              }
            },
            "RXCRC": {
              "RXCRC": {
                "bit": 0,
                "description": "CRC field of previously received packet",
                "width": 24
              }
            },
            "DAI": {
              "DAI": {
                "bit": 0,
                "description": "Device address match index",
                "width": 3
              }
            },
            "PACKETPTR": {
              "PACKETPTR": {
                "bit": 0,
                "description": "Packet pointer",
                "width": 32
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "Radio channel frequency",
                "width": 7
              },
              "MAP": {
                "bit": 8,
                "description": "Channel map selection."
              }
            },
            "TXPOWER": {
              "TXPOWER": {
                "bit": 0,
                "description": "RADIO output power.",
                "width": 8
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Radio data rate and modulation setting. The radio supports Frequency-shift Keying (FSK) modulation.",
                "width": 4
              }
            },
            "PCNF0": {
              "LFLEN": {
                "bit": 0,
                "description": "Length on air of LENGTH field in number of bits.",
                "width": 4
              },
              "S0LEN": {
                "bit": 8,
                "description": "Length on air of S0 field in number of bytes."
              },
              "S1LEN": {
                "bit": 16,
                "description": "Length on air of S1 field in number of bits.",
                "width": 4
              },
              "S1INCL": {
                "bit": 20,
                "description": "Include or exclude S1 field in RAM"
              },
              "PLEN": {
                "bit": 24,
                "description": "Length of preamble on air. Decision point: TASKS_START task"
              }
            },
            "PCNF1": {
              "MAXLEN": {
                "bit": 0,
                "description": "Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN.",
                "width": 8
              },
              "STATLEN": {
                "bit": 8,
                "description": "Static length in number of bytes",
                "width": 8
              },
              "BALEN": {
                "bit": 16,
                "description": "Base address length in number of bytes",
                "width": 3
              },
              "ENDIAN": {
                "bit": 24,
                "description": "On air endianness of packet, this applies to the S0, LENGTH, S1 and the PAYLOAD fields."
              },
              "WHITEEN": {
                "bit": 25,
                "description": "Enable or disable packet whitening"
              }
            },
            "BASE0": {
              "BASE0": {
                "bit": 0,
                "description": "Base address 0",
                "width": 32
              }
            },
            "BASE1": {
              "BASE1": {
                "bit": 0,
                "description": "Base address 1",
                "width": 32
              }
            },
            "PREFIX0": {
              "AP0": {
                "bit": 0,
                "description": "Address prefix 0.",
                "width": 8
              },
              "AP1": {
                "bit": 8,
                "description": "Address prefix 1.",
                "width": 8
              },
              "AP2": {
                "bit": 16,
                "description": "Address prefix 2.",
                "width": 8
              },
              "AP3": {
                "bit": 24,
                "description": "Address prefix 3.",
                "width": 8
              }
            },
            "PREFIX1": {
              "AP4": {
                "bit": 0,
                "description": "Address prefix 4.",
                "width": 8
              },
              "AP5": {
                "bit": 8,
                "description": "Address prefix 5.",
                "width": 8
              },
              "AP6": {
                "bit": 16,
                "description": "Address prefix 6.",
                "width": 8
              },
              "AP7": {
                "bit": 24,
                "description": "Address prefix 7.",
                "width": 8
              }
            },
            "TXADDRESS": {
              "TXADDRESS": {
                "bit": 0,
                "description": "Transmit address select",
                "width": 3
              }
            },
            "RXADDRESSES": {
              "ADDR0": {
                "bit": 0,
                "description": "Enable or disable reception on logical address 0."
              },
              "ADDR1": {
                "bit": 1,
                "description": "Enable or disable reception on logical address 1."
              },
              "ADDR2": {
                "bit": 2,
                "description": "Enable or disable reception on logical address 2."
              },
              "ADDR3": {
                "bit": 3,
                "description": "Enable or disable reception on logical address 3."
              },
              "ADDR4": {
                "bit": 4,
                "description": "Enable or disable reception on logical address 4."
              },
              "ADDR5": {
                "bit": 5,
                "description": "Enable or disable reception on logical address 5."
              },
              "ADDR6": {
                "bit": 6,
                "description": "Enable or disable reception on logical address 6."
              },
              "ADDR7": {
                "bit": 7,
                "description": "Enable or disable reception on logical address 7."
              }
            },
            "CRCCNF": {
              "LEN": {
                "bit": 0,
                "description": "CRC length in number of bytes.",
                "width": 2
              },
              "SKIPADDR": {
                "bit": 8,
                "description": "Include or exclude packet address field out of CRC calculation."
              }
            },
            "CRCPOLY": {
              "CRCPOLY": {
                "bit": 0,
                "description": "CRC polynomial",
                "width": 24
              }
            },
            "CRCINIT": {
              "CRCINIT": {
                "bit": 0,
                "description": "CRC initial value",
                "width": 24
              }
            },
            "TIFS": {
              "TIFS": {
                "bit": 0,
                "description": "Inter Frame Spacing in us",
                "width": 8
              }
            },
            "RSSISAMPLE": {
              "RSSISAMPLE": {
                "bit": 0,
                "description": "RSSI sample",
                "width": 7
              }
            },
            "STATE": {
              "STATE": {
                "bit": 0,
                "description": "Current radio state",
                "width": 4
              }
            },
            "DATAWHITEIV": {
              "DATAWHITEIV": {
                "bit": 0,
                "description": "Data whitening initial value. Bit 6 is hard-wired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'.",
                "width": 7
              }
            },
            "BCC": {
              "BCC": {
                "bit": 0,
                "description": "Bit counter compare",
                "width": 32
              }
            },
            "DAB[%s]": {
              "DAB": {
                "bit": 0,
                "description": "Device address base segment 0",
                "width": 32
              }
            },
            "DAP[%s]": {
              "DAP": {
                "bit": 0,
                "description": "Device address prefix 0",
                "width": 16
              }
            },
            "DACNF": {
              "ENA0": {
                "bit": 0,
                "description": "Enable or disable device address matching using device address 0"
              },
              "ENA1": {
                "bit": 1,
                "description": "Enable or disable device address matching using device address 1"
              },
              "ENA2": {
                "bit": 2,
                "description": "Enable or disable device address matching using device address 2"
              },
              "ENA3": {
                "bit": 3,
                "description": "Enable or disable device address matching using device address 3"
              },
              "ENA4": {
                "bit": 4,
                "description": "Enable or disable device address matching using device address 4"
              },
              "ENA5": {
                "bit": 5,
                "description": "Enable or disable device address matching using device address 5"
              },
              "ENA6": {
                "bit": 6,
                "description": "Enable or disable device address matching using device address 6"
              },
              "ENA7": {
                "bit": 7,
                "description": "Enable or disable device address matching using device address 7"
              },
              "TXADD0": {
                "bit": 8,
                "description": "TxAdd for device address 0"
              },
              "TXADD1": {
                "bit": 9,
                "description": "TxAdd for device address 1"
              },
              "TXADD2": {
                "bit": 10,
                "description": "TxAdd for device address 2"
              },
              "TXADD3": {
                "bit": 11,
                "description": "TxAdd for device address 3"
              },
              "TXADD4": {
                "bit": 12,
                "description": "TxAdd for device address 4"
              },
              "TXADD5": {
                "bit": 13,
                "description": "TxAdd for device address 5"
              },
              "TXADD6": {
                "bit": 14,
                "description": "TxAdd for device address 6"
              },
              "TXADD7": {
                "bit": 15,
                "description": "TxAdd for device address 7"
              }
            },
            "MODECNF0": {
              "RU": {
                "bit": 0,
                "description": "Radio ramp-up time"
              },
              "DTX": {
                "bit": 8,
                "description": "Default TX value",
                "width": 2
              }
            },
            "POWER": {
              "POWER": {
                "bit": 0,
                "description": "Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again."
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "UARTE0",
              "base": "0x40002000",
              "irq": 2
            },
            {
              "name": "UART0",
              "base": "0x40002000",
              "irq": 2
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start UART receiver"
            },
            "TASKS_STOPRX": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop UART receiver"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start UART transmitter"
            },
            "TASKS_STOPTX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Stop UART transmitter"
            },
            "TASKS_FLUSHRX": {
              "offset": "0x2C",
              "size": 32,
              "description": "Flush RX FIFO into RX buffer"
            },
            "EVENTS_CTS": {
              "offset": "0x100",
              "size": 32,
              "description": "CTS is activated (set low). Clear To Send."
            },
            "EVENTS_NCTS": {
              "offset": "0x104",
              "size": 32,
              "description": "CTS is deactivated (set high). Not Clear To Send."
            },
            "EVENTS_RXDRDY": {
              "offset": "0x108",
              "size": 32,
              "description": "Data received in RXD (but potentially not yet transferred to Data RAM)"
            },
            "EVENTS_ENDRX": {
              "offset": "0x110",
              "size": 32,
              "description": "Receive buffer is filled up"
            },
            "EVENTS_TXDRDY": {
              "offset": "0x11C",
              "size": 32,
              "description": "Data sent from TXD"
            },
            "EVENTS_ENDTX": {
              "offset": "0x120",
              "size": 32,
              "description": "Last TX byte transmitted"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "Error detected"
            },
            "EVENTS_RXTO": {
              "offset": "0x144",
              "size": 32,
              "description": "Receiver timeout"
            },
            "EVENTS_RXSTARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "UART receiver has started"
            },
            "EVENTS_TXSTARTED": {
              "offset": "0x150",
              "size": 32,
              "description": "UART transmitter has started"
            },
            "EVENTS_TXSTOPPED": {
              "offset": "0x158",
              "size": 32,
              "description": "Transmitter stopped"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x480",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable UART"
            },
            "RTS": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for RTS signal"
            },
            "TXD": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for TXD signal"
            },
            "CTS": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for CTS signal"
            },
            "RXD": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin select for RXD signal"
            },
            "BAUDRATE": {
              "offset": "0x524",
              "size": 32,
              "description": "Baud rate. Accuracy depends on the HFCLK source selected."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "CONFIG": {
              "offset": "0x56C",
              "size": 32,
              "description": "Configuration of parity and hardware flow control"
            }
          },
          "bits": {
            "SHORTS": {
              "ENDRX_STARTRX": {
                "bit": 5,
                "description": "Shortcut between ENDRX event and STARTRX task"
              },
              "ENDRX_STOPRX": {
                "bit": 6,
                "description": "Shortcut between ENDRX event and STOPRX task"
              }
            },
            "INTEN": {
              "CTS": {
                "bit": 0,
                "description": "Enable or disable interrupt for CTS event"
              },
              "NCTS": {
                "bit": 1,
                "description": "Enable or disable interrupt for NCTS event"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Enable or disable interrupt for RXDRDY event"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Enable or disable interrupt for ENDRX event"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Enable or disable interrupt for TXDRDY event"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Enable or disable interrupt for ENDTX event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable or disable interrupt for ERROR event"
              },
              "RXTO": {
                "bit": 17,
                "description": "Enable or disable interrupt for RXTO event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Enable or disable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Enable or disable interrupt for TXSTARTED event"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Enable or disable interrupt for TXSTOPPED event"
              }
            },
            "INTENSET": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for CTS event"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for NCTS event"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for RXDRDY event"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for ENDRX event"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for TXDRDY event"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to Enable interrupt for ENDTX event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to Enable interrupt for ERROR event"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to Enable interrupt for RXTO event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to Enable interrupt for TXSTARTED event"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Write '1' to Enable interrupt for TXSTOPPED event"
              }
            },
            "INTENCLR": {
              "CTS": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for CTS event"
              },
              "NCTS": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for NCTS event"
              },
              "RXDRDY": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for RXDRDY event"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for ENDRX event"
              },
              "TXDRDY": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for TXDRDY event"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to Disable interrupt for ENDTX event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to Disable interrupt for ERROR event"
              },
              "RXTO": {
                "bit": 17,
                "description": "Write '1' to Disable interrupt for RXTO event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to Disable interrupt for TXSTARTED event"
              },
              "TXSTOPPED": {
                "bit": 22,
                "description": "Write '1' to Disable interrupt for TXSTOPPED event"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity error"
              },
              "FRAMING": {
                "bit": 2,
                "description": "Framing error occurred"
              },
              "BREAK": {
                "bit": 3,
                "description": "Break condition"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable UARTE",
                "width": 4
              }
            },
            "RTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "TXD": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "CTS": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "RXD": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "BAUDRATE": {
              "BAUDRATE": {
                "bit": 0,
                "description": "Baud rate",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 8
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction",
                "width": 8
              }
            },
            "CONFIG": {
              "HWFC": {
                "bit": 0,
                "description": "Hardware flow control"
              },
              "PARITY": {
                "bit": 1,
                "description": "Parity",
                "width": 3
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPIM0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPIS0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPI0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "SPIM1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPIS1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPI1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "SPIM2",
              "base": "0x40023000",
              "irq": 35
            },
            {
              "name": "SPIS2",
              "base": "0x40023000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40023000",
              "irq": 35
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x10",
              "size": 32,
              "description": "Start SPI transaction"
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop SPI transaction"
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend SPI transaction"
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume SPI transaction"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "SPI transaction has stopped"
            },
            "EVENTS_ENDRX": {
              "offset": "0x110",
              "size": 32,
              "description": "End of RXD buffer reached"
            },
            "EVENTS_END": {
              "offset": "0x118",
              "size": 32,
              "description": "End of RXD buffer and TXD buffer reached"
            },
            "EVENTS_ENDTX": {
              "offset": "0x120",
              "size": 32,
              "description": "End of TXD buffer reached"
            },
            "EVENTS_STARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "Transaction started"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable SPIM"
            },
            "SCK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCK"
            },
            "MOSI": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for MOSI signal"
            },
            "MISO": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for MISO signal"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "SPI frequency. Accuracy depends on the HFCLK source selected."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "LIST": {
              "offset": "0x0C",
              "size": 32,
              "description": "EasyDMA list type"
            },
            "CONFIG": {
              "offset": "0x554",
              "size": 32,
              "description": "Configuration register"
            },
            "ORC": {
              "offset": "0x5C0",
              "size": 32,
              "description": "Over-read character. Character clocked out in case and over-read of the TXD buffer."
            }
          },
          "bits": {
            "SHORTS": {
              "END_START": {
                "bit": 17,
                "description": "Shortcut between END event and START task"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for ENDRX event"
              },
              "END": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for END event"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to Enable interrupt for ENDTX event"
              },
              "STARTED": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for STARTED event"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "ENDRX": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for ENDRX event"
              },
              "END": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for END event"
              },
              "ENDTX": {
                "bit": 8,
                "description": "Write '1' to Disable interrupt for ENDTX event"
              },
              "STARTED": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for STARTED event"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable SPIM",
                "width": 4
              }
            },
            "SCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MOSI": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "MISO": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "SPI master data rate",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 8
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction",
                "width": 8
              }
            },
            "LIST": {
              "LIST": {
                "bit": 0,
                "description": "List type",
                "width": 3
              }
            },
            "CONFIG": {
              "ORDER": {
                "bit": 0,
                "description": "Bit order"
              },
              "CPHA": {
                "bit": 1,
                "description": "Serial clock (SCK) phase"
              },
              "CPOL": {
                "bit": 2,
                "description": "Serial clock (SCK) polarity"
              }
            },
            "ORC": {
              "ORC": {
                "bit": 0,
                "description": "Over-read character. Character clocked out in case and over-read of the TXD buffer.",
                "width": 8
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "TWIM0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWIS0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWI0",
              "base": "0x40003000",
              "irq": 3
            },
            {
              "name": "TWIM1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "TWIS1",
              "base": "0x40004000",
              "irq": 4
            },
            {
              "name": "TWI1",
              "base": "0x40004000",
              "irq": 4
            }
          ],
          "registers": {
            "TASKS_STARTRX": {
              "offset": "0x00",
              "size": 32,
              "description": "Start TWI receive sequence"
            },
            "TASKS_STARTTX": {
              "offset": "0x08",
              "size": 32,
              "description": "Start TWI transmit sequence"
            },
            "TASKS_STOP": {
              "offset": "0x14",
              "size": 32,
              "description": "Stop TWI transaction. Must be issued while the TWI master is not suspended."
            },
            "TASKS_SUSPEND": {
              "offset": "0x1C",
              "size": 32,
              "description": "Suspend TWI transaction"
            },
            "TASKS_RESUME": {
              "offset": "0x20",
              "size": 32,
              "description": "Resume TWI transaction"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "TWI stopped"
            },
            "EVENTS_ERROR": {
              "offset": "0x124",
              "size": 32,
              "description": "TWI error"
            },
            "EVENTS_SUSPENDED": {
              "offset": "0x148",
              "size": 32,
              "description": "Last byte has been sent out after the SUSPEND task has been issued, TWI traffic is now suspended."
            },
            "EVENTS_RXSTARTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "Receive sequence started"
            },
            "EVENTS_TXSTARTED": {
              "offset": "0x150",
              "size": 32,
              "description": "Transmit sequence started"
            },
            "EVENTS_LASTRX": {
              "offset": "0x15C",
              "size": 32,
              "description": "Byte boundary, starting to receive the last byte"
            },
            "EVENTS_LASTTX": {
              "offset": "0x160",
              "size": 32,
              "description": "Byte boundary, starting to transmit the last byte"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSRC": {
              "offset": "0x4C4",
              "size": 32,
              "description": "Error source"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable TWIM"
            },
            "SCL": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for SCL signal"
            },
            "SDA": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for SDA signal"
            },
            "FREQUENCY": {
              "offset": "0x524",
              "size": 32,
              "description": "TWI frequency"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of bytes in transmit buffer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of bytes transferred in the last transaction"
            },
            "LIST": {
              "offset": "0x0C",
              "size": 32,
              "description": "EasyDMA list type"
            },
            "ADDRESS": {
              "offset": "0x588",
              "size": 32,
              "description": "Address used in the TWI transfer"
            }
          },
          "bits": {
            "SHORTS": {
              "LASTTX_STARTRX": {
                "bit": 7,
                "description": "Shortcut between LASTTX event and STARTRX task"
              },
              "LASTTX_SUSPEND": {
                "bit": 8,
                "description": "Shortcut between LASTTX event and SUSPEND task"
              },
              "LASTTX_STOP": {
                "bit": 9,
                "description": "Shortcut between LASTTX event and STOP task"
              },
              "LASTRX_STARTTX": {
                "bit": 10,
                "description": "Shortcut between LASTRX event and STARTTX task"
              },
              "LASTRX_STOP": {
                "bit": 12,
                "description": "Shortcut between LASTRX event and STOP task"
              }
            },
            "INTEN": {
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for STOPPED event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Enable or disable interrupt for ERROR event"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Enable or disable interrupt for SUSPENDED event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Enable or disable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Enable or disable interrupt for TXSTARTED event"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Enable or disable interrupt for LASTRX event"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Enable or disable interrupt for LASTTX event"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to Enable interrupt for ERROR event"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to Enable interrupt for SUSPENDED event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to Enable interrupt for TXSTARTED event"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Write '1' to Enable interrupt for LASTRX event"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Write '1' to Enable interrupt for LASTTX event"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "ERROR": {
                "bit": 9,
                "description": "Write '1' to Disable interrupt for ERROR event"
              },
              "SUSPENDED": {
                "bit": 18,
                "description": "Write '1' to Disable interrupt for SUSPENDED event"
              },
              "RXSTARTED": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for RXSTARTED event"
              },
              "TXSTARTED": {
                "bit": 20,
                "description": "Write '1' to Disable interrupt for TXSTARTED event"
              },
              "LASTRX": {
                "bit": 23,
                "description": "Write '1' to Disable interrupt for LASTRX event"
              },
              "LASTTX": {
                "bit": 24,
                "description": "Write '1' to Disable interrupt for LASTTX event"
              }
            },
            "ERRORSRC": {
              "OVERRUN": {
                "bit": 0,
                "description": "Overrun error"
              },
              "ANACK": {
                "bit": 1,
                "description": "NACK received after sending the address (write '1' to clear)"
              },
              "DNACK": {
                "bit": 2,
                "description": "NACK received after sending a data byte (write '1' to clear)"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable TWIM",
                "width": 4
              }
            },
            "SCL": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SDA": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "FREQUENCY": {
              "FREQUENCY": {
                "bit": 0,
                "description": "TWI master clock frequency",
                "width": 32
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of bytes in transmit buffer",
                "width": 8
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte.",
                "width": 8
              }
            },
            "LIST": {
              "LIST": {
                "bit": 0,
                "description": "List type",
                "width": 3
              }
            },
            "ADDRESS": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address used in the TWI transfer",
                "width": 7
              }
            }
          }
        },
        "NFCT": {
          "instances": [
            {
              "name": "NFCT",
              "base": "0x40005000",
              "irq": 5
            }
          ],
          "registers": {
            "TASKS_ACTIVATE": {
              "offset": "0x00",
              "size": 32,
              "description": "Activate NFC peripheral for incoming and outgoing frames, change state to activated"
            },
            "TASKS_DISABLE": {
              "offset": "0x04",
              "size": 32,
              "description": "Disable NFC peripheral"
            },
            "TASKS_SENSE": {
              "offset": "0x08",
              "size": 32,
              "description": "Enable NFC sense field mode, change state to sense mode"
            },
            "TASKS_STARTTX": {
              "offset": "0x0C",
              "size": 32,
              "description": "Start transmission of a outgoing frame, change state to transmit"
            },
            "TASKS_ENABLERXDATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "Initializes the EasyDMA for receive."
            },
            "TASKS_GOIDLE": {
              "offset": "0x24",
              "size": 32,
              "description": "Force state machine to IDLE state"
            },
            "TASKS_GOSLEEP": {
              "offset": "0x28",
              "size": 32,
              "description": "Force state machine to SLEEP_A state"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "The NFC peripheral is ready to receive and send frames"
            },
            "EVENTS_FIELDDETECTED": {
              "offset": "0x104",
              "size": 32,
              "description": "Remote NFC field detected"
            },
            "EVENTS_FIELDLOST": {
              "offset": "0x108",
              "size": 32,
              "description": "Remote NFC field lost"
            },
            "EVENTS_TXFRAMESTART": {
              "offset": "0x10C",
              "size": 32,
              "description": "Marks the start of the first symbol of a transmitted frame"
            },
            "EVENTS_TXFRAMEEND": {
              "offset": "0x110",
              "size": 32,
              "description": "Marks the end of the last transmitted on-air symbol of a frame"
            },
            "EVENTS_RXFRAMESTART": {
              "offset": "0x114",
              "size": 32,
              "description": "Marks the end of the first symbol of a received frame"
            },
            "EVENTS_RXFRAMEEND": {
              "offset": "0x118",
              "size": 32,
              "description": "Received data have been checked (CRC, parity) and transferred to RAM, and EasyDMA has ended accessing the RX buffer"
            },
            "EVENTS_ERROR": {
              "offset": "0x11C",
              "size": 32,
              "description": "NFC error reported. The ERRORSTATUS register contains details on the source of the error."
            },
            "EVENTS_RXERROR": {
              "offset": "0x128",
              "size": 32,
              "description": "NFC RX frame error reported. The FRAMESTATUS.RX register contains details on the source of the error."
            },
            "EVENTS_ENDRX": {
              "offset": "0x12C",
              "size": 32,
              "description": "RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full."
            },
            "EVENTS_ENDTX": {
              "offset": "0x130",
              "size": 32,
              "description": "Transmission of data in RAM has ended, and EasyDMA has ended accessing the TX buffer"
            },
            "EVENTS_AUTOCOLRESSTARTED": {
              "offset": "0x138",
              "size": 32,
              "description": "Auto collision resolution process has started"
            },
            "EVENTS_COLLISION": {
              "offset": "0x148",
              "size": 32,
              "description": "NFC Auto collision resolution error reported."
            },
            "EVENTS_SELECTED": {
              "offset": "0x14C",
              "size": 32,
              "description": "NFC Auto collision resolution successfully completed"
            },
            "EVENTS_STARTED": {
              "offset": "0x150",
              "size": 32,
              "description": "EasyDMA is ready to receive or send frames."
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ERRORSTATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "NFC Error Status register"
            },
            "RX": {
              "offset": "0x00",
              "size": 32,
              "description": "Result of last incoming frames"
            },
            "CURRENTLOADCTRL": {
              "offset": "0x430",
              "size": 32,
              "description": "Current value driven to the NFC Load Control"
            },
            "FIELDPRESENT": {
              "offset": "0x43C",
              "size": 32,
              "description": "Indicates the presence or not of a valid field"
            },
            "FRAMEDELAYMIN": {
              "offset": "0x504",
              "size": 32,
              "description": "Minimum frame delay"
            },
            "FRAMEDELAYMAX": {
              "offset": "0x508",
              "size": 32,
              "description": "Maximum frame delay"
            },
            "FRAMEDELAYMODE": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration register for the Frame Delay Timer"
            },
            "PACKETPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Packet pointer for TXD and RXD data storage in Data RAM"
            },
            "MAXLEN": {
              "offset": "0x514",
              "size": 32,
              "description": "Size of allocated for TXD and RXD data storage buffer in Data RAM"
            },
            "FRAMECONFIG": {
              "offset": "0x00",
              "size": 32,
              "description": "Configuration of incoming frames"
            },
            "AMOUNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Size of last incoming frame"
            },
            "NFCID1_LAST": {
              "offset": "0x590",
              "size": 32,
              "description": "Last NFCID1 part (4, 7 or 10 bytes ID)"
            },
            "NFCID1_2ND_LAST": {
              "offset": "0x594",
              "size": 32,
              "description": "Second last NFCID1 part (7 or 10 bytes ID)"
            },
            "NFCID1_3RD_LAST": {
              "offset": "0x598",
              "size": 32,
              "description": "Third last NFCID1 part (10 bytes ID)"
            },
            "SENSRES": {
              "offset": "0x5A0",
              "size": 32,
              "description": "NFC-A SENS_RES auto-response settings"
            },
            "SELRES": {
              "offset": "0x5A4",
              "size": 32,
              "description": "NFC-A SEL_RES auto-response settings"
            }
          },
          "bits": {
            "SHORTS": {
              "FIELDDETECTED_ACTIVATE": {
                "bit": 0,
                "description": "Shortcut between FIELDDETECTED event and ACTIVATE task"
              },
              "FIELDLOST_SENSE": {
                "bit": 1,
                "description": "Shortcut between FIELDLOST event and SENSE task"
              }
            },
            "INTEN": {
              "READY": {
                "bit": 0,
                "description": "Enable or disable interrupt for READY event"
              },
              "FIELDDETECTED": {
                "bit": 1,
                "description": "Enable or disable interrupt for FIELDDETECTED event"
              },
              "FIELDLOST": {
                "bit": 2,
                "description": "Enable or disable interrupt for FIELDLOST event"
              },
              "TXFRAMESTART": {
                "bit": 3,
                "description": "Enable or disable interrupt for TXFRAMESTART event"
              },
              "TXFRAMEEND": {
                "bit": 4,
                "description": "Enable or disable interrupt for TXFRAMEEND event"
              },
              "RXFRAMESTART": {
                "bit": 5,
                "description": "Enable or disable interrupt for RXFRAMESTART event"
              },
              "RXFRAMEEND": {
                "bit": 6,
                "description": "Enable or disable interrupt for RXFRAMEEND event"
              },
              "ERROR": {
                "bit": 7,
                "description": "Enable or disable interrupt for ERROR event"
              },
              "RXERROR": {
                "bit": 10,
                "description": "Enable or disable interrupt for RXERROR event"
              },
              "ENDRX": {
                "bit": 11,
                "description": "Enable or disable interrupt for ENDRX event"
              },
              "ENDTX": {
                "bit": 12,
                "description": "Enable or disable interrupt for ENDTX event"
              },
              "AUTOCOLRESSTARTED": {
                "bit": 14,
                "description": "Enable or disable interrupt for AUTOCOLRESSTARTED event"
              },
              "COLLISION": {
                "bit": 18,
                "description": "Enable or disable interrupt for COLLISION event"
              },
              "SELECTED": {
                "bit": 19,
                "description": "Enable or disable interrupt for SELECTED event"
              },
              "STARTED": {
                "bit": 20,
                "description": "Enable or disable interrupt for STARTED event"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for READY event"
              },
              "FIELDDETECTED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for FIELDDETECTED event"
              },
              "FIELDLOST": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for FIELDLOST event"
              },
              "TXFRAMESTART": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for TXFRAMESTART event"
              },
              "TXFRAMEEND": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for TXFRAMEEND event"
              },
              "RXFRAMESTART": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for RXFRAMESTART event"
              },
              "RXFRAMEEND": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for RXFRAMEEND event"
              },
              "ERROR": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for ERROR event"
              },
              "RXERROR": {
                "bit": 10,
                "description": "Write '1' to Enable interrupt for RXERROR event"
              },
              "ENDRX": {
                "bit": 11,
                "description": "Write '1' to Enable interrupt for ENDRX event"
              },
              "ENDTX": {
                "bit": 12,
                "description": "Write '1' to Enable interrupt for ENDTX event"
              },
              "AUTOCOLRESSTARTED": {
                "bit": 14,
                "description": "Write '1' to Enable interrupt for AUTOCOLRESSTARTED event"
              },
              "COLLISION": {
                "bit": 18,
                "description": "Write '1' to Enable interrupt for COLLISION event"
              },
              "SELECTED": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for SELECTED event"
              },
              "STARTED": {
                "bit": 20,
                "description": "Write '1' to Enable interrupt for STARTED event"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for READY event"
              },
              "FIELDDETECTED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for FIELDDETECTED event"
              },
              "FIELDLOST": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for FIELDLOST event"
              },
              "TXFRAMESTART": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for TXFRAMESTART event"
              },
              "TXFRAMEEND": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for TXFRAMEEND event"
              },
              "RXFRAMESTART": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for RXFRAMESTART event"
              },
              "RXFRAMEEND": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for RXFRAMEEND event"
              },
              "ERROR": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for ERROR event"
              },
              "RXERROR": {
                "bit": 10,
                "description": "Write '1' to Disable interrupt for RXERROR event"
              },
              "ENDRX": {
                "bit": 11,
                "description": "Write '1' to Disable interrupt for ENDRX event"
              },
              "ENDTX": {
                "bit": 12,
                "description": "Write '1' to Disable interrupt for ENDTX event"
              },
              "AUTOCOLRESSTARTED": {
                "bit": 14,
                "description": "Write '1' to Disable interrupt for AUTOCOLRESSTARTED event"
              },
              "COLLISION": {
                "bit": 18,
                "description": "Write '1' to Disable interrupt for COLLISION event"
              },
              "SELECTED": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for SELECTED event"
              },
              "STARTED": {
                "bit": 20,
                "description": "Write '1' to Disable interrupt for STARTED event"
              }
            },
            "ERRORSTATUS": {
              "FRAMEDELAYTIMEOUT": {
                "bit": 0,
                "description": "No STARTTX task triggered before expiration of the time set in FRAMEDELAYMAX"
              },
              "NFCFIELDTOOSTRONG": {
                "bit": 2,
                "description": "Field level is too high at max load resistance"
              },
              "NFCFIELDTOOWEAK": {
                "bit": 3,
                "description": "Field level is too low at min load resistance"
              }
            },
            "RX": {
              "CRCERROR": {
                "bit": 0,
                "description": "No valid End of Frame detected"
              },
              "PARITYSTATUS": {
                "bit": 2,
                "description": "Parity status of received frame"
              },
              "OVERRUN": {
                "bit": 3,
                "description": "Overrun detected"
              }
            },
            "CURRENTLOADCTRL": {
              "CURRENTLOADCTRL": {
                "bit": 0,
                "description": "Current value driven to the NFC Load Control",
                "width": 6
              }
            },
            "FIELDPRESENT": {
              "FIELDPRESENT": {
                "bit": 0,
                "description": "Indicates the presence or not of a valid field. Available only in the activated state."
              },
              "LOCKDETECT": {
                "bit": 1,
                "description": "Indicates if the low level has locked to the field"
              }
            },
            "FRAMEDELAYMIN": {
              "FRAMEDELAYMIN": {
                "bit": 0,
                "description": "Minimum frame delay in number of 13.56 MHz clocks",
                "width": 16
              }
            },
            "FRAMEDELAYMAX": {
              "FRAMEDELAYMAX": {
                "bit": 0,
                "description": "Maximum frame delay in number of 13.56 MHz clocks",
                "width": 16
              }
            },
            "FRAMEDELAYMODE": {
              "FRAMEDELAYMODE": {
                "bit": 0,
                "description": "Configuration register for the Frame Delay Timer",
                "width": 2
              }
            },
            "PACKETPTR": {
              "PTR": {
                "bit": 0,
                "description": "Packet pointer for TXD and RXD data storage in Data RAM. This address is a byte aligned RAM address.",
                "width": 32
              }
            },
            "MAXLEN": {
              "MAXLEN": {
                "bit": 0,
                "description": "Size of allocated for TXD and RXD data storage buffer in Data RAM",
                "width": 9
              }
            },
            "FRAMECONFIG": {
              "PARITY": {
                "bit": 0,
                "description": "Parity expected or not in RX frame"
              },
              "SOF": {
                "bit": 2,
                "description": "SoF expected or not in RX frames"
              },
              "CRCMODERX": {
                "bit": 4,
                "description": "CRC mode for incoming frames"
              }
            },
            "AMOUNT": {
              "RXDATABITS": {
                "bit": 0,
                "description": "Number of bits in the last byte in the frame, if less than 8 (including CRC, but excluding parity and SoF/EoF framing).",
                "width": 3
              },
              "RXDATABYTES": {
                "bit": 3,
                "description": "Number of complete bytes received in the frame (including CRC, but excluding parity and SoF/EoF framing)",
                "width": 9
              }
            },
            "NFCID1_LAST": {
              "NFCID1_Z": {
                "bit": 0,
                "description": "NFCID1 byte Z (very last byte sent)",
                "width": 8
              },
              "NFCID1_Y": {
                "bit": 8,
                "description": "NFCID1 byte Y",
                "width": 8
              },
              "NFCID1_X": {
                "bit": 16,
                "description": "NFCID1 byte X",
                "width": 8
              },
              "NFCID1_W": {
                "bit": 24,
                "description": "NFCID1 byte W",
                "width": 8
              }
            },
            "NFCID1_2ND_LAST": {
              "NFCID1_V": {
                "bit": 0,
                "description": "NFCID1 byte V",
                "width": 8
              },
              "NFCID1_U": {
                "bit": 8,
                "description": "NFCID1 byte U",
                "width": 8
              },
              "NFCID1_T": {
                "bit": 16,
                "description": "NFCID1 byte T",
                "width": 8
              }
            },
            "NFCID1_3RD_LAST": {
              "NFCID1_S": {
                "bit": 0,
                "description": "NFCID1 byte S",
                "width": 8
              },
              "NFCID1_R": {
                "bit": 8,
                "description": "NFCID1 byte R",
                "width": 8
              },
              "NFCID1_Q": {
                "bit": 16,
                "description": "NFCID1 byte Q",
                "width": 8
              }
            },
            "SENSRES": {
              "BITFRAMESDD": {
                "bit": 0,
                "description": "Bit frame SDD as defined by the b5:b1 of byte 1 in SENS_RES response in the NFC Forum, NFC Digital Protocol Technical Specification",
                "width": 5
              },
              "RFU5": {
                "bit": 5,
                "description": "Reserved for future use. Shall be 0."
              },
              "NFCIDSIZE": {
                "bit": 6,
                "description": "NFCID1 size. This value is used by the Auto collision resolution engine.",
                "width": 2
              },
              "PLATFCONFIG": {
                "bit": 8,
                "description": "Tag platform configuration as defined by the b4:b1 of byte 2 in SENS_RES response in the NFC Forum, NFC Digital Protocol Technical Specification",
                "width": 4
              },
              "RFU74": {
                "bit": 12,
                "description": "Reserved for future use. Shall be 0.",
                "width": 4
              }
            },
            "SELRES": {
              "RFU10": {
                "bit": 0,
                "description": "Reserved for future use. Shall be 0.",
                "width": 2
              },
              "CASCADE": {
                "bit": 2,
                "description": "Cascade bit (controlled by hardware, write has no effect)"
              },
              "RFU43": {
                "bit": 3,
                "description": "Reserved for future use. Shall be 0.",
                "width": 2
              },
              "PROTOCOL": {
                "bit": 5,
                "description": "Protocol as defined by the b7:b6 of SEL_RES response in the NFC Forum, NFC Digital Protocol Technical Specification",
                "width": 2
              },
              "RFU7": {
                "bit": 7,
                "description": "Reserved for future use. Shall be 0."
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOTE",
              "base": "0x40006000",
              "irq": 6
            }
          ],
          "registers": {
            "TASKS_OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in CONFIG[0].POLARITY."
            },
            "TASKS_SET[%s]": {
              "offset": "0x30",
              "size": 32,
              "description": "Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it high."
            },
            "TASKS_CLR[%s]": {
              "offset": "0x60",
              "size": 32,
              "description": "Description collection[0]:  Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is to set it low."
            },
            "EVENTS_IN[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection[0]:  Event generated from pin specified in CONFIG[0].PSEL"
            },
            "EVENTS_PORT": {
              "offset": "0x17C",
              "size": 32,
              "description": "Event generated from multiple input GPIO pins with SENSE mechanism enabled"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CONFIG[%s]": {
              "offset": "0x510",
              "size": 32,
              "description": "Description collection[0]:  Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event"
            }
          },
          "bits": {
            "INTENSET": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for IN[0] event"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for IN[1] event"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for IN[2] event"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for IN[3] event"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for IN[4] event"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for IN[5] event"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for IN[6] event"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for IN[7] event"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to Enable interrupt for PORT event"
              }
            },
            "INTENCLR": {
              "IN0": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for IN[0] event"
              },
              "IN1": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for IN[1] event"
              },
              "IN2": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for IN[2] event"
              },
              "IN3": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for IN[3] event"
              },
              "IN4": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for IN[4] event"
              },
              "IN5": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for IN[5] event"
              },
              "IN6": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for IN[6] event"
              },
              "IN7": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for IN[7] event"
              },
              "PORT": {
                "bit": 31,
                "description": "Write '1' to Disable interrupt for PORT event"
              }
            },
            "CONFIG[%s]": {
              "MODE": {
                "bit": 0,
                "description": "Mode",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event",
                "width": 5
              },
              "POLARITY": {
                "bit": 16,
                "description": "When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event.",
                "width": 2
              },
              "OUTINIT": {
                "bit": 20,
                "description": "When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect."
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "SAADC",
              "base": "0x40007000",
              "irq": 7
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the ADC and prepare the result buffer in RAM"
            },
            "TASKS_SAMPLE": {
              "offset": "0x04",
              "size": 32,
              "description": "Take one ADC sample, if scan is enabled all channels are sampled"
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop the ADC and terminate any on-going conversion"
            },
            "TASKS_CALIBRATEOFFSET": {
              "offset": "0x0C",
              "size": 32,
              "description": "Starts offset auto-calibration"
            },
            "EVENTS_STARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "The ADC has started"
            },
            "EVENTS_END": {
              "offset": "0x104",
              "size": 32,
              "description": "The ADC has filled up the Result buffer"
            },
            "EVENTS_DONE": {
              "offset": "0x108",
              "size": 32,
              "description": "A conversion task has been completed. Depending on the mode, multiple conversions might be needed for a result to be transferred to RAM."
            },
            "EVENTS_RESULTDONE": {
              "offset": "0x10C",
              "size": 32,
              "description": "A result is ready to get transferred to RAM."
            },
            "EVENTS_CALIBRATEDONE": {
              "offset": "0x110",
              "size": 32,
              "description": "Calibration is complete"
            },
            "EVENTS_STOPPED": {
              "offset": "0x114",
              "size": 32,
              "description": "The ADC has stopped"
            },
            "LIMITH": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Last results is equal or above CH[0].LIMIT.HIGH"
            },
            "LIMITL": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Last results is equal or below CH[0].LIMIT.LOW"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Status"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable or disable ADC"
            },
            "PSELP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Input positive pin selection for CH[0]"
            },
            "PSELN": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Input negative pin selection for CH[0]"
            },
            "CONFIG": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster[0]:  Input configuration for CH[0]"
            },
            "LIMIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Description cluster[0]:  High/low limits for event monitoring a channel"
            },
            "RESOLUTION": {
              "offset": "0x5F0",
              "size": 32,
              "description": "Resolution configuration"
            },
            "OVERSAMPLE": {
              "offset": "0x5F4",
              "size": 32,
              "description": "Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used."
            },
            "SAMPLERATE": {
              "offset": "0x5F8",
              "size": 32,
              "description": "Controls normal or continuous sample rate"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data pointer"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Maximum number of buffer words to transfer"
            },
            "AMOUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Number of buffer words transferred since last START"
            }
          },
          "bits": {
            "INTEN": {
              "STARTED": {
                "bit": 0,
                "description": "Enable or disable interrupt for STARTED event"
              },
              "END": {
                "bit": 1,
                "description": "Enable or disable interrupt for END event"
              },
              "DONE": {
                "bit": 2,
                "description": "Enable or disable interrupt for DONE event"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Enable or disable interrupt for RESULTDONE event"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Enable or disable interrupt for CALIBRATEDONE event"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Enable or disable interrupt for STOPPED event"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Enable or disable interrupt for CH[0].LIMITH event"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Enable or disable interrupt for CH[0].LIMITL event"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Enable or disable interrupt for CH[1].LIMITH event"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Enable or disable interrupt for CH[1].LIMITL event"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Enable or disable interrupt for CH[2].LIMITH event"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Enable or disable interrupt for CH[2].LIMITL event"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Enable or disable interrupt for CH[3].LIMITH event"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Enable or disable interrupt for CH[3].LIMITL event"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Enable or disable interrupt for CH[4].LIMITH event"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Enable or disable interrupt for CH[4].LIMITL event"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Enable or disable interrupt for CH[5].LIMITH event"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Enable or disable interrupt for CH[5].LIMITL event"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Enable or disable interrupt for CH[6].LIMITH event"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Enable or disable interrupt for CH[6].LIMITL event"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Enable or disable interrupt for CH[7].LIMITH event"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Enable or disable interrupt for CH[7].LIMITL event"
              }
            },
            "INTENSET": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for STARTED event"
              },
              "END": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for END event"
              },
              "DONE": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for DONE event"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for RESULTDONE event"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for CALIBRATEDONE event"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for CH[0].LIMITH event"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for CH[0].LIMITL event"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Write '1' to Enable interrupt for CH[1].LIMITH event"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Write '1' to Enable interrupt for CH[1].LIMITL event"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Write '1' to Enable interrupt for CH[2].LIMITH event"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Write '1' to Enable interrupt for CH[2].LIMITL event"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Write '1' to Enable interrupt for CH[3].LIMITH event"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Write '1' to Enable interrupt for CH[3].LIMITL event"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Write '1' to Enable interrupt for CH[4].LIMITH event"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Write '1' to Enable interrupt for CH[4].LIMITL event"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Write '1' to Enable interrupt for CH[5].LIMITH event"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Write '1' to Enable interrupt for CH[5].LIMITL event"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Write '1' to Enable interrupt for CH[6].LIMITH event"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for CH[6].LIMITL event"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Write '1' to Enable interrupt for CH[7].LIMITH event"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Write '1' to Enable interrupt for CH[7].LIMITL event"
              }
            },
            "INTENCLR": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for STARTED event"
              },
              "END": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for END event"
              },
              "DONE": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for DONE event"
              },
              "RESULTDONE": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for RESULTDONE event"
              },
              "CALIBRATEDONE": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for CALIBRATEDONE event"
              },
              "STOPPED": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "CH0LIMITH": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for CH[0].LIMITH event"
              },
              "CH0LIMITL": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for CH[0].LIMITL event"
              },
              "CH1LIMITH": {
                "bit": 8,
                "description": "Write '1' to Disable interrupt for CH[1].LIMITH event"
              },
              "CH1LIMITL": {
                "bit": 9,
                "description": "Write '1' to Disable interrupt for CH[1].LIMITL event"
              },
              "CH2LIMITH": {
                "bit": 10,
                "description": "Write '1' to Disable interrupt for CH[2].LIMITH event"
              },
              "CH2LIMITL": {
                "bit": 11,
                "description": "Write '1' to Disable interrupt for CH[2].LIMITL event"
              },
              "CH3LIMITH": {
                "bit": 12,
                "description": "Write '1' to Disable interrupt for CH[3].LIMITH event"
              },
              "CH3LIMITL": {
                "bit": 13,
                "description": "Write '1' to Disable interrupt for CH[3].LIMITL event"
              },
              "CH4LIMITH": {
                "bit": 14,
                "description": "Write '1' to Disable interrupt for CH[4].LIMITH event"
              },
              "CH4LIMITL": {
                "bit": 15,
                "description": "Write '1' to Disable interrupt for CH[4].LIMITL event"
              },
              "CH5LIMITH": {
                "bit": 16,
                "description": "Write '1' to Disable interrupt for CH[5].LIMITH event"
              },
              "CH5LIMITL": {
                "bit": 17,
                "description": "Write '1' to Disable interrupt for CH[5].LIMITL event"
              },
              "CH6LIMITH": {
                "bit": 18,
                "description": "Write '1' to Disable interrupt for CH[6].LIMITH event"
              },
              "CH6LIMITL": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for CH[6].LIMITL event"
              },
              "CH7LIMITH": {
                "bit": 20,
                "description": "Write '1' to Disable interrupt for CH[7].LIMITH event"
              },
              "CH7LIMITL": {
                "bit": 21,
                "description": "Write '1' to Disable interrupt for CH[7].LIMITL event"
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "Status"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable ADC"
              }
            },
            "PSELP": {
              "PSELP": {
                "bit": 0,
                "description": "Analog positive input channel",
                "width": 5
              }
            },
            "PSELN": {
              "PSELN": {
                "bit": 0,
                "description": "Analog negative input, enables differential channel",
                "width": 5
              }
            },
            "CONFIG": {
              "RESP": {
                "bit": 0,
                "description": "Positive channel resistor control",
                "width": 2
              },
              "RESN": {
                "bit": 4,
                "description": "Negative channel resistor control",
                "width": 2
              },
              "GAIN": {
                "bit": 8,
                "description": "Gain control",
                "width": 3
              },
              "REFSEL": {
                "bit": 12,
                "description": "Reference control"
              },
              "TACQ": {
                "bit": 16,
                "description": "Acquisition time, the time the ADC uses to sample the input voltage",
                "width": 3
              },
              "MODE": {
                "bit": 20,
                "description": "Enable differential mode"
              },
              "BURST": {
                "bit": 24,
                "description": "Enable burst mode"
              }
            },
            "LIMIT": {
              "LOW": {
                "bit": 0,
                "description": "Low level limit",
                "width": 16
              },
              "HIGH": {
                "bit": 16,
                "description": "High level limit",
                "width": 16
              }
            },
            "RESOLUTION": {
              "VAL": {
                "bit": 0,
                "description": "Set the resolution",
                "width": 3
              }
            },
            "OVERSAMPLE": {
              "OVERSAMPLE": {
                "bit": 0,
                "description": "Oversample control",
                "width": 4
              }
            },
            "SAMPLERATE": {
              "CC": {
                "bit": 0,
                "description": "Capture and compare value. Sample rate is 16 MHz/CC",
                "width": 11
              },
              "MODE": {
                "bit": 12,
                "description": "Select mode for sample rate control"
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Data pointer",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Maximum number of buffer words to transfer",
                "width": 15
              }
            },
            "AMOUNT": {
              "AMOUNT": {
                "bit": 0,
                "description": "Number of buffer words transferred since last START. This register can be read after an END or STOPPED event.",
                "width": 15
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIMER0",
              "base": "0x40008000",
              "irq": 8
            },
            {
              "name": "TIMER1",
              "base": "0x40009000",
              "irq": 9
            },
            {
              "name": "TIMER2",
              "base": "0x4000A000",
              "irq": 10
            },
            {
              "name": "TIMER3",
              "base": "0x4001A000",
              "irq": 26
            },
            {
              "name": "TIMER4",
              "base": "0x4001B000",
              "irq": 27
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start Timer"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop Timer"
            },
            "TASKS_COUNT": {
              "offset": "0x08",
              "size": 32,
              "description": "Increment Timer (Counter mode only)"
            },
            "TASKS_CLEAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Clear time"
            },
            "TASKS_SHUTDOWN": {
              "offset": "0x10",
              "size": 32,
              "description": "Deprecated register -  Shut down timer"
            },
            "TASKS_CAPTURE[%s]": {
              "offset": "0x40",
              "size": 32,
              "description": "Description collection[0]:  Capture Timer value to CC[0] register"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection[0]:  Compare event on CC[0] match"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Timer mode selection"
            },
            "BITMODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Configure the number of bits used by the TIMER"
            },
            "PRESCALER": {
              "offset": "0x510",
              "size": 32,
              "description": "Timer prescaler register"
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection[0]:  Capture/Compare register 0"
            }
          },
          "bits": {
            "SHORTS": {
              "COMPARE0_CLEAR": {
                "bit": 0,
                "description": "Shortcut between COMPARE[0] event and CLEAR task"
              },
              "COMPARE1_CLEAR": {
                "bit": 1,
                "description": "Shortcut between COMPARE[1] event and CLEAR task"
              },
              "COMPARE2_CLEAR": {
                "bit": 2,
                "description": "Shortcut between COMPARE[2] event and CLEAR task"
              },
              "COMPARE3_CLEAR": {
                "bit": 3,
                "description": "Shortcut between COMPARE[3] event and CLEAR task"
              },
              "COMPARE4_CLEAR": {
                "bit": 4,
                "description": "Shortcut between COMPARE[4] event and CLEAR task"
              },
              "COMPARE5_CLEAR": {
                "bit": 5,
                "description": "Shortcut between COMPARE[5] event and CLEAR task"
              },
              "COMPARE0_STOP": {
                "bit": 8,
                "description": "Shortcut between COMPARE[0] event and STOP task"
              },
              "COMPARE1_STOP": {
                "bit": 9,
                "description": "Shortcut between COMPARE[1] event and STOP task"
              },
              "COMPARE2_STOP": {
                "bit": 10,
                "description": "Shortcut between COMPARE[2] event and STOP task"
              },
              "COMPARE3_STOP": {
                "bit": 11,
                "description": "Shortcut between COMPARE[3] event and STOP task"
              },
              "COMPARE4_STOP": {
                "bit": 12,
                "description": "Shortcut between COMPARE[4] event and STOP task"
              },
              "COMPARE5_STOP": {
                "bit": 13,
                "description": "Shortcut between COMPARE[5] event and STOP task"
              }
            },
            "INTENSET": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Enable interrupt for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Enable interrupt for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Enable interrupt for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for COMPARE[3] event"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to Enable interrupt for COMPARE[4] event"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to Enable interrupt for COMPARE[5] event"
              }
            },
            "INTENCLR": {
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Disable interrupt for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Disable interrupt for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Disable interrupt for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for COMPARE[3] event"
              },
              "COMPARE4": {
                "bit": 20,
                "description": "Write '1' to Disable interrupt for COMPARE[4] event"
              },
              "COMPARE5": {
                "bit": 21,
                "description": "Write '1' to Disable interrupt for COMPARE[5] event"
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "Timer mode",
                "width": 2
              }
            },
            "BITMODE": {
              "BITMODE": {
                "bit": 0,
                "description": "Timer bit width",
                "width": 2
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 4
              }
            },
            "CC[%s]": {
              "CC": {
                "bit": 0,
                "description": "Capture/Compare value",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC0",
              "base": "0x4000B000",
              "irq": 11
            },
            {
              "name": "RTC1",
              "base": "0x40011000",
              "irq": 17
            },
            {
              "name": "RTC2",
              "base": "0x40024000",
              "irq": 36
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start RTC COUNTER"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop RTC COUNTER"
            },
            "TASKS_CLEAR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clear RTC COUNTER"
            },
            "TASKS_TRIGOVRFLW": {
              "offset": "0x0C",
              "size": 32,
              "description": "Set COUNTER to 0xFFFFF0"
            },
            "EVENTS_TICK": {
              "offset": "0x100",
              "size": 32,
              "description": "Event on COUNTER increment"
            },
            "EVENTS_OVRFLW": {
              "offset": "0x104",
              "size": 32,
              "description": "Event on COUNTER overflow"
            },
            "EVENTS_COMPARE[%s]": {
              "offset": "0x140",
              "size": 32,
              "description": "Description collection[0]:  Compare event on CC[0] match"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "EVTEN": {
              "offset": "0x340",
              "size": 32,
              "description": "Enable or disable event routing"
            },
            "EVTENSET": {
              "offset": "0x344",
              "size": 32,
              "description": "Enable event routing"
            },
            "EVTENCLR": {
              "offset": "0x348",
              "size": 32,
              "description": "Disable event routing"
            },
            "COUNTER": {
              "offset": "0x504",
              "size": 32,
              "description": "Current COUNTER value"
            },
            "PRESCALER": {
              "offset": "0x508",
              "size": 32,
              "description": "12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is stopped"
            },
            "CC[%s]": {
              "offset": "0x540",
              "size": 32,
              "description": "Description collection[0]:  Compare register 0"
            }
          },
          "bits": {
            "INTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for TICK event"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for OVRFLW event"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Enable interrupt for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Enable interrupt for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Enable interrupt for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Enable interrupt for COMPARE[3] event"
              }
            },
            "INTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for TICK event"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for OVRFLW event"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Disable interrupt for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Disable interrupt for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Disable interrupt for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Disable interrupt for COMPARE[3] event"
              }
            },
            "EVTEN": {
              "TICK": {
                "bit": 0,
                "description": "Enable or disable event routing for TICK event"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Enable or disable event routing for OVRFLW event"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Enable or disable event routing for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Enable or disable event routing for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Enable or disable event routing for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Enable or disable event routing for COMPARE[3] event"
              }
            },
            "EVTENSET": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to Enable event routing for TICK event"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to Enable event routing for OVRFLW event"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Enable event routing for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Enable event routing for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Enable event routing for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Enable event routing for COMPARE[3] event"
              }
            },
            "EVTENCLR": {
              "TICK": {
                "bit": 0,
                "description": "Write '1' to Disable event routing for TICK event"
              },
              "OVRFLW": {
                "bit": 1,
                "description": "Write '1' to Disable event routing for OVRFLW event"
              },
              "COMPARE0": {
                "bit": 16,
                "description": "Write '1' to Disable event routing for COMPARE[0] event"
              },
              "COMPARE1": {
                "bit": 17,
                "description": "Write '1' to Disable event routing for COMPARE[1] event"
              },
              "COMPARE2": {
                "bit": 18,
                "description": "Write '1' to Disable event routing for COMPARE[2] event"
              },
              "COMPARE3": {
                "bit": 19,
                "description": "Write '1' to Disable event routing for COMPARE[3] event"
              }
            },
            "COUNTER": {
              "COUNTER": {
                "bit": 0,
                "description": "Counter value",
                "width": 24
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 12
              }
            },
            "CC[%s]": {
              "COMPARE": {
                "bit": 0,
                "description": "Compare value",
                "width": 24
              }
            }
          }
        },
        "TEMP": {
          "instances": [
            {
              "name": "TEMP",
              "base": "0x4000C000",
              "irq": 12
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start temperature measurement"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop temperature measurement"
            },
            "EVENTS_DATARDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Temperature measurement complete, data ready"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "TEMP": {
              "offset": "0x508",
              "size": 32,
              "description": "Temperature in degC (0.25deg steps)"
            },
            "A0": {
              "offset": "0x520",
              "size": 32,
              "description": "Slope of 1st piece wise linear function"
            },
            "A1": {
              "offset": "0x524",
              "size": 32,
              "description": "Slope of 2nd piece wise linear function"
            },
            "A2": {
              "offset": "0x528",
              "size": 32,
              "description": "Slope of 3rd piece wise linear function"
            },
            "A3": {
              "offset": "0x52C",
              "size": 32,
              "description": "Slope of 4th piece wise linear function"
            },
            "A4": {
              "offset": "0x530",
              "size": 32,
              "description": "Slope of 5th piece wise linear function"
            },
            "A5": {
              "offset": "0x534",
              "size": 32,
              "description": "Slope of 6th piece wise linear function"
            },
            "B0": {
              "offset": "0x540",
              "size": 32,
              "description": "y-intercept of 1st piece wise linear function"
            },
            "B1": {
              "offset": "0x544",
              "size": 32,
              "description": "y-intercept of 2nd piece wise linear function"
            },
            "B2": {
              "offset": "0x548",
              "size": 32,
              "description": "y-intercept of 3rd piece wise linear function"
            },
            "B3": {
              "offset": "0x54C",
              "size": 32,
              "description": "y-intercept of 4th piece wise linear function"
            },
            "B4": {
              "offset": "0x550",
              "size": 32,
              "description": "y-intercept of 5th piece wise linear function"
            },
            "B5": {
              "offset": "0x554",
              "size": 32,
              "description": "y-intercept of 6th piece wise linear function"
            },
            "T0": {
              "offset": "0x560",
              "size": 32,
              "description": "End point of 1st piece wise linear function"
            },
            "T1": {
              "offset": "0x564",
              "size": 32,
              "description": "End point of 2nd piece wise linear function"
            },
            "T2": {
              "offset": "0x568",
              "size": 32,
              "description": "End point of 3rd piece wise linear function"
            },
            "T3": {
              "offset": "0x56C",
              "size": 32,
              "description": "End point of 4th piece wise linear function"
            },
            "T4": {
              "offset": "0x570",
              "size": 32,
              "description": "End point of 5th piece wise linear function"
            }
          },
          "bits": {
            "INTENSET": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for DATARDY event"
              }
            },
            "INTENCLR": {
              "DATARDY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for DATARDY event"
              }
            },
            "TEMP": {
              "TEMP": {
                "bit": 0,
                "description": "Temperature in degC (0.25deg steps)",
                "width": 32
              }
            },
            "A0": {
              "A0": {
                "bit": 0,
                "description": "Slope of 1st piece wise linear function",
                "width": 12
              }
            },
            "A1": {
              "A1": {
                "bit": 0,
                "description": "Slope of 2nd piece wise linear function",
                "width": 12
              }
            },
            "A2": {
              "A2": {
                "bit": 0,
                "description": "Slope of 3rd piece wise linear function",
                "width": 12
              }
            },
            "A3": {
              "A3": {
                "bit": 0,
                "description": "Slope of 4th piece wise linear function",
                "width": 12
              }
            },
            "A4": {
              "A4": {
                "bit": 0,
                "description": "Slope of 5th piece wise linear function",
                "width": 12
              }
            },
            "A5": {
              "A5": {
                "bit": 0,
                "description": "Slope of 6th piece wise linear function",
                "width": 12
              }
            },
            "B0": {
              "B0": {
                "bit": 0,
                "description": "y-intercept of 1st piece wise linear function",
                "width": 14
              }
            },
            "B1": {
              "B1": {
                "bit": 0,
                "description": "y-intercept of 2nd piece wise linear function",
                "width": 14
              }
            },
            "B2": {
              "B2": {
                "bit": 0,
                "description": "y-intercept of 3rd piece wise linear function",
                "width": 14
              }
            },
            "B3": {
              "B3": {
                "bit": 0,
                "description": "y-intercept of 4th piece wise linear function",
                "width": 14
              }
            },
            "B4": {
              "B4": {
                "bit": 0,
                "description": "y-intercept of 5th piece wise linear function",
                "width": 14
              }
            },
            "B5": {
              "B5": {
                "bit": 0,
                "description": "y-intercept of 6th piece wise linear function",
                "width": 14
              }
            },
            "T0": {
              "T0": {
                "bit": 0,
                "description": "End point of 1st piece wise linear function",
                "width": 8
              }
            },
            "T1": {
              "T1": {
                "bit": 0,
                "description": "End point of 2nd piece wise linear function",
                "width": 8
              }
            },
            "T2": {
              "T2": {
                "bit": 0,
                "description": "End point of 3rd piece wise linear function",
                "width": 8
              }
            },
            "T3": {
              "T3": {
                "bit": 0,
                "description": "End point of 4th piece wise linear function",
                "width": 8
              }
            },
            "T4": {
              "T4": {
                "bit": 0,
                "description": "End point of 5th piece wise linear function",
                "width": 8
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x4000D000",
              "irq": 13
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Task starting the random number generator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Task stopping the random number generator"
            },
            "EVENTS_VALRDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Event being generated for every new random number written to the VALUE register"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "VALUE": {
              "offset": "0x508",
              "size": 32,
              "description": "Output random number"
            }
          },
          "bits": {
            "SHORTS": {
              "VALRDY_STOP": {
                "bit": 0,
                "description": "Shortcut between VALRDY event and STOP task"
              }
            },
            "INTENSET": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for VALRDY event"
              }
            },
            "INTENCLR": {
              "VALRDY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for VALRDY event"
              }
            },
            "CONFIG": {
              "DERCEN": {
                "bit": 0,
                "description": "Bias correction"
              }
            },
            "VALUE": {
              "VALUE": {
                "bit": 0,
                "description": "Generated random number",
                "width": 8
              }
            }
          }
        },
        "ECB": {
          "instances": [
            {
              "name": "ECB",
              "base": "0x4000E000",
              "irq": 14
            }
          ],
          "registers": {
            "TASKS_STARTECB": {
              "offset": "0x00",
              "size": 32,
              "description": "Start ECB block encrypt"
            },
            "TASKS_STOPECB": {
              "offset": "0x04",
              "size": 32,
              "description": "Abort a possible executing ECB operation"
            },
            "EVENTS_ENDECB": {
              "offset": "0x100",
              "size": 32,
              "description": "ECB block encrypt complete"
            },
            "EVENTS_ERRORECB": {
              "offset": "0x104",
              "size": 32,
              "description": "ECB block encrypt aborted because of a STOPECB task or due to an error"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ECBDATAPTR": {
              "offset": "0x504",
              "size": 32,
              "description": "ECB block encrypt memory pointers"
            }
          },
          "bits": {
            "INTENSET": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for ENDECB event"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for ERRORECB event"
              }
            },
            "INTENCLR": {
              "ENDECB": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for ENDECB event"
              },
              "ERRORECB": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for ERRORECB event"
              }
            },
            "ECBDATAPTR": {
              "ECBDATAPTR": {
                "bit": 0,
                "description": "Pointer to the ECB data structure (see Table 1 ECB data structure overview)",
                "width": 32
              }
            }
          }
        },
        "CCM": {
          "instances": [
            {
              "name": "CCM",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_KSGEN": {
              "offset": "0x00",
              "size": 32,
              "description": "Start generation of key-stream. This operation will stop by itself when completed."
            },
            "TASKS_CRYPT": {
              "offset": "0x04",
              "size": 32,
              "description": "Start encryption/decryption. This operation will stop by itself when completed."
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop encryption/decryption"
            },
            "EVENTS_ENDKSGEN": {
              "offset": "0x100",
              "size": 32,
              "description": "Key-stream generation complete"
            },
            "EVENTS_ENDCRYPT": {
              "offset": "0x104",
              "size": 32,
              "description": "Encrypt/decrypt complete"
            },
            "EVENTS_ERROR": {
              "offset": "0x108",
              "size": 32,
              "description": "CCM error event"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "MICSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "MIC check result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Operation mode"
            },
            "CNFPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to data structure holding AES key and NONCE vector"
            },
            "INPTR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Input pointer"
            },
            "OUTPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Output pointer"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            }
          },
          "bits": {
            "SHORTS": {
              "ENDKSGEN_CRYPT": {
                "bit": 0,
                "description": "Shortcut between ENDKSGEN event and CRYPT task"
              }
            },
            "INTENSET": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for ENDKSGEN event"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for ENDCRYPT event"
              },
              "ERROR": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for ERROR event"
              }
            },
            "INTENCLR": {
              "ENDKSGEN": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for ENDKSGEN event"
              },
              "ENDCRYPT": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for ENDCRYPT event"
              },
              "ERROR": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for ERROR event"
              }
            },
            "MICSTATUS": {
              "MICSTATUS": {
                "bit": 0,
                "description": "The result of the MIC check performed during the previous decryption operation"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable CCM",
                "width": 2
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "The mode of operation to be used"
              },
              "DATARATE": {
                "bit": 16,
                "description": "Data rate that the CCM shall run in synch with"
              },
              "LENGTH": {
                "bit": 24,
                "description": "Packet length configuration"
              }
            },
            "CNFPTR": {
              "CNFPTR": {
                "bit": 0,
                "description": "Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview)",
                "width": 32
              }
            },
            "INPTR": {
              "INPTR": {
                "bit": 0,
                "description": "Input pointer",
                "width": 32
              }
            },
            "OUTPTR": {
              "OUTPTR": {
                "bit": 0,
                "description": "Output pointer",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during key-stream generation, MIC generation and encryption/decryption.",
                "width": 32
              }
            }
          }
        },
        "AAR": {
          "instances": [
            {
              "name": "AAR",
              "base": "0x4000F000",
              "irq": 15
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start resolving addresses based on IRKs specified in the IRK data structure"
            },
            "TASKS_STOP": {
              "offset": "0x08",
              "size": 32,
              "description": "Stop resolving addresses"
            },
            "EVENTS_END": {
              "offset": "0x100",
              "size": 32,
              "description": "Address resolution procedure complete"
            },
            "EVENTS_RESOLVED": {
              "offset": "0x104",
              "size": 32,
              "description": "Address resolved"
            },
            "EVENTS_NOTRESOLVED": {
              "offset": "0x108",
              "size": 32,
              "description": "Address not resolved"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "STATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Resolution status"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable AAR"
            },
            "NIRK": {
              "offset": "0x504",
              "size": 32,
              "description": "Number of IRKs"
            },
            "IRKPTR": {
              "offset": "0x508",
              "size": 32,
              "description": "Pointer to IRK data structure"
            },
            "ADDRPTR": {
              "offset": "0x510",
              "size": 32,
              "description": "Pointer to the resolvable address"
            },
            "SCRATCHPTR": {
              "offset": "0x514",
              "size": 32,
              "description": "Pointer to data area used for temporary storage"
            }
          },
          "bits": {
            "INTENSET": {
              "END": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for END event"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for RESOLVED event"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for NOTRESOLVED event"
              }
            },
            "INTENCLR": {
              "END": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for END event"
              },
              "RESOLVED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for RESOLVED event"
              },
              "NOTRESOLVED": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for NOTRESOLVED event"
              }
            },
            "STATUS": {
              "STATUS": {
                "bit": 0,
                "description": "The IRK that was used last time an address was resolved",
                "width": 4
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable AAR",
                "width": 2
              }
            },
            "NIRK": {
              "NIRK": {
                "bit": 0,
                "description": "Number of Identity root keys available in the IRK data structure",
                "width": 5
              }
            },
            "IRKPTR": {
              "IRKPTR": {
                "bit": 0,
                "description": "Pointer to the IRK data structure",
                "width": 32
              }
            },
            "ADDRPTR": {
              "ADDRPTR": {
                "bit": 0,
                "description": "Pointer to the resolvable address (6-bytes)",
                "width": 32
              }
            },
            "SCRATCHPTR": {
              "SCRATCHPTR": {
                "bit": 0,
                "description": "Pointer to a scratch data area used for temporary storage during resolution.A space of minimum 3 bytes must be reserved.",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "WDT",
              "base": "0x40010000",
              "irq": 16
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start the watchdog"
            },
            "EVENTS_TIMEOUT": {
              "offset": "0x100",
              "size": 32,
              "description": "Watchdog timeout"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RUNSTATUS": {
              "offset": "0x400",
              "size": 32,
              "description": "Run status"
            },
            "REQSTATUS": {
              "offset": "0x404",
              "size": 32,
              "description": "Request status"
            },
            "CRV": {
              "offset": "0x504",
              "size": 32,
              "description": "Counter reload value"
            },
            "RREN": {
              "offset": "0x508",
              "size": 32,
              "description": "Enable register for reload request registers"
            },
            "CONFIG": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration register"
            },
            "RR[%s]": {
              "offset": "0x600",
              "size": 32,
              "description": "Description collection[0]:  Reload request 0"
            }
          },
          "bits": {
            "INTENSET": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for TIMEOUT event"
              }
            },
            "INTENCLR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for TIMEOUT event"
              }
            },
            "RUNSTATUS": {
              "RUNSTATUS": {
                "bit": 0,
                "description": "Indicates whether or not the watchdog is running"
              }
            },
            "REQSTATUS": {
              "RR0": {
                "bit": 0,
                "description": "Request status for RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Request status for RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Request status for RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Request status for RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Request status for RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Request status for RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Request status for RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Request status for RR[7] register"
              }
            },
            "CRV": {
              "CRV": {
                "bit": 0,
                "description": "Counter reload value in number of cycles of the 32.768 kHz clock",
                "width": 32
              }
            },
            "RREN": {
              "RR0": {
                "bit": 0,
                "description": "Enable or disable RR[0] register"
              },
              "RR1": {
                "bit": 1,
                "description": "Enable or disable RR[1] register"
              },
              "RR2": {
                "bit": 2,
                "description": "Enable or disable RR[2] register"
              },
              "RR3": {
                "bit": 3,
                "description": "Enable or disable RR[3] register"
              },
              "RR4": {
                "bit": 4,
                "description": "Enable or disable RR[4] register"
              },
              "RR5": {
                "bit": 5,
                "description": "Enable or disable RR[5] register"
              },
              "RR6": {
                "bit": 6,
                "description": "Enable or disable RR[6] register"
              },
              "RR7": {
                "bit": 7,
                "description": "Enable or disable RR[7] register"
              }
            },
            "CONFIG": {
              "SLEEP": {
                "bit": 0,
                "description": "Configure the watchdog to either be paused, or kept running, while the CPU is sleeping"
              },
              "HALT": {
                "bit": 3,
                "description": "Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger"
              }
            },
            "RR[%s]": {
              "RR": {
                "bit": 0,
                "description": "Reload request register",
                "width": 32
              }
            }
          }
        },
        "QDEC": {
          "instances": [
            {
              "name": "QDEC",
              "base": "0x40012000",
              "irq": 18
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Task starting the quadrature decoder"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Task stopping the quadrature decoder"
            },
            "TASKS_READCLRACC": {
              "offset": "0x08",
              "size": 32,
              "description": "Read and clear ACC and ACCDBL"
            },
            "TASKS_RDCLRACC": {
              "offset": "0x0C",
              "size": 32,
              "description": "Read and clear ACC"
            },
            "TASKS_RDCLRDBL": {
              "offset": "0x10",
              "size": 32,
              "description": "Read and clear ACCDBL"
            },
            "EVENTS_SAMPLERDY": {
              "offset": "0x100",
              "size": 32,
              "description": "Event being generated for every new sample value written to the SAMPLE register"
            },
            "EVENTS_REPORTRDY": {
              "offset": "0x104",
              "size": 32,
              "description": "Non-null report ready"
            },
            "EVENTS_ACCOF": {
              "offset": "0x108",
              "size": 32,
              "description": "ACC or ACCDBL register overflow"
            },
            "EVENTS_DBLRDY": {
              "offset": "0x10C",
              "size": 32,
              "description": "Double displacement(s) detected"
            },
            "EVENTS_STOPPED": {
              "offset": "0x110",
              "size": 32,
              "description": "QDEC has been stopped"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable the quadrature decoder"
            },
            "LEDPOL": {
              "offset": "0x504",
              "size": 32,
              "description": "LED output pin polarity"
            },
            "SAMPLEPER": {
              "offset": "0x508",
              "size": 32,
              "description": "Sample period"
            },
            "SAMPLE": {
              "offset": "0x50C",
              "size": 32,
              "description": "Motion sample value"
            },
            "REPORTPER": {
              "offset": "0x510",
              "size": 32,
              "description": "Number of samples to be taken before REPORTRDY and DBLRDY events can be generated"
            },
            "ACC": {
              "offset": "0x514",
              "size": 32,
              "description": "Register accumulating the valid transitions"
            },
            "ACCREAD": {
              "offset": "0x518",
              "size": 32,
              "description": "Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task"
            },
            "LED": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for LED signal"
            },
            "A": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for A signal"
            },
            "B": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for B signal"
            },
            "DBFEN": {
              "offset": "0x528",
              "size": 32,
              "description": "Enable input debounce filters"
            },
            "LEDPRE": {
              "offset": "0x540",
              "size": 32,
              "description": "Time period the LED is switched ON prior to sampling"
            },
            "ACCDBL": {
              "offset": "0x544",
              "size": 32,
              "description": "Register accumulating the number of detected double transitions"
            },
            "ACCDBLREAD": {
              "offset": "0x548",
              "size": 32,
              "description": "Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task"
            }
          },
          "bits": {
            "SHORTS": {
              "REPORTRDY_READCLRACC": {
                "bit": 0,
                "description": "Shortcut between REPORTRDY event and READCLRACC task"
              },
              "SAMPLERDY_STOP": {
                "bit": 1,
                "description": "Shortcut between SAMPLERDY event and STOP task"
              },
              "REPORTRDY_RDCLRACC": {
                "bit": 2,
                "description": "Shortcut between REPORTRDY event and RDCLRACC task"
              },
              "REPORTRDY_STOP": {
                "bit": 3,
                "description": "Shortcut between REPORTRDY event and STOP task"
              },
              "DBLRDY_RDCLRDBL": {
                "bit": 4,
                "description": "Shortcut between DBLRDY event and RDCLRDBL task"
              },
              "DBLRDY_STOP": {
                "bit": 5,
                "description": "Shortcut between DBLRDY event and STOP task"
              },
              "SAMPLERDY_READCLRACC": {
                "bit": 6,
                "description": "Shortcut between SAMPLERDY event and READCLRACC task"
              }
            },
            "INTENSET": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for SAMPLERDY event"
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for REPORTRDY event"
              },
              "ACCOF": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for ACCOF event"
              },
              "DBLRDY": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for DBLRDY event"
              },
              "STOPPED": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              }
            },
            "INTENCLR": {
              "SAMPLERDY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for SAMPLERDY event"
              },
              "REPORTRDY": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for REPORTRDY event"
              },
              "ACCOF": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for ACCOF event"
              },
              "DBLRDY": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for DBLRDY event"
              },
              "STOPPED": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable the quadrature decoder"
              }
            },
            "LEDPOL": {
              "LEDPOL": {
                "bit": 0,
                "description": "LED output pin polarity"
              }
            },
            "SAMPLEPER": {
              "SAMPLEPER": {
                "bit": 0,
                "description": "Sample period. The SAMPLE register will be updated for every new sample",
                "width": 4
              }
            },
            "SAMPLE": {
              "SAMPLE": {
                "bit": 0,
                "description": "Last motion sample",
                "width": 32
              }
            },
            "REPORTPER": {
              "REPORTPER": {
                "bit": 0,
                "description": "Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated",
                "width": 4
              }
            },
            "ACC": {
              "ACC": {
                "bit": 0,
                "description": "Register accumulating all valid samples (not double transition) read from the SAMPLE register",
                "width": 32
              }
            },
            "ACCREAD": {
              "ACCREAD": {
                "bit": 0,
                "description": "Snapshot of the ACC register.",
                "width": 32
              }
            },
            "LED": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "A": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "B": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "DBFEN": {
              "DBFEN": {
                "bit": 0,
                "description": "Enable input debounce filters"
              }
            },
            "LEDPRE": {
              "LEDPRE": {
                "bit": 0,
                "description": "Period in us the LED is switched on prior to sampling",
                "width": 9
              }
            },
            "ACCDBL": {
              "ACCDBL": {
                "bit": 0,
                "description": "Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ).",
                "width": 4
              }
            },
            "ACCDBLREAD": {
              "ACCDBLREAD": {
                "bit": 0,
                "description": "Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered.",
                "width": 4
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x40013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start comparator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop comparator"
            },
            "TASKS_SAMPLE": {
              "offset": "0x08",
              "size": 32,
              "description": "Sample comparator value"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "COMP is ready and output is valid"
            },
            "EVENTS_DOWN": {
              "offset": "0x104",
              "size": 32,
              "description": "Downward crossing"
            },
            "EVENTS_UP": {
              "offset": "0x108",
              "size": 32,
              "description": "Upward crossing"
            },
            "EVENTS_CROSS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Downward or upward crossing"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RESULT": {
              "offset": "0x400",
              "size": 32,
              "description": "Compare result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "COMP enable"
            },
            "PSEL": {
              "offset": "0x504",
              "size": 32,
              "description": "Pin select"
            },
            "REFSEL": {
              "offset": "0x508",
              "size": 32,
              "description": "Reference source select for single-ended mode"
            },
            "EXTREFSEL": {
              "offset": "0x50C",
              "size": 32,
              "description": "External reference select"
            },
            "TH": {
              "offset": "0x530",
              "size": 32,
              "description": "Threshold configuration for hysteresis unit"
            },
            "MODE": {
              "offset": "0x534",
              "size": 32,
              "description": "Mode configuration"
            },
            "HYST": {
              "offset": "0x538",
              "size": 32,
              "description": "Comparator hysteresis enable"
            },
            "ISOURCE": {
              "offset": "0x53C",
              "size": 32,
              "description": "Current source select on analog input"
            }
          },
          "bits": {
            "SHORTS": {
              "READY_SAMPLE": {
                "bit": 0,
                "description": "Shortcut between READY event and SAMPLE task"
              },
              "READY_STOP": {
                "bit": 1,
                "description": "Shortcut between READY event and STOP task"
              },
              "DOWN_STOP": {
                "bit": 2,
                "description": "Shortcut between DOWN event and STOP task"
              },
              "UP_STOP": {
                "bit": 3,
                "description": "Shortcut between UP event and STOP task"
              },
              "CROSS_STOP": {
                "bit": 4,
                "description": "Shortcut between CROSS event and STOP task"
              }
            },
            "INTEN": {
              "READY": {
                "bit": 0,
                "description": "Enable or disable interrupt for READY event"
              },
              "DOWN": {
                "bit": 1,
                "description": "Enable or disable interrupt for DOWN event"
              },
              "UP": {
                "bit": 2,
                "description": "Enable or disable interrupt for UP event"
              },
              "CROSS": {
                "bit": 3,
                "description": "Enable or disable interrupt for CROSS event"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for READY event"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for DOWN event"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for UP event"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for CROSS event"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for READY event"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for DOWN event"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for UP event"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for CROSS event"
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result of last compare. Decision point SAMPLE task."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable COMP",
                "width": 2
              }
            },
            "PSEL": {
              "PSEL": {
                "bit": 0,
                "description": "Analog pin select",
                "width": 3
              }
            },
            "REFSEL": {
              "REFSEL": {
                "bit": 0,
                "description": "Reference select",
                "width": 3
              }
            },
            "EXTREFSEL": {
              "EXTREFSEL": {
                "bit": 0,
                "description": "External analog reference select",
                "width": 3
              }
            },
            "TH": {
              "THDOWN": {
                "bit": 0,
                "description": "VDOWN = (THDOWN+1)/64*VREF",
                "width": 6
              },
              "THUP": {
                "bit": 8,
                "description": "VUP = (THUP+1)/64*VREF",
                "width": 6
              }
            },
            "MODE": {
              "SP": {
                "bit": 0,
                "description": "Speed and power modes",
                "width": 2
              },
              "MAIN": {
                "bit": 8,
                "description": "Main operation modes"
              }
            },
            "HYST": {
              "HYST": {
                "bit": 0,
                "description": "Comparator hysteresis"
              }
            },
            "ISOURCE": {
              "ISOURCE": {
                "bit": 0,
                "description": "Comparator hysteresis",
                "width": 2
              }
            }
          }
        },
        "LPCOMP": {
          "instances": [
            {
              "name": "LPCOMP",
              "base": "0x40013000",
              "irq": 19
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Start comparator"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stop comparator"
            },
            "TASKS_SAMPLE": {
              "offset": "0x08",
              "size": 32,
              "description": "Sample comparator value"
            },
            "EVENTS_READY": {
              "offset": "0x100",
              "size": 32,
              "description": "LPCOMP is ready and output is valid"
            },
            "EVENTS_DOWN": {
              "offset": "0x104",
              "size": 32,
              "description": "Downward crossing"
            },
            "EVENTS_UP": {
              "offset": "0x108",
              "size": 32,
              "description": "Upward crossing"
            },
            "EVENTS_CROSS": {
              "offset": "0x10C",
              "size": 32,
              "description": "Downward or upward crossing"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "RESULT": {
              "offset": "0x400",
              "size": 32,
              "description": "Compare result"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable LPCOMP"
            },
            "PSEL": {
              "offset": "0x504",
              "size": 32,
              "description": "Input pin select"
            },
            "REFSEL": {
              "offset": "0x508",
              "size": 32,
              "description": "Reference select"
            },
            "EXTREFSEL": {
              "offset": "0x50C",
              "size": 32,
              "description": "External reference select"
            },
            "ANADETECT": {
              "offset": "0x520",
              "size": 32,
              "description": "Analog detect configuration"
            },
            "HYST": {
              "offset": "0x538",
              "size": 32,
              "description": "Comparator hysteresis enable"
            }
          },
          "bits": {
            "SHORTS": {
              "READY_SAMPLE": {
                "bit": 0,
                "description": "Shortcut between READY event and SAMPLE task"
              },
              "READY_STOP": {
                "bit": 1,
                "description": "Shortcut between READY event and STOP task"
              },
              "DOWN_STOP": {
                "bit": 2,
                "description": "Shortcut between DOWN event and STOP task"
              },
              "UP_STOP": {
                "bit": 3,
                "description": "Shortcut between UP event and STOP task"
              },
              "CROSS_STOP": {
                "bit": 4,
                "description": "Shortcut between CROSS event and STOP task"
              }
            },
            "INTENSET": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for READY event"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for DOWN event"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for UP event"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for CROSS event"
              }
            },
            "INTENCLR": {
              "READY": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for READY event"
              },
              "DOWN": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for DOWN event"
              },
              "UP": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for UP event"
              },
              "CROSS": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for CROSS event"
              }
            },
            "RESULT": {
              "RESULT": {
                "bit": 0,
                "description": "Result of last compare. Decision point SAMPLE task."
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable LPCOMP",
                "width": 2
              }
            },
            "PSEL": {
              "PSEL": {
                "bit": 0,
                "description": "Analog pin select",
                "width": 3
              }
            },
            "REFSEL": {
              "REFSEL": {
                "bit": 0,
                "description": "Reference select",
                "width": 4
              }
            },
            "EXTREFSEL": {
              "EXTREFSEL": {
                "bit": 0,
                "description": "External analog reference select"
              }
            },
            "ANADETECT": {
              "ANADETECT": {
                "bit": 0,
                "description": "Analog detect configuration",
                "width": 2
              }
            },
            "HYST": {
              "HYST": {
                "bit": 0,
                "description": "Comparator hysteresis enable"
              }
            }
          }
        },
        "SWI0": {
          "instances": [
            {
              "name": "SWI0",
              "base": "0x40014000",
              "irq": 20
            }
          ],
          "registers": {
            "UNUSED": {
              "offset": "0x00",
              "size": 32,
              "description": "Unused."
            }
          }
        },
        "EGU0": {
          "instances": [
            {
              "name": "EGU0",
              "base": "0x40014000",
              "irq": 20
            }
          ],
          "registers": {
            "TASKS_TRIGGER[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection[0]:  Trigger 0 for triggering the corresponding TRIGGERED[0] event"
            },
            "EVENTS_TRIGGERED[%s]": {
              "offset": "0x100",
              "size": 32,
              "description": "Description collection[0]:  Event number 0 generated by triggering the corresponding TRIGGER[0] task"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            }
          },
          "bits": {
            "INTEN": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Enable or disable interrupt for TRIGGERED[0] event"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Enable or disable interrupt for TRIGGERED[1] event"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Enable or disable interrupt for TRIGGERED[2] event"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Enable or disable interrupt for TRIGGERED[3] event"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Enable or disable interrupt for TRIGGERED[4] event"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Enable or disable interrupt for TRIGGERED[5] event"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Enable or disable interrupt for TRIGGERED[6] event"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Enable or disable interrupt for TRIGGERED[7] event"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Enable or disable interrupt for TRIGGERED[8] event"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Enable or disable interrupt for TRIGGERED[9] event"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Enable or disable interrupt for TRIGGERED[10] event"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Enable or disable interrupt for TRIGGERED[11] event"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Enable or disable interrupt for TRIGGERED[12] event"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Enable or disable interrupt for TRIGGERED[13] event"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Enable or disable interrupt for TRIGGERED[14] event"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Enable or disable interrupt for TRIGGERED[15] event"
              }
            },
            "INTENSET": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for TRIGGERED[0] event"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for TRIGGERED[1] event"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for TRIGGERED[2] event"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for TRIGGERED[3] event"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for TRIGGERED[4] event"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for TRIGGERED[5] event"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for TRIGGERED[6] event"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for TRIGGERED[7] event"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to Enable interrupt for TRIGGERED[8] event"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to Enable interrupt for TRIGGERED[9] event"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to Enable interrupt for TRIGGERED[10] event"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to Enable interrupt for TRIGGERED[11] event"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to Enable interrupt for TRIGGERED[12] event"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to Enable interrupt for TRIGGERED[13] event"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to Enable interrupt for TRIGGERED[14] event"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to Enable interrupt for TRIGGERED[15] event"
              }
            },
            "INTENCLR": {
              "TRIGGERED0": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for TRIGGERED[0] event"
              },
              "TRIGGERED1": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for TRIGGERED[1] event"
              },
              "TRIGGERED2": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for TRIGGERED[2] event"
              },
              "TRIGGERED3": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for TRIGGERED[3] event"
              },
              "TRIGGERED4": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for TRIGGERED[4] event"
              },
              "TRIGGERED5": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for TRIGGERED[5] event"
              },
              "TRIGGERED6": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for TRIGGERED[6] event"
              },
              "TRIGGERED7": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for TRIGGERED[7] event"
              },
              "TRIGGERED8": {
                "bit": 8,
                "description": "Write '1' to Disable interrupt for TRIGGERED[8] event"
              },
              "TRIGGERED9": {
                "bit": 9,
                "description": "Write '1' to Disable interrupt for TRIGGERED[9] event"
              },
              "TRIGGERED10": {
                "bit": 10,
                "description": "Write '1' to Disable interrupt for TRIGGERED[10] event"
              },
              "TRIGGERED11": {
                "bit": 11,
                "description": "Write '1' to Disable interrupt for TRIGGERED[11] event"
              },
              "TRIGGERED12": {
                "bit": 12,
                "description": "Write '1' to Disable interrupt for TRIGGERED[12] event"
              },
              "TRIGGERED13": {
                "bit": 13,
                "description": "Write '1' to Disable interrupt for TRIGGERED[13] event"
              },
              "TRIGGERED14": {
                "bit": 14,
                "description": "Write '1' to Disable interrupt for TRIGGERED[14] event"
              },
              "TRIGGERED15": {
                "bit": 15,
                "description": "Write '1' to Disable interrupt for TRIGGERED[15] event"
              }
            }
          }
        },
        "SWI1": {
          "instances": [
            {
              "name": "SWI1",
              "base": "0x40015000",
              "irq": 21
            }
          ],
          "registers": {}
        },
        "EGU1": {
          "instances": [
            {
              "name": "EGU1",
              "base": "0x40015000",
              "irq": 21
            }
          ],
          "registers": {}
        },
        "SWI2": {
          "instances": [
            {
              "name": "SWI2",
              "base": "0x40016000",
              "irq": 22
            }
          ],
          "registers": {}
        },
        "EGU2": {
          "instances": [
            {
              "name": "EGU2",
              "base": "0x40016000",
              "irq": 22
            }
          ],
          "registers": {}
        },
        "SWI3": {
          "instances": [
            {
              "name": "SWI3",
              "base": "0x40017000",
              "irq": 23
            }
          ],
          "registers": {}
        },
        "EGU3": {
          "instances": [
            {
              "name": "EGU3",
              "base": "0x40017000",
              "irq": 23
            }
          ],
          "registers": {}
        },
        "SWI4": {
          "instances": [
            {
              "name": "SWI4",
              "base": "0x40018000",
              "irq": 24
            }
          ],
          "registers": {}
        },
        "EGU4": {
          "instances": [
            {
              "name": "EGU4",
              "base": "0x40018000",
              "irq": 24
            }
          ],
          "registers": {}
        },
        "SWI5": {
          "instances": [
            {
              "name": "SWI5",
              "base": "0x40019000",
              "irq": 25
            }
          ],
          "registers": {}
        },
        "EGU5": {
          "instances": [
            {
              "name": "EGU5",
              "base": "0x40019000",
              "irq": 25
            }
          ],
          "registers": {}
        },
        "PWM": {
          "instances": [
            {
              "name": "PWM0",
              "base": "0x4001C000",
              "irq": 28
            },
            {
              "name": "PWM1",
              "base": "0x40021000",
              "irq": 33
            },
            {
              "name": "PWM2",
              "base": "0x40022000",
              "irq": 34
            }
          ],
          "registers": {
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stops PWM pulse generation on all channels at the end of current PWM period, and stops sequence playback"
            },
            "TASKS_SEQSTART[%s]": {
              "offset": "0x08",
              "size": 32,
              "description": "Description collection[0]:  Loads the first PWM value on all enabled channels from sequence 0, and starts playing that sequence at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes PWM generation to start it was not running."
            },
            "TASKS_NEXTSTEP": {
              "offset": "0x10",
              "size": 32,
              "description": "Steps by one value in the current sequence on all enabled channels if DECODER.MODE=NextStep. Does not cause PWM generation to start it was not running."
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "Response to STOP task, emitted when PWM pulses are no longer generated"
            },
            "EVENTS_SEQSTARTED[%s]": {
              "offset": "0x108",
              "size": 32,
              "description": "Description collection[0]:  First PWM period started on sequence 0"
            },
            "EVENTS_SEQEND[%s]": {
              "offset": "0x110",
              "size": 32,
              "description": "Description collection[0]:  Emitted at end of every sequence 0, when last value from RAM has been applied to wave counter"
            },
            "EVENTS_PWMPERIODEND": {
              "offset": "0x118",
              "size": 32,
              "description": "Emitted at the end of each PWM period"
            },
            "EVENTS_LOOPSDONE": {
              "offset": "0x11C",
              "size": 32,
              "description": "Concatenated sequences have been played the amount of times defined in LOOP.CNT"
            },
            "SHORTS": {
              "offset": "0x200",
              "size": 32,
              "description": "Shortcut register"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "PWM module enable register"
            },
            "MODE": {
              "offset": "0x504",
              "size": 32,
              "description": "Selects operating mode of the wave counter"
            },
            "COUNTERTOP": {
              "offset": "0x508",
              "size": 32,
              "description": "Value up to which the pulse generator counter counts"
            },
            "PRESCALER": {
              "offset": "0x50C",
              "size": 32,
              "description": "Configuration for PWM_CLK"
            },
            "DECODER": {
              "offset": "0x510",
              "size": 32,
              "description": "Configuration of the decoder"
            },
            "LOOP": {
              "offset": "0x514",
              "size": 32,
              "description": "Amount of playback of a loop"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Beginning address in Data RAM of this sequence"
            },
            "CNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Amount of values (duty cycles) in this sequence"
            },
            "REFRESH": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster[0]:  Amount of additional PWM periods between samples loaded into compare register"
            },
            "ENDDELAY": {
              "offset": "0x0C",
              "size": 32,
              "description": "Description cluster[0]:  Time added after the sequence"
            },
            "OUT[%s]": {
              "offset": "0x00",
              "size": 32,
              "description": "Description collection[0]:  Output pin select for PWM channel 0"
            }
          },
          "bits": {
            "SHORTS": {
              "SEQEND0_STOP": {
                "bit": 0,
                "description": "Shortcut between SEQEND[0] event and STOP task"
              },
              "SEQEND1_STOP": {
                "bit": 1,
                "description": "Shortcut between SEQEND[1] event and STOP task"
              },
              "LOOPSDONE_SEQSTART0": {
                "bit": 2,
                "description": "Shortcut between LOOPSDONE event and SEQSTART[0] task"
              },
              "LOOPSDONE_SEQSTART1": {
                "bit": 3,
                "description": "Shortcut between LOOPSDONE event and SEQSTART[1] task"
              },
              "LOOPSDONE_STOP": {
                "bit": 4,
                "description": "Shortcut between LOOPSDONE event and STOP task"
              }
            },
            "INTEN": {
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for STOPPED event"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Enable or disable interrupt for SEQSTARTED[0] event"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Enable or disable interrupt for SEQSTARTED[1] event"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Enable or disable interrupt for SEQEND[0] event"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Enable or disable interrupt for SEQEND[1] event"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Enable or disable interrupt for PWMPERIODEND event"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Enable or disable interrupt for LOOPSDONE event"
              }
            },
            "INTENSET": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for SEQSTARTED[0] event"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for SEQSTARTED[1] event"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for SEQEND[0] event"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for SEQEND[1] event"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for PWMPERIODEND event"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for LOOPSDONE event"
              }
            },
            "INTENCLR": {
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "SEQSTARTED0": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for SEQSTARTED[0] event"
              },
              "SEQSTARTED1": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for SEQSTARTED[1] event"
              },
              "SEQEND0": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for SEQEND[0] event"
              },
              "SEQEND1": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for SEQEND[1] event"
              },
              "PWMPERIODEND": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for PWMPERIODEND event"
              },
              "LOOPSDONE": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for LOOPSDONE event"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable PWM module"
              }
            },
            "MODE": {
              "UPDOWN": {
                "bit": 0,
                "description": "Selects up or up and down as wave counter mode"
              }
            },
            "COUNTERTOP": {
              "COUNTERTOP": {
                "bit": 0,
                "description": "Value up to which the pulse generator counter counts. This register is ignored when DECODER.MODE=WaveForm and only values from RAM will be used.",
                "width": 15
              }
            },
            "PRESCALER": {
              "PRESCALER": {
                "bit": 0,
                "description": "Pre-scaler of PWM_CLK",
                "width": 3
              }
            },
            "DECODER": {
              "LOAD": {
                "bit": 0,
                "description": "How a sequence is read from RAM and spread to the compare register",
                "width": 2
              },
              "MODE": {
                "bit": 8,
                "description": "Selects source for advancing the active sequence"
              }
            },
            "LOOP": {
              "CNT": {
                "bit": 0,
                "description": "Amount of playback of pattern cycles",
                "width": 16
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Beginning address in Data RAM of this sequence",
                "width": 32
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Amount of values (duty cycles) in this sequence",
                "width": 15
              }
            },
            "REFRESH": {
              "CNT": {
                "bit": 0,
                "description": "Amount of additional PWM periods between samples loaded into compare register (load every REFRESH.CNT+1 PWM periods)",
                "width": 24
              }
            },
            "ENDDELAY": {
              "CNT": {
                "bit": 0,
                "description": "Time added after the sequence in PWM periods",
                "width": 24
              }
            },
            "OUT[%s]": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            }
          }
        },
        "PDM": {
          "instances": [
            {
              "name": "PDM",
              "base": "0x4001D000",
              "irq": 29
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Starts continuous PDM transfer"
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stops PDM transfer"
            },
            "EVENTS_STARTED": {
              "offset": "0x100",
              "size": 32,
              "description": "PDM transfer has started"
            },
            "EVENTS_STOPPED": {
              "offset": "0x104",
              "size": 32,
              "description": "PDM transfer has finished"
            },
            "EVENTS_END": {
              "offset": "0x108",
              "size": 32,
              "description": "The PDM has written the last sample specified by SAMPLE.MAXCNT (or the last sample after a STOP task has been received) to Data RAM"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "PDM module enable register"
            },
            "PDMCLKCTRL": {
              "offset": "0x504",
              "size": 32,
              "description": "PDM clock generator control"
            },
            "MODE": {
              "offset": "0x508",
              "size": 32,
              "description": "Defines the routing of the connected PDM microphones' signals"
            },
            "GAINL": {
              "offset": "0x518",
              "size": 32,
              "description": "Left output gain adjustment"
            },
            "GAINR": {
              "offset": "0x51C",
              "size": 32,
              "description": "Right output gain adjustment"
            },
            "CLK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin number configuration for PDM CLK signal"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin number configuration for PDM DIN signal"
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "RAM address pointer to write samples to with EasyDMA"
            },
            "MAXCNT": {
              "offset": "0x04",
              "size": 32,
              "description": "Number of samples to allocate memory for in EasyDMA mode"
            }
          },
          "bits": {
            "INTEN": {
              "STARTED": {
                "bit": 0,
                "description": "Enable or disable interrupt for STARTED event"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Enable or disable interrupt for STOPPED event"
              },
              "END": {
                "bit": 2,
                "description": "Enable or disable interrupt for END event"
              }
            },
            "INTENSET": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for STARTED event"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "END": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for END event"
              }
            },
            "INTENCLR": {
              "STARTED": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for STARTED event"
              },
              "STOPPED": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "END": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for END event"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable or disable PDM module"
              }
            },
            "PDMCLKCTRL": {
              "FREQ": {
                "bit": 0,
                "description": "PDM_CLK frequency",
                "width": 32
              }
            },
            "MODE": {
              "OPERATION": {
                "bit": 0,
                "description": "Mono or stereo operation"
              },
              "EDGE": {
                "bit": 1,
                "description": "Defines on which PDM_CLK edge Left (or mono) is sampled"
              }
            },
            "GAINL": {
              "GAINL": {
                "bit": 0,
                "description": "Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust",
                "width": 7
              }
            },
            "GAINR": {
              "GAINR": {
                "bit": 0,
                "description": "Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters)",
                "width": 8
              }
            },
            "CLK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "DIN": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "PTR": {
              "SAMPLEPTR": {
                "bit": 0,
                "description": "Address to write PDM samples to over DMA",
                "width": 32
              }
            },
            "MAXCNT": {
              "BUFFSIZE": {
                "bit": 0,
                "description": "Length of DMA RAM allocation in number of samples",
                "width": 15
              }
            }
          }
        },
        "NVMC": {
          "instances": [
            {
              "name": "NVMC",
              "base": "0x4001E000"
            }
          ],
          "registers": {
            "READY": {
              "offset": "0x400",
              "size": 32,
              "description": "Ready flag"
            },
            "CONFIG": {
              "offset": "0x504",
              "size": 32,
              "description": "Configuration register"
            },
            "ERASEPAGE": {
              "offset": "0x508",
              "size": 32,
              "description": "Register for erasing a page in Code area"
            },
            "ERASEPCR1": {
              "offset": "0x508",
              "size": 32,
              "description": "Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE."
            },
            "ERASEALL": {
              "offset": "0x50C",
              "size": 32,
              "description": "Register for erasing all non-volatile user memory"
            },
            "ERASEPCR0": {
              "offset": "0x510",
              "size": 32,
              "description": "Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE."
            },
            "ERASEUICR": {
              "offset": "0x514",
              "size": 32,
              "description": "Register for erasing User Information Configuration Registers"
            },
            "ICACHECNF": {
              "offset": "0x540",
              "size": 32,
              "description": "I-Code cache configuration register."
            },
            "IHIT": {
              "offset": "0x548",
              "size": 32,
              "description": "I-Code cache hit counter."
            },
            "IMISS": {
              "offset": "0x54C",
              "size": 32,
              "description": "I-Code cache miss counter."
            }
          },
          "bits": {
            "READY": {
              "READY": {
                "bit": 0,
                "description": "NVMC is ready or busy"
              }
            },
            "CONFIG": {
              "WEN": {
                "bit": 0,
                "description": "Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used. Enabling write or erase will invalidate the cache and keep it invalidated.",
                "width": 2
              }
            },
            "ERASEPAGE": {
              "ERASEPAGE": {
                "bit": 0,
                "description": "Register for starting erase of a page in Code area",
                "width": 32
              }
            },
            "ERASEPCR1": {
              "ERASEPCR1": {
                "bit": 0,
                "description": "Register for erasing a page in Code area. Equivalent to ERASEPAGE.",
                "width": 32
              }
            },
            "ERASEALL": {
              "ERASEALL": {
                "bit": 0,
                "description": "Erase all non-volatile memory including UICR registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased."
              }
            },
            "ERASEPCR0": {
              "ERASEPCR0": {
                "bit": 0,
                "description": "Register for starting erase of a page in Code area. Equivalent to ERASEPAGE.",
                "width": 32
              }
            },
            "ERASEUICR": {
              "ERASEUICR": {
                "bit": 0,
                "description": "Register starting erase of all User Information Configuration Registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased."
              }
            },
            "ICACHECNF": {
              "CACHEEN": {
                "bit": 0,
                "description": "Cache enable"
              },
              "CACHEPROFEN": {
                "bit": 8,
                "description": "Cache profiling enable"
              }
            },
            "IHIT": {
              "HITS": {
                "bit": 0,
                "description": "Number of cache hits",
                "width": 32
              }
            },
            "IMISS": {
              "MISSES": {
                "bit": 0,
                "description": "Number of cache misses",
                "width": 32
              }
            }
          }
        },
        "PPI": {
          "instances": [
            {
              "name": "PPI",
              "base": "0x4001F000"
            }
          ],
          "registers": {
            "EN": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Enable channel group 0"
            },
            "DIS": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Disable channel group 0"
            },
            "CHEN": {
              "offset": "0x500",
              "size": 32,
              "description": "Channel enable register"
            },
            "CHENSET": {
              "offset": "0x504",
              "size": 32,
              "description": "Channel enable set register"
            },
            "CHENCLR": {
              "offset": "0x508",
              "size": 32,
              "description": "Channel enable clear register"
            },
            "EEP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Channel 0 event end-point"
            },
            "TEP": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Channel 0 task end-point"
            },
            "CHG[%s]": {
              "offset": "0x800",
              "size": 32,
              "description": "Description collection[0]:  Channel group 0"
            }
          },
          "bits": {
            "CHEN": {
              "CH0": {
                "bit": 0,
                "description": "Enable or disable channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Enable or disable channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Enable or disable channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Enable or disable channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Enable or disable channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Enable or disable channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Enable or disable channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Enable or disable channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Enable or disable channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Enable or disable channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Enable or disable channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Enable or disable channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Enable or disable channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Enable or disable channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Enable or disable channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Enable or disable channel 15"
              },
              "CH16": {
                "bit": 16,
                "description": "Enable or disable channel 16"
              },
              "CH17": {
                "bit": 17,
                "description": "Enable or disable channel 17"
              },
              "CH18": {
                "bit": 18,
                "description": "Enable or disable channel 18"
              },
              "CH19": {
                "bit": 19,
                "description": "Enable or disable channel 19"
              },
              "CH20": {
                "bit": 20,
                "description": "Enable or disable channel 20"
              },
              "CH21": {
                "bit": 21,
                "description": "Enable or disable channel 21"
              },
              "CH22": {
                "bit": 22,
                "description": "Enable or disable channel 22"
              },
              "CH23": {
                "bit": 23,
                "description": "Enable or disable channel 23"
              },
              "CH24": {
                "bit": 24,
                "description": "Enable or disable channel 24"
              },
              "CH25": {
                "bit": 25,
                "description": "Enable or disable channel 25"
              },
              "CH26": {
                "bit": 26,
                "description": "Enable or disable channel 26"
              },
              "CH27": {
                "bit": 27,
                "description": "Enable or disable channel 27"
              },
              "CH28": {
                "bit": 28,
                "description": "Enable or disable channel 28"
              },
              "CH29": {
                "bit": 29,
                "description": "Enable or disable channel 29"
              },
              "CH30": {
                "bit": 30,
                "description": "Enable or disable channel 30"
              },
              "CH31": {
                "bit": 31,
                "description": "Enable or disable channel 31"
              }
            },
            "CHENSET": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable set register.  Writing '0' has no effect"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable set register.  Writing '0' has no effect"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable set register.  Writing '0' has no effect"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable set register.  Writing '0' has no effect"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable set register.  Writing '0' has no effect"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable set register.  Writing '0' has no effect"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable set register.  Writing '0' has no effect"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable set register.  Writing '0' has no effect"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable set register.  Writing '0' has no effect"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable set register.  Writing '0' has no effect"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable set register.  Writing '0' has no effect"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable set register.  Writing '0' has no effect"
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable set register.  Writing '0' has no effect"
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable set register.  Writing '0' has no effect"
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable set register.  Writing '0' has no effect"
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable set register.  Writing '0' has no effect"
              },
              "CH16": {
                "bit": 16,
                "description": "Channel 16 enable set register.  Writing '0' has no effect"
              },
              "CH17": {
                "bit": 17,
                "description": "Channel 17 enable set register.  Writing '0' has no effect"
              },
              "CH18": {
                "bit": 18,
                "description": "Channel 18 enable set register.  Writing '0' has no effect"
              },
              "CH19": {
                "bit": 19,
                "description": "Channel 19 enable set register.  Writing '0' has no effect"
              },
              "CH20": {
                "bit": 20,
                "description": "Channel 20 enable set register.  Writing '0' has no effect"
              },
              "CH21": {
                "bit": 21,
                "description": "Channel 21 enable set register.  Writing '0' has no effect"
              },
              "CH22": {
                "bit": 22,
                "description": "Channel 22 enable set register.  Writing '0' has no effect"
              },
              "CH23": {
                "bit": 23,
                "description": "Channel 23 enable set register.  Writing '0' has no effect"
              },
              "CH24": {
                "bit": 24,
                "description": "Channel 24 enable set register.  Writing '0' has no effect"
              },
              "CH25": {
                "bit": 25,
                "description": "Channel 25 enable set register.  Writing '0' has no effect"
              },
              "CH26": {
                "bit": 26,
                "description": "Channel 26 enable set register.  Writing '0' has no effect"
              },
              "CH27": {
                "bit": 27,
                "description": "Channel 27 enable set register.  Writing '0' has no effect"
              },
              "CH28": {
                "bit": 28,
                "description": "Channel 28 enable set register.  Writing '0' has no effect"
              },
              "CH29": {
                "bit": 29,
                "description": "Channel 29 enable set register.  Writing '0' has no effect"
              },
              "CH30": {
                "bit": 30,
                "description": "Channel 30 enable set register.  Writing '0' has no effect"
              },
              "CH31": {
                "bit": 31,
                "description": "Channel 31 enable set register.  Writing '0' has no effect"
              }
            },
            "CHENCLR": {
              "CH0": {
                "bit": 0,
                "description": "Channel 0 enable clear register.  Writing '0' has no effect"
              },
              "CH1": {
                "bit": 1,
                "description": "Channel 1 enable clear register.  Writing '0' has no effect"
              },
              "CH2": {
                "bit": 2,
                "description": "Channel 2 enable clear register.  Writing '0' has no effect"
              },
              "CH3": {
                "bit": 3,
                "description": "Channel 3 enable clear register.  Writing '0' has no effect"
              },
              "CH4": {
                "bit": 4,
                "description": "Channel 4 enable clear register.  Writing '0' has no effect"
              },
              "CH5": {
                "bit": 5,
                "description": "Channel 5 enable clear register.  Writing '0' has no effect"
              },
              "CH6": {
                "bit": 6,
                "description": "Channel 6 enable clear register.  Writing '0' has no effect"
              },
              "CH7": {
                "bit": 7,
                "description": "Channel 7 enable clear register.  Writing '0' has no effect"
              },
              "CH8": {
                "bit": 8,
                "description": "Channel 8 enable clear register.  Writing '0' has no effect"
              },
              "CH9": {
                "bit": 9,
                "description": "Channel 9 enable clear register.  Writing '0' has no effect"
              },
              "CH10": {
                "bit": 10,
                "description": "Channel 10 enable clear register.  Writing '0' has no effect"
              },
              "CH11": {
                "bit": 11,
                "description": "Channel 11 enable clear register.  Writing '0' has no effect"
              },
              "CH12": {
                "bit": 12,
                "description": "Channel 12 enable clear register.  Writing '0' has no effect"
              },
              "CH13": {
                "bit": 13,
                "description": "Channel 13 enable clear register.  Writing '0' has no effect"
              },
              "CH14": {
                "bit": 14,
                "description": "Channel 14 enable clear register.  Writing '0' has no effect"
              },
              "CH15": {
                "bit": 15,
                "description": "Channel 15 enable clear register.  Writing '0' has no effect"
              },
              "CH16": {
                "bit": 16,
                "description": "Channel 16 enable clear register.  Writing '0' has no effect"
              },
              "CH17": {
                "bit": 17,
                "description": "Channel 17 enable clear register.  Writing '0' has no effect"
              },
              "CH18": {
                "bit": 18,
                "description": "Channel 18 enable clear register.  Writing '0' has no effect"
              },
              "CH19": {
                "bit": 19,
                "description": "Channel 19 enable clear register.  Writing '0' has no effect"
              },
              "CH20": {
                "bit": 20,
                "description": "Channel 20 enable clear register.  Writing '0' has no effect"
              },
              "CH21": {
                "bit": 21,
                "description": "Channel 21 enable clear register.  Writing '0' has no effect"
              },
              "CH22": {
                "bit": 22,
                "description": "Channel 22 enable clear register.  Writing '0' has no effect"
              },
              "CH23": {
                "bit": 23,
                "description": "Channel 23 enable clear register.  Writing '0' has no effect"
              },
              "CH24": {
                "bit": 24,
                "description": "Channel 24 enable clear register.  Writing '0' has no effect"
              },
              "CH25": {
                "bit": 25,
                "description": "Channel 25 enable clear register.  Writing '0' has no effect"
              },
              "CH26": {
                "bit": 26,
                "description": "Channel 26 enable clear register.  Writing '0' has no effect"
              },
              "CH27": {
                "bit": 27,
                "description": "Channel 27 enable clear register.  Writing '0' has no effect"
              },
              "CH28": {
                "bit": 28,
                "description": "Channel 28 enable clear register.  Writing '0' has no effect"
              },
              "CH29": {
                "bit": 29,
                "description": "Channel 29 enable clear register.  Writing '0' has no effect"
              },
              "CH30": {
                "bit": 30,
                "description": "Channel 30 enable clear register.  Writing '0' has no effect"
              },
              "CH31": {
                "bit": 31,
                "description": "Channel 31 enable clear register.  Writing '0' has no effect"
              }
            },
            "EEP": {
              "EEP": {
                "bit": 0,
                "description": "Pointer to event register. Accepts only addresses to registers from the Event group.",
                "width": 32
              }
            },
            "TEP": {
              "TEP": {
                "bit": 0,
                "description": "Pointer to task register",
                "width": 32
              }
            },
            "CHG[%s]": {
              "CH0": {
                "bit": 0,
                "description": "Include or exclude channel 0"
              },
              "CH1": {
                "bit": 1,
                "description": "Include or exclude channel 1"
              },
              "CH2": {
                "bit": 2,
                "description": "Include or exclude channel 2"
              },
              "CH3": {
                "bit": 3,
                "description": "Include or exclude channel 3"
              },
              "CH4": {
                "bit": 4,
                "description": "Include or exclude channel 4"
              },
              "CH5": {
                "bit": 5,
                "description": "Include or exclude channel 5"
              },
              "CH6": {
                "bit": 6,
                "description": "Include or exclude channel 6"
              },
              "CH7": {
                "bit": 7,
                "description": "Include or exclude channel 7"
              },
              "CH8": {
                "bit": 8,
                "description": "Include or exclude channel 8"
              },
              "CH9": {
                "bit": 9,
                "description": "Include or exclude channel 9"
              },
              "CH10": {
                "bit": 10,
                "description": "Include or exclude channel 10"
              },
              "CH11": {
                "bit": 11,
                "description": "Include or exclude channel 11"
              },
              "CH12": {
                "bit": 12,
                "description": "Include or exclude channel 12"
              },
              "CH13": {
                "bit": 13,
                "description": "Include or exclude channel 13"
              },
              "CH14": {
                "bit": 14,
                "description": "Include or exclude channel 14"
              },
              "CH15": {
                "bit": 15,
                "description": "Include or exclude channel 15"
              },
              "CH16": {
                "bit": 16,
                "description": "Include or exclude channel 16"
              },
              "CH17": {
                "bit": 17,
                "description": "Include or exclude channel 17"
              },
              "CH18": {
                "bit": 18,
                "description": "Include or exclude channel 18"
              },
              "CH19": {
                "bit": 19,
                "description": "Include or exclude channel 19"
              },
              "CH20": {
                "bit": 20,
                "description": "Include or exclude channel 20"
              },
              "CH21": {
                "bit": 21,
                "description": "Include or exclude channel 21"
              },
              "CH22": {
                "bit": 22,
                "description": "Include or exclude channel 22"
              },
              "CH23": {
                "bit": 23,
                "description": "Include or exclude channel 23"
              },
              "CH24": {
                "bit": 24,
                "description": "Include or exclude channel 24"
              },
              "CH25": {
                "bit": 25,
                "description": "Include or exclude channel 25"
              },
              "CH26": {
                "bit": 26,
                "description": "Include or exclude channel 26"
              },
              "CH27": {
                "bit": 27,
                "description": "Include or exclude channel 27"
              },
              "CH28": {
                "bit": 28,
                "description": "Include or exclude channel 28"
              },
              "CH29": {
                "bit": 29,
                "description": "Include or exclude channel 29"
              },
              "CH30": {
                "bit": 30,
                "description": "Include or exclude channel 30"
              },
              "CH31": {
                "bit": 31,
                "description": "Include or exclude channel 31"
              }
            }
          }
        },
        "MWU": {
          "instances": [
            {
              "name": "MWU",
              "base": "0x40020000",
              "irq": 32
            }
          ],
          "registers": {
            "WA": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Write access to peripheral region 0 detected"
            },
            "RA": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Read access to peripheral region 0 detected"
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "NMIEN": {
              "offset": "0x320",
              "size": 32,
              "description": "Enable or disable non-maskable interrupt"
            },
            "NMIENSET": {
              "offset": "0x324",
              "size": 32,
              "description": "Enable non-maskable interrupt"
            },
            "NMIENCLR": {
              "offset": "0x328",
              "size": 32,
              "description": "Disable non-maskable interrupt"
            },
            "SUBSTATWA": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Source of event/interrupt in region 0, write access detected while corresponding subregion was enabled for watching"
            },
            "SUBSTATRA": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Source of event/interrupt in region 0, read access detected while corresponding subregion was enabled for watching"
            },
            "REGIONEN": {
              "offset": "0x510",
              "size": 32,
              "description": "Enable/disable regions watch"
            },
            "REGIONENSET": {
              "offset": "0x514",
              "size": 32,
              "description": "Enable regions watch"
            },
            "REGIONENCLR": {
              "offset": "0x518",
              "size": 32,
              "description": "Disable regions watch"
            },
            "START": {
              "offset": "0x00",
              "size": 32,
              "description": "Description cluster[0]:  Reserved for future use"
            },
            "END": {
              "offset": "0x04",
              "size": 32,
              "description": "Description cluster[0]:  Reserved for future use"
            },
            "SUBS": {
              "offset": "0x08",
              "size": 32,
              "description": "Description cluster[0]:  Subregions of region 0"
            }
          },
          "bits": {
            "INTEN": {
              "REGION0WA": {
                "bit": 0,
                "description": "Enable or disable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Enable or disable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Enable or disable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Enable or disable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Enable or disable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Enable or disable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Enable or disable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Enable or disable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Enable or disable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Enable or disable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Enable or disable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Enable or disable interrupt for PREGION[1].RA event"
              }
            },
            "INTENSET": {
              "REGION0WA": {
                "bit": 0,
                "description": "Write '1' to Enable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Write '1' to Enable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Write '1' to Enable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Write '1' to Enable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Write '1' to Enable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Write '1' to Enable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Write '1' to Enable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Write '1' to Enable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Write '1' to Enable interrupt for PREGION[1].RA event"
              }
            },
            "INTENCLR": {
              "REGION0WA": {
                "bit": 0,
                "description": "Write '1' to Disable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Write '1' to Disable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Write '1' to Disable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Write '1' to Disable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Write '1' to Disable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Write '1' to Disable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Write '1' to Disable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Write '1' to Disable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Write '1' to Disable interrupt for PREGION[1].RA event"
              }
            },
            "NMIEN": {
              "REGION0WA": {
                "bit": 0,
                "description": "Enable or disable non-maskable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Enable or disable non-maskable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Enable or disable non-maskable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Enable or disable non-maskable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Enable or disable non-maskable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Enable or disable non-maskable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Enable or disable non-maskable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Enable or disable non-maskable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Enable or disable non-maskable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Enable or disable non-maskable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Enable or disable non-maskable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Enable or disable non-maskable interrupt for PREGION[1].RA event"
              }
            },
            "NMIENSET": {
              "REGION0WA": {
                "bit": 0,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Write '1' to Enable non-maskable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Write '1' to Enable non-maskable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Write '1' to Enable non-maskable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Write '1' to Enable non-maskable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Write '1' to Enable non-maskable interrupt for PREGION[1].RA event"
              }
            },
            "NMIENCLR": {
              "REGION0WA": {
                "bit": 0,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[0].WA event"
              },
              "REGION0RA": {
                "bit": 1,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[0].RA event"
              },
              "REGION1WA": {
                "bit": 2,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[1].WA event"
              },
              "REGION1RA": {
                "bit": 3,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[1].RA event"
              },
              "REGION2WA": {
                "bit": 4,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[2].WA event"
              },
              "REGION2RA": {
                "bit": 5,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[2].RA event"
              },
              "REGION3WA": {
                "bit": 6,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[3].WA event"
              },
              "REGION3RA": {
                "bit": 7,
                "description": "Write '1' to Disable non-maskable interrupt for REGION[3].RA event"
              },
              "PREGION0WA": {
                "bit": 24,
                "description": "Write '1' to Disable non-maskable interrupt for PREGION[0].WA event"
              },
              "PREGION0RA": {
                "bit": 25,
                "description": "Write '1' to Disable non-maskable interrupt for PREGION[0].RA event"
              },
              "PREGION1WA": {
                "bit": 26,
                "description": "Write '1' to Disable non-maskable interrupt for PREGION[1].WA event"
              },
              "PREGION1RA": {
                "bit": 27,
                "description": "Write '1' to Disable non-maskable interrupt for PREGION[1].RA event"
              }
            },
            "SUBSTATWA": {
              "SR0": {
                "bit": 0,
                "description": "Subregion 0 in region 0 (write '1' to clear)"
              },
              "SR1": {
                "bit": 1,
                "description": "Subregion 1 in region 0 (write '1' to clear)"
              },
              "SR2": {
                "bit": 2,
                "description": "Subregion 2 in region 0 (write '1' to clear)"
              },
              "SR3": {
                "bit": 3,
                "description": "Subregion 3 in region 0 (write '1' to clear)"
              },
              "SR4": {
                "bit": 4,
                "description": "Subregion 4 in region 0 (write '1' to clear)"
              },
              "SR5": {
                "bit": 5,
                "description": "Subregion 5 in region 0 (write '1' to clear)"
              },
              "SR6": {
                "bit": 6,
                "description": "Subregion 6 in region 0 (write '1' to clear)"
              },
              "SR7": {
                "bit": 7,
                "description": "Subregion 7 in region 0 (write '1' to clear)"
              },
              "SR8": {
                "bit": 8,
                "description": "Subregion 8 in region 0 (write '1' to clear)"
              },
              "SR9": {
                "bit": 9,
                "description": "Subregion 9 in region 0 (write '1' to clear)"
              },
              "SR10": {
                "bit": 10,
                "description": "Subregion 10 in region 0 (write '1' to clear)"
              },
              "SR11": {
                "bit": 11,
                "description": "Subregion 11 in region 0 (write '1' to clear)"
              },
              "SR12": {
                "bit": 12,
                "description": "Subregion 12 in region 0 (write '1' to clear)"
              },
              "SR13": {
                "bit": 13,
                "description": "Subregion 13 in region 0 (write '1' to clear)"
              },
              "SR14": {
                "bit": 14,
                "description": "Subregion 14 in region 0 (write '1' to clear)"
              },
              "SR15": {
                "bit": 15,
                "description": "Subregion 15 in region 0 (write '1' to clear)"
              },
              "SR16": {
                "bit": 16,
                "description": "Subregion 16 in region 0 (write '1' to clear)"
              },
              "SR17": {
                "bit": 17,
                "description": "Subregion 17 in region 0 (write '1' to clear)"
              },
              "SR18": {
                "bit": 18,
                "description": "Subregion 18 in region 0 (write '1' to clear)"
              },
              "SR19": {
                "bit": 19,
                "description": "Subregion 19 in region 0 (write '1' to clear)"
              },
              "SR20": {
                "bit": 20,
                "description": "Subregion 20 in region 0 (write '1' to clear)"
              },
              "SR21": {
                "bit": 21,
                "description": "Subregion 21 in region 0 (write '1' to clear)"
              },
              "SR22": {
                "bit": 22,
                "description": "Subregion 22 in region 0 (write '1' to clear)"
              },
              "SR23": {
                "bit": 23,
                "description": "Subregion 23 in region 0 (write '1' to clear)"
              },
              "SR24": {
                "bit": 24,
                "description": "Subregion 24 in region 0 (write '1' to clear)"
              },
              "SR25": {
                "bit": 25,
                "description": "Subregion 25 in region 0 (write '1' to clear)"
              },
              "SR26": {
                "bit": 26,
                "description": "Subregion 26 in region 0 (write '1' to clear)"
              },
              "SR27": {
                "bit": 27,
                "description": "Subregion 27 in region 0 (write '1' to clear)"
              },
              "SR28": {
                "bit": 28,
                "description": "Subregion 28 in region 0 (write '1' to clear)"
              },
              "SR29": {
                "bit": 29,
                "description": "Subregion 29 in region 0 (write '1' to clear)"
              },
              "SR30": {
                "bit": 30,
                "description": "Subregion 30 in region 0 (write '1' to clear)"
              },
              "SR31": {
                "bit": 31,
                "description": "Subregion 31 in region 0 (write '1' to clear)"
              }
            },
            "SUBSTATRA": {
              "SR0": {
                "bit": 0,
                "description": "Subregion 0 in region 0 (write '1' to clear)"
              },
              "SR1": {
                "bit": 1,
                "description": "Subregion 1 in region 0 (write '1' to clear)"
              },
              "SR2": {
                "bit": 2,
                "description": "Subregion 2 in region 0 (write '1' to clear)"
              },
              "SR3": {
                "bit": 3,
                "description": "Subregion 3 in region 0 (write '1' to clear)"
              },
              "SR4": {
                "bit": 4,
                "description": "Subregion 4 in region 0 (write '1' to clear)"
              },
              "SR5": {
                "bit": 5,
                "description": "Subregion 5 in region 0 (write '1' to clear)"
              },
              "SR6": {
                "bit": 6,
                "description": "Subregion 6 in region 0 (write '1' to clear)"
              },
              "SR7": {
                "bit": 7,
                "description": "Subregion 7 in region 0 (write '1' to clear)"
              },
              "SR8": {
                "bit": 8,
                "description": "Subregion 8 in region 0 (write '1' to clear)"
              },
              "SR9": {
                "bit": 9,
                "description": "Subregion 9 in region 0 (write '1' to clear)"
              },
              "SR10": {
                "bit": 10,
                "description": "Subregion 10 in region 0 (write '1' to clear)"
              },
              "SR11": {
                "bit": 11,
                "description": "Subregion 11 in region 0 (write '1' to clear)"
              },
              "SR12": {
                "bit": 12,
                "description": "Subregion 12 in region 0 (write '1' to clear)"
              },
              "SR13": {
                "bit": 13,
                "description": "Subregion 13 in region 0 (write '1' to clear)"
              },
              "SR14": {
                "bit": 14,
                "description": "Subregion 14 in region 0 (write '1' to clear)"
              },
              "SR15": {
                "bit": 15,
                "description": "Subregion 15 in region 0 (write '1' to clear)"
              },
              "SR16": {
                "bit": 16,
                "description": "Subregion 16 in region 0 (write '1' to clear)"
              },
              "SR17": {
                "bit": 17,
                "description": "Subregion 17 in region 0 (write '1' to clear)"
              },
              "SR18": {
                "bit": 18,
                "description": "Subregion 18 in region 0 (write '1' to clear)"
              },
              "SR19": {
                "bit": 19,
                "description": "Subregion 19 in region 0 (write '1' to clear)"
              },
              "SR20": {
                "bit": 20,
                "description": "Subregion 20 in region 0 (write '1' to clear)"
              },
              "SR21": {
                "bit": 21,
                "description": "Subregion 21 in region 0 (write '1' to clear)"
              },
              "SR22": {
                "bit": 22,
                "description": "Subregion 22 in region 0 (write '1' to clear)"
              },
              "SR23": {
                "bit": 23,
                "description": "Subregion 23 in region 0 (write '1' to clear)"
              },
              "SR24": {
                "bit": 24,
                "description": "Subregion 24 in region 0 (write '1' to clear)"
              },
              "SR25": {
                "bit": 25,
                "description": "Subregion 25 in region 0 (write '1' to clear)"
              },
              "SR26": {
                "bit": 26,
                "description": "Subregion 26 in region 0 (write '1' to clear)"
              },
              "SR27": {
                "bit": 27,
                "description": "Subregion 27 in region 0 (write '1' to clear)"
              },
              "SR28": {
                "bit": 28,
                "description": "Subregion 28 in region 0 (write '1' to clear)"
              },
              "SR29": {
                "bit": 29,
                "description": "Subregion 29 in region 0 (write '1' to clear)"
              },
              "SR30": {
                "bit": 30,
                "description": "Subregion 30 in region 0 (write '1' to clear)"
              },
              "SR31": {
                "bit": 31,
                "description": "Subregion 31 in region 0 (write '1' to clear)"
              }
            },
            "REGIONEN": {
              "RGN0WA": {
                "bit": 0,
                "description": "Enable/disable write access watch in region[0]"
              },
              "RGN0RA": {
                "bit": 1,
                "description": "Enable/disable read access watch in region[0]"
              },
              "RGN1WA": {
                "bit": 2,
                "description": "Enable/disable write access watch in region[1]"
              },
              "RGN1RA": {
                "bit": 3,
                "description": "Enable/disable read access watch in region[1]"
              },
              "RGN2WA": {
                "bit": 4,
                "description": "Enable/disable write access watch in region[2]"
              },
              "RGN2RA": {
                "bit": 5,
                "description": "Enable/disable read access watch in region[2]"
              },
              "RGN3WA": {
                "bit": 6,
                "description": "Enable/disable write access watch in region[3]"
              },
              "RGN3RA": {
                "bit": 7,
                "description": "Enable/disable read access watch in region[3]"
              },
              "PRGN0WA": {
                "bit": 24,
                "description": "Enable/disable write access watch in PREGION[0]"
              },
              "PRGN0RA": {
                "bit": 25,
                "description": "Enable/disable read access watch in PREGION[0]"
              },
              "PRGN1WA": {
                "bit": 26,
                "description": "Enable/disable write access watch in PREGION[1]"
              },
              "PRGN1RA": {
                "bit": 27,
                "description": "Enable/disable read access watch in PREGION[1]"
              }
            },
            "REGIONENSET": {
              "RGN0WA": {
                "bit": 0,
                "description": "Enable write access watch in region[0]"
              },
              "RGN0RA": {
                "bit": 1,
                "description": "Enable read access watch in region[0]"
              },
              "RGN1WA": {
                "bit": 2,
                "description": "Enable write access watch in region[1]"
              },
              "RGN1RA": {
                "bit": 3,
                "description": "Enable read access watch in region[1]"
              },
              "RGN2WA": {
                "bit": 4,
                "description": "Enable write access watch in region[2]"
              },
              "RGN2RA": {
                "bit": 5,
                "description": "Enable read access watch in region[2]"
              },
              "RGN3WA": {
                "bit": 6,
                "description": "Enable write access watch in region[3]"
              },
              "RGN3RA": {
                "bit": 7,
                "description": "Enable read access watch in region[3]"
              },
              "PRGN0WA": {
                "bit": 24,
                "description": "Enable write access watch in PREGION[0]"
              },
              "PRGN0RA": {
                "bit": 25,
                "description": "Enable read access watch in PREGION[0]"
              },
              "PRGN1WA": {
                "bit": 26,
                "description": "Enable write access watch in PREGION[1]"
              },
              "PRGN1RA": {
                "bit": 27,
                "description": "Enable read access watch in PREGION[1]"
              }
            },
            "REGIONENCLR": {
              "RGN0WA": {
                "bit": 0,
                "description": "Disable write access watch in region[0]"
              },
              "RGN0RA": {
                "bit": 1,
                "description": "Disable read access watch in region[0]"
              },
              "RGN1WA": {
                "bit": 2,
                "description": "Disable write access watch in region[1]"
              },
              "RGN1RA": {
                "bit": 3,
                "description": "Disable read access watch in region[1]"
              },
              "RGN2WA": {
                "bit": 4,
                "description": "Disable write access watch in region[2]"
              },
              "RGN2RA": {
                "bit": 5,
                "description": "Disable read access watch in region[2]"
              },
              "RGN3WA": {
                "bit": 6,
                "description": "Disable write access watch in region[3]"
              },
              "RGN3RA": {
                "bit": 7,
                "description": "Disable read access watch in region[3]"
              },
              "PRGN0WA": {
                "bit": 24,
                "description": "Disable write access watch in PREGION[0]"
              },
              "PRGN0RA": {
                "bit": 25,
                "description": "Disable read access watch in PREGION[0]"
              },
              "PRGN1WA": {
                "bit": 26,
                "description": "Disable write access watch in PREGION[1]"
              },
              "PRGN1RA": {
                "bit": 27,
                "description": "Disable read access watch in PREGION[1]"
              }
            },
            "START": {
              "START": {
                "bit": 0,
                "description": "Reserved for future use",
                "width": 32
              }
            },
            "END": {
              "END": {
                "bit": 0,
                "description": "Reserved for future use",
                "width": 32
              }
            },
            "SUBS": {
              "SR0": {
                "bit": 0,
                "description": "Include or exclude subregion 0 in region"
              },
              "SR1": {
                "bit": 1,
                "description": "Include or exclude subregion 1 in region"
              },
              "SR2": {
                "bit": 2,
                "description": "Include or exclude subregion 2 in region"
              },
              "SR3": {
                "bit": 3,
                "description": "Include or exclude subregion 3 in region"
              },
              "SR4": {
                "bit": 4,
                "description": "Include or exclude subregion 4 in region"
              },
              "SR5": {
                "bit": 5,
                "description": "Include or exclude subregion 5 in region"
              },
              "SR6": {
                "bit": 6,
                "description": "Include or exclude subregion 6 in region"
              },
              "SR7": {
                "bit": 7,
                "description": "Include or exclude subregion 7 in region"
              },
              "SR8": {
                "bit": 8,
                "description": "Include or exclude subregion 8 in region"
              },
              "SR9": {
                "bit": 9,
                "description": "Include or exclude subregion 9 in region"
              },
              "SR10": {
                "bit": 10,
                "description": "Include or exclude subregion 10 in region"
              },
              "SR11": {
                "bit": 11,
                "description": "Include or exclude subregion 11 in region"
              },
              "SR12": {
                "bit": 12,
                "description": "Include or exclude subregion 12 in region"
              },
              "SR13": {
                "bit": 13,
                "description": "Include or exclude subregion 13 in region"
              },
              "SR14": {
                "bit": 14,
                "description": "Include or exclude subregion 14 in region"
              },
              "SR15": {
                "bit": 15,
                "description": "Include or exclude subregion 15 in region"
              },
              "SR16": {
                "bit": 16,
                "description": "Include or exclude subregion 16 in region"
              },
              "SR17": {
                "bit": 17,
                "description": "Include or exclude subregion 17 in region"
              },
              "SR18": {
                "bit": 18,
                "description": "Include or exclude subregion 18 in region"
              },
              "SR19": {
                "bit": 19,
                "description": "Include or exclude subregion 19 in region"
              },
              "SR20": {
                "bit": 20,
                "description": "Include or exclude subregion 20 in region"
              },
              "SR21": {
                "bit": 21,
                "description": "Include or exclude subregion 21 in region"
              },
              "SR22": {
                "bit": 22,
                "description": "Include or exclude subregion 22 in region"
              },
              "SR23": {
                "bit": 23,
                "description": "Include or exclude subregion 23 in region"
              },
              "SR24": {
                "bit": 24,
                "description": "Include or exclude subregion 24 in region"
              },
              "SR25": {
                "bit": 25,
                "description": "Include or exclude subregion 25 in region"
              },
              "SR26": {
                "bit": 26,
                "description": "Include or exclude subregion 26 in region"
              },
              "SR27": {
                "bit": 27,
                "description": "Include or exclude subregion 27 in region"
              },
              "SR28": {
                "bit": 28,
                "description": "Include or exclude subregion 28 in region"
              },
              "SR29": {
                "bit": 29,
                "description": "Include or exclude subregion 29 in region"
              },
              "SR30": {
                "bit": 30,
                "description": "Include or exclude subregion 30 in region"
              },
              "SR31": {
                "bit": 31,
                "description": "Include or exclude subregion 31 in region"
              }
            }
          }
        },
        "I2S": {
          "instances": [
            {
              "name": "I2S",
              "base": "0x40025000",
              "irq": 37
            }
          ],
          "registers": {
            "TASKS_START": {
              "offset": "0x00",
              "size": 32,
              "description": "Starts continuous I2S transfer. Also starts MCK generator when this is enabled."
            },
            "TASKS_STOP": {
              "offset": "0x04",
              "size": 32,
              "description": "Stops I2S transfer. Also stops MCK generator. Triggering this task will cause the {event:STOPPED} event to be generated."
            },
            "EVENTS_RXPTRUPD": {
              "offset": "0x104",
              "size": 32,
              "description": "The RXD.PTR register has been copied to internal double-buffers. When the I2S module is started and RX is enabled, this event will be generated for every RXTXD.MAXCNT words that are received on the SDIN pin."
            },
            "EVENTS_STOPPED": {
              "offset": "0x108",
              "size": 32,
              "description": "I2S transfer stopped."
            },
            "EVENTS_TXPTRUPD": {
              "offset": "0x114",
              "size": 32,
              "description": "The TDX.PTR register has been copied to internal double-buffers. When the I2S module is started and TX is enabled, this event will be generated for every RXTXD.MAXCNT words that are sent on the SDOUT pin."
            },
            "INTEN": {
              "offset": "0x300",
              "size": 32,
              "description": "Enable or disable interrupt"
            },
            "INTENSET": {
              "offset": "0x304",
              "size": 32,
              "description": "Enable interrupt"
            },
            "INTENCLR": {
              "offset": "0x308",
              "size": 32,
              "description": "Disable interrupt"
            },
            "ENABLE": {
              "offset": "0x500",
              "size": 32,
              "description": "Enable I2S module."
            },
            "MODE": {
              "offset": "0x00",
              "size": 32,
              "description": "I2S mode."
            },
            "RXEN": {
              "offset": "0x04",
              "size": 32,
              "description": "Reception (RX) enable."
            },
            "TXEN": {
              "offset": "0x08",
              "size": 32,
              "description": "Transmission (TX) enable."
            },
            "MCKEN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Master clock generator enable."
            },
            "MCKFREQ": {
              "offset": "0x10",
              "size": 32,
              "description": "Master clock generator frequency."
            },
            "RATIO": {
              "offset": "0x14",
              "size": 32,
              "description": "MCK / LRCK ratio."
            },
            "SWIDTH": {
              "offset": "0x18",
              "size": 32,
              "description": "Sample width."
            },
            "ALIGN": {
              "offset": "0x1C",
              "size": 32,
              "description": "Alignment of sample within a frame."
            },
            "FORMAT": {
              "offset": "0x20",
              "size": 32,
              "description": "Frame format."
            },
            "CHANNELS": {
              "offset": "0x24",
              "size": 32,
              "description": "Enable channels."
            },
            "PTR": {
              "offset": "0x00",
              "size": 32,
              "description": "Transmit buffer RAM start address."
            },
            "MAXCNT": {
              "offset": "0x00",
              "size": 32,
              "description": "Size of RXD and TXD buffers."
            },
            "MCK": {
              "offset": "0x00",
              "size": 32,
              "description": "Pin select for MCK signal."
            },
            "SCK": {
              "offset": "0x04",
              "size": 32,
              "description": "Pin select for SCK signal."
            },
            "LRCK": {
              "offset": "0x08",
              "size": 32,
              "description": "Pin select for LRCK signal."
            },
            "SDIN": {
              "offset": "0x0C",
              "size": 32,
              "description": "Pin select for SDIN signal."
            },
            "SDOUT": {
              "offset": "0x10",
              "size": 32,
              "description": "Pin select for SDOUT signal."
            }
          },
          "bits": {
            "INTEN": {
              "RXPTRUPD": {
                "bit": 1,
                "description": "Enable or disable interrupt for RXPTRUPD event"
              },
              "STOPPED": {
                "bit": 2,
                "description": "Enable or disable interrupt for STOPPED event"
              },
              "TXPTRUPD": {
                "bit": 5,
                "description": "Enable or disable interrupt for TXPTRUPD event"
              }
            },
            "INTENSET": {
              "RXPTRUPD": {
                "bit": 1,
                "description": "Write '1' to Enable interrupt for RXPTRUPD event"
              },
              "STOPPED": {
                "bit": 2,
                "description": "Write '1' to Enable interrupt for STOPPED event"
              },
              "TXPTRUPD": {
                "bit": 5,
                "description": "Write '1' to Enable interrupt for TXPTRUPD event"
              }
            },
            "INTENCLR": {
              "RXPTRUPD": {
                "bit": 1,
                "description": "Write '1' to Disable interrupt for RXPTRUPD event"
              },
              "STOPPED": {
                "bit": 2,
                "description": "Write '1' to Disable interrupt for STOPPED event"
              },
              "TXPTRUPD": {
                "bit": 5,
                "description": "Write '1' to Disable interrupt for TXPTRUPD event"
              }
            },
            "ENABLE": {
              "ENABLE": {
                "bit": 0,
                "description": "Enable I2S module."
              }
            },
            "MODE": {
              "MODE": {
                "bit": 0,
                "description": "I2S mode."
              }
            },
            "RXEN": {
              "RXEN": {
                "bit": 0,
                "description": "Reception (RX) enable."
              }
            },
            "TXEN": {
              "TXEN": {
                "bit": 0,
                "description": "Transmission (TX) enable."
              }
            },
            "MCKEN": {
              "MCKEN": {
                "bit": 0,
                "description": "Master clock generator enable."
              }
            },
            "MCKFREQ": {
              "MCKFREQ": {
                "bit": 0,
                "description": "Master clock generator frequency.",
                "width": 32
              }
            },
            "RATIO": {
              "RATIO": {
                "bit": 0,
                "description": "MCK / LRCK ratio.",
                "width": 4
              }
            },
            "SWIDTH": {
              "SWIDTH": {
                "bit": 0,
                "description": "Sample width.",
                "width": 2
              }
            },
            "ALIGN": {
              "ALIGN": {
                "bit": 0,
                "description": "Alignment of sample within a frame."
              }
            },
            "FORMAT": {
              "FORMAT": {
                "bit": 0,
                "description": "Frame format."
              }
            },
            "CHANNELS": {
              "CHANNELS": {
                "bit": 0,
                "description": "Enable channels.",
                "width": 2
              }
            },
            "PTR": {
              "PTR": {
                "bit": 0,
                "description": "Transmit buffer Data RAM start address. When transmitting, words containing samples will be fetched from this address. This address is a word aligned Data RAM address.",
                "width": 32
              }
            },
            "MAXCNT": {
              "MAXCNT": {
                "bit": 0,
                "description": "Size of RXD and TXD buffers in number of 32 bit words.",
                "width": 14
              }
            },
            "MCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "LRCK": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SDIN": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            },
            "SDOUT": {
              "PIN": {
                "bit": 0,
                "description": "Pin number",
                "width": 5
              },
              "CONNECT": {
                "bit": 31,
                "description": "Connection"
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU",
              "base": "0x40026000",
              "irq": 38
            }
          ],
          "registers": {
            "UNUSED": {
              "offset": "0x00",
              "size": 32,
              "description": "Unused."
            }
          }
        },
        "P0": {
          "instances": [
            {
              "name": "P0",
              "base": "0x50000000"
            }
          ],
          "registers": {
            "OUT": {
              "offset": "0x504",
              "size": 32,
              "description": "Write GPIO port"
            },
            "OUTSET": {
              "offset": "0x508",
              "size": 32,
              "description": "Set individual bits in GPIO port"
            },
            "OUTCLR": {
              "offset": "0x50C",
              "size": 32,
              "description": "Clear individual bits in GPIO port"
            },
            "IN": {
              "offset": "0x510",
              "size": 32,
              "description": "Read GPIO port"
            },
            "DIR": {
              "offset": "0x514",
              "size": 32,
              "description": "Direction of GPIO pins"
            },
            "DIRSET": {
              "offset": "0x518",
              "size": 32,
              "description": "DIR set register"
            },
            "DIRCLR": {
              "offset": "0x51C",
              "size": 32,
              "description": "DIR clear register"
            },
            "LATCH": {
              "offset": "0x520",
              "size": 32,
              "description": "Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers"
            },
            "DETECTMODE": {
              "offset": "0x524",
              "size": 32,
              "description": "Select between default DETECT signal behaviour and LDETECT mode"
            },
            "PIN_CNF[%s]": {
              "offset": "0x700",
              "size": 32,
              "description": "Description collection[0]:  Configuration of GPIO pins"
            }
          },
          "bits": {
            "OUT": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTSET": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "OUTCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "IN": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIR": {
              "PIN0": {
                "bit": 0,
                "description": "Pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Pin 31"
              }
            },
            "DIRSET": {
              "PIN0": {
                "bit": 0,
                "description": "Set as output pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as output pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as output pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as output pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as output pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as output pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as output pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as output pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as output pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as output pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as output pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as output pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as output pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as output pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as output pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as output pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as output pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as output pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as output pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as output pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as output pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as output pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as output pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as output pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as output pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as output pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as output pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as output pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as output pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as output pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as output pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as output pin 31"
              }
            },
            "DIRCLR": {
              "PIN0": {
                "bit": 0,
                "description": "Set as input pin 0"
              },
              "PIN1": {
                "bit": 1,
                "description": "Set as input pin 1"
              },
              "PIN2": {
                "bit": 2,
                "description": "Set as input pin 2"
              },
              "PIN3": {
                "bit": 3,
                "description": "Set as input pin 3"
              },
              "PIN4": {
                "bit": 4,
                "description": "Set as input pin 4"
              },
              "PIN5": {
                "bit": 5,
                "description": "Set as input pin 5"
              },
              "PIN6": {
                "bit": 6,
                "description": "Set as input pin 6"
              },
              "PIN7": {
                "bit": 7,
                "description": "Set as input pin 7"
              },
              "PIN8": {
                "bit": 8,
                "description": "Set as input pin 8"
              },
              "PIN9": {
                "bit": 9,
                "description": "Set as input pin 9"
              },
              "PIN10": {
                "bit": 10,
                "description": "Set as input pin 10"
              },
              "PIN11": {
                "bit": 11,
                "description": "Set as input pin 11"
              },
              "PIN12": {
                "bit": 12,
                "description": "Set as input pin 12"
              },
              "PIN13": {
                "bit": 13,
                "description": "Set as input pin 13"
              },
              "PIN14": {
                "bit": 14,
                "description": "Set as input pin 14"
              },
              "PIN15": {
                "bit": 15,
                "description": "Set as input pin 15"
              },
              "PIN16": {
                "bit": 16,
                "description": "Set as input pin 16"
              },
              "PIN17": {
                "bit": 17,
                "description": "Set as input pin 17"
              },
              "PIN18": {
                "bit": 18,
                "description": "Set as input pin 18"
              },
              "PIN19": {
                "bit": 19,
                "description": "Set as input pin 19"
              },
              "PIN20": {
                "bit": 20,
                "description": "Set as input pin 20"
              },
              "PIN21": {
                "bit": 21,
                "description": "Set as input pin 21"
              },
              "PIN22": {
                "bit": 22,
                "description": "Set as input pin 22"
              },
              "PIN23": {
                "bit": 23,
                "description": "Set as input pin 23"
              },
              "PIN24": {
                "bit": 24,
                "description": "Set as input pin 24"
              },
              "PIN25": {
                "bit": 25,
                "description": "Set as input pin 25"
              },
              "PIN26": {
                "bit": 26,
                "description": "Set as input pin 26"
              },
              "PIN27": {
                "bit": 27,
                "description": "Set as input pin 27"
              },
              "PIN28": {
                "bit": 28,
                "description": "Set as input pin 28"
              },
              "PIN29": {
                "bit": 29,
                "description": "Set as input pin 29"
              },
              "PIN30": {
                "bit": 30,
                "description": "Set as input pin 30"
              },
              "PIN31": {
                "bit": 31,
                "description": "Set as input pin 31"
              }
            },
            "LATCH": {
              "PIN0": {
                "bit": 0,
                "description": "Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write '1' to clear."
              },
              "PIN1": {
                "bit": 1,
                "description": "Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write '1' to clear."
              },
              "PIN2": {
                "bit": 2,
                "description": "Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write '1' to clear."
              },
              "PIN3": {
                "bit": 3,
                "description": "Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write '1' to clear."
              },
              "PIN4": {
                "bit": 4,
                "description": "Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write '1' to clear."
              },
              "PIN5": {
                "bit": 5,
                "description": "Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write '1' to clear."
              },
              "PIN6": {
                "bit": 6,
                "description": "Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write '1' to clear."
              },
              "PIN7": {
                "bit": 7,
                "description": "Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write '1' to clear."
              },
              "PIN8": {
                "bit": 8,
                "description": "Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write '1' to clear."
              },
              "PIN9": {
                "bit": 9,
                "description": "Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write '1' to clear."
              },
              "PIN10": {
                "bit": 10,
                "description": "Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write '1' to clear."
              },
              "PIN11": {
                "bit": 11,
                "description": "Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write '1' to clear."
              },
              "PIN12": {
                "bit": 12,
                "description": "Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write '1' to clear."
              },
              "PIN13": {
                "bit": 13,
                "description": "Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write '1' to clear."
              },
              "PIN14": {
                "bit": 14,
                "description": "Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write '1' to clear."
              },
              "PIN15": {
                "bit": 15,
                "description": "Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write '1' to clear."
              },
              "PIN16": {
                "bit": 16,
                "description": "Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write '1' to clear."
              },
              "PIN17": {
                "bit": 17,
                "description": "Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write '1' to clear."
              },
              "PIN18": {
                "bit": 18,
                "description": "Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write '1' to clear."
              },
              "PIN19": {
                "bit": 19,
                "description": "Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write '1' to clear."
              },
              "PIN20": {
                "bit": 20,
                "description": "Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write '1' to clear."
              },
              "PIN21": {
                "bit": 21,
                "description": "Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write '1' to clear."
              },
              "PIN22": {
                "bit": 22,
                "description": "Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write '1' to clear."
              },
              "PIN23": {
                "bit": 23,
                "description": "Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write '1' to clear."
              },
              "PIN24": {
                "bit": 24,
                "description": "Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write '1' to clear."
              },
              "PIN25": {
                "bit": 25,
                "description": "Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write '1' to clear."
              },
              "PIN26": {
                "bit": 26,
                "description": "Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write '1' to clear."
              },
              "PIN27": {
                "bit": 27,
                "description": "Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write '1' to clear."
              },
              "PIN28": {
                "bit": 28,
                "description": "Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write '1' to clear."
              },
              "PIN29": {
                "bit": 29,
                "description": "Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write '1' to clear."
              },
              "PIN30": {
                "bit": 30,
                "description": "Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write '1' to clear."
              },
              "PIN31": {
                "bit": 31,
                "description": "Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write '1' to clear."
              }
            },
            "DETECTMODE": {
              "DETECTMODE": {
                "bit": 0,
                "description": "Select between default DETECT signal behaviour and LDETECT mode"
              }
            },
            "PIN_CNF[%s]": {
              "DIR": {
                "bit": 0,
                "description": "Pin direction. Same physical register as DIR register"
              },
              "INPUT": {
                "bit": 1,
                "description": "Connect or disconnect input buffer"
              },
              "PULL": {
                "bit": 2,
                "description": "Pull configuration",
                "width": 2
              },
              "DRIVE": {
                "bit": 8,
                "description": "Drive configuration",
                "width": 3
              },
              "SENSE": {
                "bit": 16,
                "description": "Pin sensing mechanism",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 55,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "POWER_CLOCK_IRQHandler"
          },
          {
            "number": 17,
            "name": "RADIO_IRQHandler"
          },
          {
            "number": 18,
            "name": "UARTE0_UART0_IRQHandler"
          },
          {
            "number": 19,
            "name": "SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler"
          },
          {
            "number": 20,
            "name": "SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler"
          },
          {
            "number": 21,
            "name": "NFCT_IRQHandler"
          },
          {
            "number": 22,
            "name": "GPIOTE_IRQHandler"
          },
          {
            "number": 23,
            "name": "SAADC_IRQHandler"
          },
          {
            "number": 24,
            "name": "TIMER0_IRQHandler"
          },
          {
            "number": 25,
            "name": "TIMER1_IRQHandler"
          },
          {
            "number": 26,
            "name": "TIMER2_IRQHandler"
          },
          {
            "number": 27,
            "name": "RTC0_IRQHandler"
          },
          {
            "number": 28,
            "name": "TEMP_IRQHandler"
          },
          {
            "number": 29,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 30,
            "name": "ECB_IRQHandler"
          },
          {
            "number": 31,
            "name": "CCM_AAR_IRQHandler"
          },
          {
            "number": 32,
            "name": "WDT_IRQHandler"
          },
          {
            "number": 33,
            "name": "RTC1_IRQHandler"
          },
          {
            "number": 34,
            "name": "QDEC_IRQHandler"
          },
          {
            "number": 35,
            "name": "COMP_LPCOMP_IRQHandler"
          },
          {
            "number": 36,
            "name": "SWI0_EGU0_IRQHandler"
          },
          {
            "number": 37,
            "name": "SWI1_EGU1_IRQHandler"
          },
          {
            "number": 38,
            "name": "SWI2_EGU2_IRQHandler"
          },
          {
            "number": 39,
            "name": "SWI3_EGU3_IRQHandler"
          },
          {
            "number": 40,
            "name": "SWI4_EGU4_IRQHandler"
          },
          {
            "number": 41,
            "name": "SWI5_EGU5_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIMER3_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIMER4_IRQHandler"
          },
          {
            "number": 44,
            "name": "PWM0_IRQHandler"
          },
          {
            "number": 45,
            "name": "PDM_IRQHandler"
          },
          {
            "number": 48,
            "name": "MWU_IRQHandler"
          },
          {
            "number": 49,
            "name": "PWM1_IRQHandler"
          },
          {
            "number": 50,
            "name": "PWM2_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPIM2_SPIS2_SPI2_IRQHandler"
          },
          {
            "number": 52,
            "name": "RTC2_IRQHandler"
          },
          {
            "number": 53,
            "name": "I2S_IRQHandler"
          },
          {
            "number": 54,
            "name": "FPU_IRQHandler"
          }
        ]
      }
    }
  }
}