#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Jan 29 15:56:18 2019
# Process ID: 27612
# Current directory: D:/DSD-II/Exercise1/Project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18268 D:\DSD-II\Exercise1\Project_1\Project_1.xpr
# Log file: D:/DSD-II/Exercise1/Project_1/vivado.log
# Journal file: D:/DSD-II/Exercise1/Project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise1/Project_1/Project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 759.012 ; gain = 93.043
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 848 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'alu32' is not ideal for floorplanning, since the cellview 'alu32' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1061.480 ; gain = 5.582
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.406 . Memory (MB): peak = 1061.480 ; gain = 5.582
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 1161.309 ; gain = 368.867
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.v"
write_verilog: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1644.996 ; gain = 479.016
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB32' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj aluTB32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj aluTB32_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fdd2668e040d4b18a4452ccbdcbf07d1 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB32_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTB32_time_impl.sdf", for root module "aluTB32/alu_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTB32_time_impl.sdf", for root module "aluTB32/alu_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.alu32
Compiling architecture behavioral of entity xil_defaultlib.alutb32
Built simulation snapshot aluTB32_time_impl

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/xsim.dir/aluTB32_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/xsim.dir/aluTB32_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 29 16:00:29 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 29 16:00:29 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:59 . Memory (MB): peak = 1698.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '59' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB32_time_impl -key {Post-Implementation:sim_1:Timing:aluTB32} -tclbatch {aluTB32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aluTB32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 460ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB32_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 460ns
launch_simulation: Time (s): cpu = 00:00:53 ; elapsed = 00:02:12 . Memory (MB): peak = 1719.887 ; gain = 927.445
set_property top aluTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation -mode post-implementation -type timing
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB32_time_impl.wdb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB32
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity aluTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto fdd2668e040d4b18a4452ccbdcbf07d1 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] alu4 remains a black-box since it has no binding entity [D:/DSD-II/Exercise1/Project_1/Project_1.srcs/sim_1/new/aluTB.vhd:39]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_time_impl

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/xsim.dir/aluTB_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing/xsim.dir/aluTB_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan 29 16:04:37 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan 29 16:04:37 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1738.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise1/Project_1/Project_1.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_time_impl -key {Post-Implementation:sim_1:Timing:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 460ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 460ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 1738.734 ; gain = 16.488
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.148 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.148 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan 29 16:07:19 2019...
