From 182b2ca325cca92c71ae0671142bec6def9b9bca Mon Sep 17 00:00:00 2001
From: Roman Bulgakov <roman.bulgakov@globallogic.com>
Date: Wed, 29 Jul 2015 22:00:13 +0300
Subject: [PATCH 162/172] FogBugz #315701-9: edit OCRAM ECC device tree
 documentation

This patch updates the Altera OCRAM ECC device tree
documentation to describe the Arria 10 OCRAM EDAC entry.

Signed-off-by: Roman Bulgakov <roman.bulgakov@globallogic.com>
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
[czou:Original patch taken from
https://github.com/altera-opensource/linux-socfpga.git socfpga-4.1]
Signed-off-by: czou <cao.zou@windriver.com>
---
 .../devicetree/bindings/arm/altera/socfpga-ocram-ecc.txt    | 13 +++++++++++--
 1 file changed, 11 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-ocram-ecc.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-ocram-ecc.txt
index 31ab205..b2c6631 100644
--- a/Documentation/devicetree/bindings/arm/altera/socfpga-ocram-ecc.txt
+++ b/Documentation/devicetree/bindings/arm/altera/socfpga-ocram-ecc.txt
@@ -1,11 +1,13 @@
 Altera SoCFPGA On-Chip RAM Error Detection and Correction [EDAC]
 
 OCRAM ECC Required Properties:
-- compatible : Should be "altr,ocram-edac"
+- compatible : Should be "altr,ocram-edac" for Cyclone V, and should be
+	"altr,a10-ocram-edac" for Arria 10.
 - reg : Address and size for ECC error interrupt clear registers.
 - iram : phandle to On-Chip RAM definition.
 - interrupts : Should be single bit error interrupt, then double bit error
-	interrupt. Note the rising edge type.
+	interrupt. Note the rising edge type for Cyclone V, and the level type
+	for Arria 10.
 
 Example:
 	ocramedac@ffd08144 {
@@ -14,3 +16,10 @@ Example:
 		iram = <&ocram>;
 		interrupts = <0 178 1>, <0 179 1>;
 	};
+
+	ocramedac@ff8c3000 {
+		compatible = "altr,a10-ocram-edac";
+		reg = <0xff8c3000 0x5000>;
+		iram = <&ocram>;
+		interrupts = <0 2 4>, <0 0 4>;
+	};
-- 
1.9.1

