## Summary:

Using System Verilog assertion (specified in *vcomp_path.v*) in Cadence jaspergold to do formal verification with *fifo.v* and *path.v*.

