V 000064 55 1751          1311502622163 Design_Sequence_Counter
(_unit VHDL (sequence_counter 0 5 (design_sequence_counter 0 9 ))
  (_version v33)
  (_time 1311502622163 2011.07.24 14:47:02)
  (_source (\./src/sequence counter.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502622095)
    (_use )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~UNSIGNED{2~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{2~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Design_Sequence_Counter 1 -1
  )
)
V 000058 55 1530          1311502622512 Design_SC_Cleaner
(_unit VHDL (sc_cleaner 0 4 (design_sc_cleaner 0 8 ))
  (_version v33)
  (_time 1311502622512 2011.07.24 14:47:02)
  (_source (\./src/sc cleaner.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502622320)
    (_use )
  )
  (_object
    (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(2)(0)(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Design_SC_Cleaner 1 -1
  )
)
V 000051 55 3169          1311502622690 Design_ALU
(_unit VHDL (alu 0 5 (design_alu 0 10 ))
  (_version v33)
  (_time 1311502622690 2011.07.24 14:47:02)
  (_source (\./src/alu.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502622645)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~124 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 7 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~126 0 7 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~126 0 7 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 16)(i 0))))))
    (_variable (_internal Carry ~SIGNED{16~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{16{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~SIGNED{16{15~downto~0}~1313 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(6)(5)(4)(7))(_sensitivity(1)(0)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Design_ALU 1 -1
  )
)
V 000064 55 1557          1311502622919 Designe_Address_Adapter
(_unit VHDL (address_adapter 0 4 (designe_address_adapter 0 8 ))
  (_version v33)
  (_time 1311502622918 2011.07.24 14:47:02)
  (_source (\./src/address adaptor.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502622850)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_inout ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_assignment (_simple)(_alias((Output)(Input(d_3_0))))(_target(1))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Address_Adapter 1 -1
  )
)
V 000056 55 2491          1311502623086 Designe_MUX_8x1
(_unit VHDL (mux_8x1 0 4 (designe_mux_8x1 0 8 ))
  (_version v33)
  (_time 1311502623086 2011.07.24 14:47:03)
  (_source (\./src/mux 8x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623049)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1214 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1214 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1216 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1216 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1332 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(9))(_sensitivity(0)(4)(3)(2)(1)(5)(6)(7)(8)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
  )
  (_model . Designe_MUX_8x1 1 -1
  )
)
V 000062 55 2280          1311502623331 Design_Register_4_Bit
(_unit VHDL (register_4_bit 0 5 (design_register_4_bit 0 9 ))
  (_version v33)
  (_time 1311502623330 2011.07.24 14:47:03)
  (_source (\./src/register 4 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623235)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal INC ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(5))(_sensitivity(3))(_read(4)(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . Design_Register_4_Bit 1 -1
  )
)
V 000061 55 2917          1311502623576 Designe_Flow_Control
(_unit VHDL (flow_control 0 4 (designe_flow_control 0 9 ))
  (_version v33)
  (_time 1311502623576 2011.07.24 14:47:03)
  (_source (\./src/flow control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623475)
    (_use )
  )
  (_object
    (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Inc_R0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal D ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{7~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(7)(4)(12)(11)(10)(9)(5)(8)(6))(_sensitivity(2)(1)(13)(3)(0)(14)(15)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
  )
  (_model . Designe_Flow_Control 1 -1
  )
)
V 000060 55 2318          1311502623819 Design_Decoder_4x16
(_unit VHDL (decoder_4x16 0 4 (design_decoder_4x16 0 8 ))
  (_version v33)
  (_time 1311502623819 2011.07.24 14:47:03)
  (_source (\./src/decoder 4x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623731)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (3 3 2 2 )
    (3 3 2 3 )
    (3 3 3 2 )
    (3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_4x16 1 -1
  )
)
I 000054 55 32216         1311502624107 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311502624107 2011.07.24 14:47:04)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623954)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Inc ~extieee.std_logic_1164.std_ulogic 0 161 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 162 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 163 (_entity (_in ))))
        (_port (_internal Is_Zero ~extieee.std_logic_1164.std_ulogic 0 164 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 165 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 171 (_entity (_in ))))
        (_port (_internal Inc ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 173 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 174 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 175 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 64 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 69 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 70 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 81 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 82 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 83 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 89 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 90 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 92 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 93 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
        (_port (_internal Inc_R0 ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 76 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 188 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 189 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 190 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 180 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 182 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 254 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
  )
  (_instantiation ALU_Unit 0 263 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 275 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 285 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
  )
  (_instantiation Addressing_MUX 0 291 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
  )
  (_instantiation CR 0 302 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 312 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
  )
  (_instantiation Destination_Synchron 0 318 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
  )
  (_instantiation Flow_Control_Unit 0 325 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET12446))
      ((Inc_PC)(NET656))
      ((Inc_R0)(NET12797))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Inc_R0)(Inc_R0))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 345 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
  )
  (_instantiation IR_Parser_Unit 0 354 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
  )
  (_instantiation MUX0 0 364 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
  )
  (_instantiation MUX1 0 372 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
  )
  (_instantiation MUX2 0 380 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
  )
  (_instantiation Memory_Adapter 0 388 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 394 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
  )
  (_instantiation Operator_Decoder 0 403 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 409 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((Inc)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 419 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(NET12797))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Is_Zero)(NET12446))
      ((Output)(BUS2064))
    )
  )
  (_instantiation R1 0 429 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
  )
  (_instantiation R2 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
  )
  (_instantiation R3 0 447 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
  )
  (_instantiation R4 0 456 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
  )
  (_instantiation R5 0 465 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
  )
  (_instantiation Register_Adapter 0 474 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 480 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
  )
  (_instantiation SC 0 487 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 494 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 502 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
  )
  (_instantiation Source_MUX 0 508 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 64 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 81 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 92 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 162 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 165 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 175 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 182 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 190 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 195 (_architecture ((i 4)))))
    (_signal (_internal NET12446 ~extieee.std_logic_1164.std_ulogic 0 199 (_architecture (_uni ))))
    (_signal (_internal NET12797 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 202 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 214 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 215 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 217 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 218 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 218 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 219 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 224 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 235 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 236 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 243 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ))))
    (_process
      (line__525(_architecture 0 0 525 (_assignment (_simple)(_target(48)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
V 000058 55 1809          1311502624321 Designe_Convertor
(_unit VHDL (convertor 0 5 (designe_convertor 0 9 ))
  (_version v33)
  (_time 1311502624320 2011.07.24 14:47:04)
  (_source (\./src/std ulogic vector to integer.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502624258)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{3~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 6 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Output ~INTEGER~range~0~to~15~12 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 11 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Temp ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Convertor 1 -1
  )
)
V 000050 55 3511          1311502624540 IR_Parser
(_unit VHDL (ir_parser 0 4 (ir_parser 0 9 ))
  (_version v33)
  (_time 1311502624540 2011.07.24 14:47:04)
  (_source (\./src/ir parser.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502624480)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_port (_internal Address ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_port (_internal Source ~std_ulogic_vector{2~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15{15~downto~12}~13 0 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 12))))))
    (_type (_internal ~std_ulogic_vector{15{11~downto~10}~13 0 15 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 11)(i 10))))))
    (_type (_internal ~std_ulogic_vector{15{9~downto~7}~13 0 16 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 9)(i 7))))))
    (_type (_internal ~std_ulogic_vector{15{6~downto~4}~13 0 17 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 6)(i 4))))))
    (_type (_internal ~std_ulogic_vector{15{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_assignment (_simple)(_alias((Operator)(Input(d_15_12))))(_target(1))(_sensitivity(0(d_15_12))))))
      (line__15(_architecture 1 0 15 (_assignment (_simple)(_alias((Addressing_Mode)(Input(d_11_10))))(_target(5))(_sensitivity(0(d_11_10))))))
      (line__16(_architecture 2 0 16 (_assignment (_simple)(_alias((Destination)(Input(d_9_7))))(_target(3))(_sensitivity(0(d_9_7))))))
      (line__17(_architecture 3 0 17 (_assignment (_simple)(_alias((Source)(Input(d_6_4))))(_target(4))(_sensitivity(0(d_6_4))))))
      (line__18(_architecture 4 0 18 (_assignment (_simple)(_alias((Address)(Input(d_3_0))))(_target(2))(_sensitivity(0(d_3_0))))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . IR_Parser 5 -1
  )
)
V 000059 55 1701          1311502624786 Design_Decoder_3x8
(_unit VHDL (decoder_3x8 0 4 (design_decoder_3x8 0 8 ))
  (_version v33)
  (_time 1311502624786 2011.07.24 14:47:04)
  (_source (\./src/decoder 3x8.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502624699)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1))(_sensitivity(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 3 )
    (2 3 2 )
    (2 3 3 )
    (3 2 2 )
    (3 2 3 )
    (3 3 2 )
    (3 3 3 )
    (2 2 2 2 2 2 2 3 )
    (2 2 2 2 2 2 3 2 )
    (2 2 2 2 2 3 2 2 )
    (2 2 2 2 3 2 2 2 )
    (2 2 2 3 2 2 2 2 )
    (2 2 3 2 2 2 2 2 )
    (2 3 2 2 2 2 2 2 )
    (3 2 2 2 2 2 2 2 )
    (4 4 4 4 4 4 4 4 )
  )
  (_model . Design_Decoder_3x8 1 -1
  )
)
V 000061 55 4017          1311502624995 Designe_Memory_16x16
(_unit VHDL (memory_16x16 0 4 (designe_memory_16x16 0 8 ))
  (_version v33)
  (_time 1311502624995 2011.07.24 14:47:04)
  (_source (\./src/memory 16x16.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502624924)
    (_use )
  )
  (_object
    (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~INTEGER~range~0~to~15~12 0 5 (_scalar (_to (i 0)(i 15)))))
    (_port (_internal Address ~INTEGER~range~0~to~15~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 10 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~137 0 14 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal Ram_Array 0 14 (_array ~std_ulogic_vector{15~downto~0}~137 ((_to (i 0)(i 15))))))
    (_variable (_internal Ram Ram_Array 0 15 (_process 0 ((((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(4))(_sensitivity(1)(2)(0))(_read(3)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_Memory_16x16 1 -1
  )
)
V 000062 55 2063          1311502625175 Designe_Address_Adder
(_unit VHDL (address_adder 0 5 (designe_address_adder 0 9 ))
  (_version v33)
  (_time 1311502625175 2011.07.24 14:47:05)
  (_source (\./src/address adder.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502625143)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal PC ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~122 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~124 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~UNSIGNED{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_variable (_internal Carry ~UNSIGNED{3~downto~0}~13 0 15 (_process 0 )))
    (_type (_internal ~UNSIGNED{3{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Designe_Address_Adder 1 -1
  )
)
V 000056 55 1526          1311502625431 Designe_MUX_2x1
(_unit VHDL (mux_2x1 0 4 (designe_mux_2x1 0 8 ))
  (_version v33)
  (_time 1311502625430 2011.07.24 14:47:05)
  (_source (\./src/mux 2x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502625317)
    (_use )
  )
  (_object
    (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~122 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~124 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~124 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~138 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_model . Designe_MUX_2x1 1 -1
  )
)
V 000063 55 2269          1311502625687 Design_Register_16_Bit
(_unit VHDL (register_16_bit 0 5 (design_register_16_bit 0 9 ))
  (_version v33)
  (_time 1311502625686 2011.07.24 14:47:05)
  (_source (\./src/register 16 bit.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502625587)
    (_use )
  )
  (_object
    (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal Inc ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in ))))
    (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal Is_Zero ~extieee.std_logic_1164.std_ulogic 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Input ~std_ulogic_vector{15~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~122 0 6 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{15~downto~0}~122 0 6 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~UNSIGNED{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_variable (_internal Data ~UNSIGNED{15~downto~0}~13 0 15 (_process 0 )))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(3)(5))(_sensitivity(2))(_read(0)(4)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . Design_Register_16_Bit 1 -1
  )
)
V 000056 55 2381          1311502625864 Designe_MUX_4x1
(_unit VHDL (mux_4x1 0 4 (designe_mux_4x1 0 8 ))
  (_version v33)
  (_time 1311502625864 2011.07.24 14:47:05)
  (_source (\./src/mux 4x1.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502625820)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_port (_internal S ~std_ulogic_vector{1~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~126 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~126 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~128 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_port (_internal Output ~std_ulogic_vector{3~downto~0}~128 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1314 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 10 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(6))(_sensitivity(2)(3)(4)(5)(1)(0)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
    (3 2 )
    (3 3 )
  )
  (_model . Designe_MUX_4x1 1 -1
  )
)
V 000065 55 1807          1311502626119 Designe_Destination_Sync
(_unit VHDL (destination_sync 0 4 (designe_destination_sync 0 9 ))
  (_version v33)
  (_time 1311502626119 2011.07.24 14:47:06)
  (_source (\./src/destination sync.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502626019)
    (_use )
  )
  (_object
    (_type (_internal ~std_ulogic_vector{2~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_port (_internal T ~std_ulogic_vector{2~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~12 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~12 0 5 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~122 0 5 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~122 0 5 (_entity (_out ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~134 0 11 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0))(_read(1)))))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
  )
  (_static
    (3 2 2 )
    (2 2 2 2 2 2 2 2 )
  )
  (_model . Designe_Destination_Sync 1 -1
  )
)
V 000054 55 35618         1311502626524 \CPU Diagram\
(_unit VHDL (\CPU Diagram\ 0 25 (\CPU Diagram\ 0 32 ))
  (_version v33)
  (_time 1311502626523 2011.07.24 14:47:06)
  (_source (\./compile/cpu diagram.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1311502623954)
    (_use )
  )
  (_component
    (Register_16_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 160 (_entity (_in ))))
        (_port (_internal Inc ~extieee.std_logic_1164.std_ulogic 0 161 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1391 0 162 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 163 (_entity (_in ))))
        (_port (_internal Is_Zero ~extieee.std_logic_1164.std_ulogic 0 164 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1393 0 165 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~138 0 51 (_entity (_in ))))
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1310 0 52 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1312 0 53 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13 0 54 (_entity (_in ))))
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 55 (_entity (_out ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 56 (_entity (_out ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 57 (_entity (_out ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1314 0 58 (_entity (_out ))))
      )
    )
    (Register_4_Bit
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 170 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 171 (_entity (_in ))))
        (_port (_internal Inc ~extieee.std_logic_1164.std_ulogic 0 172 (_entity (_in ))))
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1395 0 173 (_entity (_in ))))
        (_port (_internal LD ~extieee.std_logic_1164.std_ulogic 0 174 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1397 0 175 (_entity (_out ))))
      )
    )
    (Convertor
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1316 0 63 (_entity (_in ))))
        (_port (_internal Output ~INTEGER~range~0~to~15~13 0 64 (_entity (_out ))))
      )
    )
    (MUX_4x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1357 0 135 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1359 0 136 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{3~downto~0}~1361 0 137 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{3~downto~0}~1363 0 138 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{1~downto~0}~1365 0 139 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1367 0 140 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1369 0 141 (_entity (_out ))))
      )
    )
    (Decoder_3x8
      (_object
        (_port (_internal Input ~std_ulogic_vector{2~downto~0}~13 0 69 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{7~downto~0}~1318 0 70 (_entity (_out ))))
      )
    )
    (destination_sync
      (_object
        (_port (_internal Destination_In ~std_ulogic_vector{7~downto~0}~1324 0 81 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{2~downto~0}~1326 0 82 (_entity (_in ))))
        (_port (_internal Destination_Out ~std_ulogic_vector{7~downto~0}~1328 0 83 (_entity (_out ))))
      )
    )
    (Flow_Control
      (_object
        (_port (_internal C ~extieee.std_logic_1164.std_ulogic 0 88 (_entity (_in ))))
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1330 0 89 (_entity (_in ))))
        (_port (_internal E ~extieee.std_logic_1164.std_ulogic 0 90 (_entity (_in ))))
        (_port (_internal N ~extieee.std_logic_1164.std_ulogic 0 91 (_entity (_in ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1332 0 92 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~1334 0 93 (_entity (_in ))))
        (_port (_internal Z ~extieee.std_logic_1164.std_ulogic 0 94 (_entity (_in ))))
        (_port (_internal Inc_PC ~extieee.std_logic_1164.std_ulogic 0 95 (_entity (_out ))))
        (_port (_internal Inc_R0 ~extieee.std_logic_1164.std_ulogic 0 96 (_entity (_out ))))
        (_port (_internal Load_AR ~extieee.std_logic_1164.std_ulogic 0 97 (_entity (_out ))))
        (_port (_internal Load_CR ~extieee.std_logic_1164.std_ulogic 0 98 (_entity (_out ))))
        (_port (_internal Load_PC ~extieee.std_logic_1164.std_ulogic 0 99 (_entity (_out ))))
        (_port (_internal MUX_0 ~extieee.std_logic_1164.std_ulogic 0 100 (_entity (_out ))))
        (_port (_internal MUX_1 ~extieee.std_logic_1164.std_ulogic 0 101 (_entity (_out ))))
        (_port (_internal MUX_2 ~extieee.std_logic_1164.std_ulogic 0 102 (_entity (_out ))))
        (_port (_internal Read_M ~extieee.std_logic_1164.std_ulogic 0 103 (_entity (_out ))))
      )
    )
    (IR_Parser
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~1336 0 108 (_entity (_in ))))
        (_port (_internal Address ~std_ulogic_vector{3~downto~0}~1338 0 109 (_entity (_out ))))
        (_port (_internal Addressing_Mode ~std_ulogic_vector{1~downto~0}~13 0 110 (_entity (_out ))))
        (_port (_internal Destination ~std_ulogic_vector{2~downto~0}~1340 0 111 (_entity (_out ))))
        (_port (_internal Operator ~std_ulogic_vector{3~downto~0}~1342 0 112 (_entity (_out ))))
        (_port (_internal Source ~std_ulogic_vector{2~downto~0}~1344 0 113 (_entity (_out ))))
      )
    )
    (MUX_2x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{3~downto~0}~1351 0 127 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{3~downto~0}~1353 0 128 (_entity (_in ))))
        (_port (_internal S ~extieee.std_logic_1164.std_ulogic 0 129 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~1355 0 130 (_entity (_out ))))
      )
    )
    (Address_Adapter
      (_object
        (_port (_internal Input ~std_ulogic_vector{15~downto~0}~13 0 38 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{3~downto~0}~13 0 39 (_entity (_inout ))))
      )
    )
    (Memory_16x16
      (_object
        (_port (_internal Address ~INTEGER~range~0~to~15~1345 0 118 (_entity (_in ))))
        (_port (_internal DataIn ~std_ulogic_vector{15~downto~0}~1347 0 119 (_entity (_in ))))
        (_port (_internal M_Read ~extieee.std_logic_1164.std_ulogic 0 120 (_entity (_in ))))
        (_port (_internal M_Write ~extieee.std_logic_1164.std_ulogic 0 121 (_entity (_in ))))
        (_port (_internal DataOut ~std_ulogic_vector{15~downto~0}~1349 0 122 (_entity (_out ))))
      )
    )
    (Decoder_4x16
      (_object
        (_port (_internal Input ~std_ulogic_vector{3~downto~0}~1320 0 75 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1322 0 76 (_entity (_out ))))
      )
    )
    (Address_Adder
      (_object
        (_port (_internal Memory ~std_ulogic_vector{3~downto~0}~132 0 44 (_entity (_in ))))
        (_port (_internal PC ~std_ulogic_vector{3~downto~0}~134 0 45 (_entity (_in ))))
        (_port (_internal Relative_Address ~std_ulogic_vector{3~downto~0}~136 0 46 (_entity (_out ))))
      )
    )
    (Sequence_Counter
      (_object
        (_port (_internal CLK ~extieee.std_logic_1164.std_ulogic 0 188 (_entity (_in ))))
        (_port (_internal CLR ~extieee.std_logic_1164.std_ulogic 0 189 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{2~downto~0}~13103 0 190 (_entity (_out ))))
      )
    )
    (SC_Cleaner
      (_object
        (_port (_internal D ~std_ulogic_vector{15~downto~0}~1399 0 180 (_entity (_in ))))
        (_port (_internal Set_CPU ~extieee.std_logic_1164.std_ulogic 0 181 (_entity (_in ))))
        (_port (_internal T ~std_ulogic_vector{7~downto~0}~13101 0 182 (_entity (_in ))))
        (_port (_internal Clear ~extieee.std_logic_1164.std_ulogic 0 183 (_entity (_out ))))
      )
    )
    (MUX_8x1
      (_object
        (_port (_internal Input0 ~std_ulogic_vector{15~downto~0}~1371 0 146 (_entity (_in ))))
        (_port (_internal Input1 ~std_ulogic_vector{15~downto~0}~1373 0 147 (_entity (_in ))))
        (_port (_internal Input2 ~std_ulogic_vector{15~downto~0}~1375 0 148 (_entity (_in ))))
        (_port (_internal Input3 ~std_ulogic_vector{15~downto~0}~1377 0 149 (_entity (_in ))))
        (_port (_internal Input4 ~std_ulogic_vector{15~downto~0}~1379 0 150 (_entity (_in ))))
        (_port (_internal Input5 ~std_ulogic_vector{15~downto~0}~1381 0 151 (_entity (_in ))))
        (_port (_internal Input6 ~std_ulogic_vector{15~downto~0}~1383 0 152 (_entity (_in ))))
        (_port (_internal Input7 ~std_ulogic_vector{15~downto~0}~1385 0 153 (_entity (_in ))))
        (_port (_internal S ~std_ulogic_vector{2~downto~0}~1387 0 154 (_entity (_in ))))
        (_port (_internal Output ~std_ulogic_vector{15~downto~0}~1389 0 155 (_entity (_out ))))
      )
    )
  )
  (_instantiation AC 0 254 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(1)))
      ((Output)(BUS1029))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation ALU_Unit 0 263 (_component ALU )
    (_port
      ((D)(BUS2490))
      ((Input0)(BUS1029))
      ((Input1)(BUS1017))
      ((T)(BUS3782))
      ((C)(NET744))
      ((E)(NET784))
      ((N)(NET887))
      ((Output)(BUS3584))
    )
    (_use (_entity . alu)
      (_port
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((D)(D))
        ((T)(T))
        ((N)(N))
        ((E)(E))
        ((C)(C))
        ((Output)(Output))
      )
    )
  )
  (_instantiation AR 0 275 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1742))
      ((LD)(NET648))
      ((Output)(BUS1491))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Address_Convertor 0 285 (_component Convertor )
    (_port
      ((Input)(BUS1491))
      ((Output)(NET327))
    )
    (_use (_entity . convertor)
    )
  )
  (_instantiation Addressing_MUX 0 291 (_component MUX_4x1 )
    (_port
      ((Input0)(BUS1491))
      ((Input1)(BUS467))
      ((Input2)(BUS544))
      ((Input3)(BUS373))
      ((S)(BUS1738))
      ((T)(BUS9486))
      ((Output)(BUS1776))
    )
    (_use (_entity . mux_4x1)
      (_port
        ((T)(T))
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Output)(Output))
      )
    )
  )
  (_instantiation CR 0 302 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Dangling_Input_Signal_STD_ULOGIC))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS451))
      ((LD)(NET703))
      ((Output)(BUS1494))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Destination_Decoder 0 312 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS1087))
      ((Output)(BUS9076))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Destination_Synchron 0 318 (_component destination_sync )
    (_port
      ((Destination_In)(BUS9076))
      ((T)(BUS9486))
      ((Destination_Out)(BUS2830))
    )
    (_use (_entity . destination_sync)
      (_port
        ((T)(T))
        ((Destination_In)(Destination_In))
        ((Destination_Out)(Destination_Out))
      )
    )
  )
  (_instantiation Flow_Control_Unit 0 325 (_component Flow_Control )
    (_port
      ((C)(NET744))
      ((D)(BUS2490))
      ((E)(NET784))
      ((N)(NET887))
      ((Source)(BUS2415))
      ((T)(BUS3782))
      ((Z)(NET12446))
      ((Inc_PC)(NET656))
      ((Inc_R0)(NET12797))
      ((Load_AR)(NET648))
      ((Load_CR)(NET703))
      ((Load_PC)(NET688))
      ((MUX_0)(NET635))
      ((MUX_1)(NET622))
      ((MUX_2)(NET601))
      ((Read_M)(NET609))
    )
    (_use (_entity . flow_control)
      (_port
        ((C)(C))
        ((Z)(Z))
        ((N)(N))
        ((E)(E))
        ((Load_AR)(Load_AR))
        ((Load_PC)(Load_PC))
        ((Inc_PC)(Inc_PC))
        ((Inc_R0)(Inc_R0))
        ((Load_CR)(Load_CR))
        ((Read_M)(Read_M))
        ((MUX_0)(MUX_0))
        ((MUX_1)(MUX_1))
        ((MUX_2)(MUX_2))
        ((Source)(Source))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation IR 0 345 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS1014))
      ((LD)(BUS3782(1)))
      ((Output)(BUS1000))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation IR_Parser_Unit 0 354 (_component IR_Parser )
    (_port
      ((Input)(BUS1000))
      ((Address)(BUS1637))
      ((Addressing_Mode)(BUS1738))
      ((Destination)(BUS1087))
      ((Operator)(BUS1152))
      ((Source)(BUS2415))
    )
    (_use (_entity . ir_parser)
      (_port
        ((Input)(Input))
        ((Operator)(Operator))
        ((Address)(Address))
        ((Destination)(Destination))
        ((Source)(Source))
        ((Addressing_Mode)(Addressing_Mode))
      )
    )
  )
  (_instantiation MUX0 0 364 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1494))
      ((Input1)(BUS1491))
      ((S)(NET635))
      ((Output)(BUS1517))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX1 0 372 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS451))
      ((Input1)(BUS1637))
      ((S)(NET622))
      ((Output)(BUS1788))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation MUX2 0 380 (_component MUX_2x1 )
    (_port
      ((Input0)(BUS1788))
      ((Input1)(BUS1776))
      ((S)(NET601))
      ((Output)(BUS1742))
    )
    (_use (_entity . mux_2x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Memory_Adapter 0 388 (_component Address_Adapter )
    (_port
      ((Input)(BUS1014))
      ((Output)(BUS467))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Memory_Unit_16x16 0 394 (_component Memory_16x16 )
    (_port
      ((Address)(NET327))
      ((DataIn)(BUS3584))
      ((M_Read)(NET609))
      ((M_Write)(BUS2830(0)))
      ((DataOut)(BUS1014))
    )
    (_use (_entity . memory_16x16)
      (_port
        ((M_Read)(M_Read))
        ((M_Write)(M_Write))
        ((Address)(Address))
        ((DataIn)(DataIn))
        ((DataOut)(DataOut))
      )
    )
  )
  (_instantiation Operator_Decoder 0 403 (_component Decoder_4x16 )
    (_port
      ((Input)(BUS1152))
      ((Output)(BUS2490))
    )
    (_use (_entity . decoder_4x16)
    )
  )
  (_instantiation PC 0 409 (_component Register_4_Bit )
    (_port
      ((CLK)(Clock))
      ((CLR)(Reset))
      ((Inc)(NET656))
      ((Input)(BUS1517))
      ((LD)(NET688))
      ((Output)(BUS451))
    )
    (_use (_entity . register_4_bit)
      (_port
        ((LD)(LD))
        ((INC)(Inc))
        ((CLR)(CLR))
        ((CLK)(CLK))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R0 0 419 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(NET12797))
      ((Input)(BUS3584))
      ((LD)(BUS2830(2)))
      ((Is_Zero)(NET12446))
      ((Output)(BUS2064))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R1 0 429 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(3)))
      ((Output)(BUS1866))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R2 0 438 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(4)))
      ((Output)(BUS1964))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R3 0 447 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(5)))
      ((Output)(BUS2041))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R4 0 456 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(6)))
      ((Output)(BUS2168))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation R5 0 465 (_component Register_16_Bit )
    (_port
      ((CLK)(Clock))
      ((Inc)(Dangling_Input_Signal_STD_ULOGIC))
      ((Input)(BUS3584))
      ((LD)(BUS2830(7)))
      ((Output)(BUS2209))
    )
    (_use (_entity . register_16_bit)
      (_port
        ((LD)(LD))
        ((Inc)(Inc))
        ((CLK)(CLK))
        ((Is_Zero)(Is_Zero))
        ((Input)(Input))
        ((Output)(Output))
      )
    )
  )
  (_instantiation Register_Adapter 0 474 (_component Address_Adapter )
    (_port
      ((Input)(BUS2064))
      ((Output)(BUS373))
    )
    (_use (_entity . address_adapter)
    )
  )
  (_instantiation Relative_Address 0 480 (_component Address_Adder )
    (_port
      ((Memory)(BUS467))
      ((PC)(BUS451))
      ((Relative_Address)(BUS544))
    )
    (_use (_entity . address_adder)
      (_port
        ((PC)(PC))
        ((Memory)(Memory))
        ((Relative_Address)(Relative_Address))
      )
    )
  )
  (_instantiation SC 0 487 (_component Sequence_Counter )
    (_port
      ((CLK)(Clock))
      ((CLR)(NET304))
      ((Output)(BUS9486))
    )
    (_use (_entity . sequence_counter)
    )
  )
  (_instantiation SC_Clean 0 494 (_component SC_Cleaner )
    (_port
      ((D)(BUS2490))
      ((Set_CPU)(Reset))
      ((T)(BUS3782))
      ((Clear)(NET304))
    )
    (_use (_entity . sc_cleaner)
      (_port
        ((Set_CPU)(Set_CPU))
        ((Clear)(Clear))
        ((D)(D))
        ((T)(T))
      )
    )
  )
  (_instantiation SC_Decoder 0 502 (_component Decoder_3x8 )
    (_port
      ((Input)(BUS9486))
      ((Output)(BUS3782))
    )
    (_use (_entity . decoder_3x8)
    )
  )
  (_instantiation Source_MUX 0 508 (_component MUX_8x1 )
    (_port
      ((Input0)(BUS1014))
      ((Input1)(BUS1029))
      ((Input2)(BUS2064))
      ((Input3)(BUS1866))
      ((Input4)(BUS1964))
      ((Input5)(BUS2041))
      ((Input6)(BUS2168))
      ((Input7)(BUS2209))
      ((S)(BUS2415))
      ((Output)(BUS1017))
    )
    (_use (_entity . mux_8x1)
      (_port
        ((S)(S))
        ((Input0)(Input0))
        ((Input1)(Input1))
        ((Input2)(Input2))
        ((Input3)(Input3))
        ((Input4)(Input4))
        ((Input5)(Input5))
        ((Input6)(Input6))
        ((Input7)(Input7))
        ((Output)(Output))
      )
    )
  )
  (_object
    (_port (_internal Clock ~extieee.std_logic_1164.std_ulogic 0 27 (_entity (_in ))))
    (_port (_internal Reset ~extieee.std_logic_1164.std_ulogic 0 28 (_entity (_in ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~132 0 44 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~134 0 45 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~136 0 46 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~138 0 51 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1310 0 52 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1314 0 58 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1316 0 63 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~13 0 64 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1318 0 70 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1320 0 75 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1322 0 76 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1324 0 81 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1326 0 82 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1328 0 83 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1330 0 89 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1332 0 92 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~1334 0 93 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1336 0 108 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1338 0 109 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13 0 110 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1340 0 111 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1342 0 112 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1344 0 113 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~INTEGER~range~0~to~15~1345 0 118 (_scalar (_to (i 0)(i 15)))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1347 0 119 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1349 0 122 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1351 0 127 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1353 0 128 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1355 0 130 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1357 0 135 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1359 0 136 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1361 0 137 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1363 0 138 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~1365 0 139 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1367 0 140 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1369 0 141 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1371 0 146 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1373 0 147 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1375 0 148 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1377 0 149 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1379 0 150 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1381 0 151 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1383 0 152 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1385 0 153 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~1387 0 154 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1389 0 155 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1391 0 162 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1393 0 165 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1395 0 173 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~1397 0 175 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~1399 0 180 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13101 0 182 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13103 0 190 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_constant (_internal DANGLING_INPUT_CONSTANT ~extieee.std_logic_1164.std_logic 0 195 (_architecture ((i 4)))))
    (_signal (_internal NET12446 ~extieee.std_logic_1164.std_ulogic 0 199 (_architecture (_uni ))))
    (_signal (_internal NET12797 ~extieee.std_logic_1164.std_ulogic 0 200 (_architecture (_uni ))))
    (_signal (_internal NET304 ~extieee.std_logic_1164.std_ulogic 0 201 (_architecture (_uni ))))
    (_signal (_internal NET327 ~extSTD.STANDARD.INTEGER 0 202 (_architecture (_uni ))))
    (_signal (_internal NET601 ~extieee.std_logic_1164.std_ulogic 0 203 (_architecture (_uni ))))
    (_signal (_internal NET609 ~extieee.std_logic_1164.std_ulogic 0 204 (_architecture (_uni ))))
    (_signal (_internal NET622 ~extieee.std_logic_1164.std_ulogic 0 205 (_architecture (_uni ))))
    (_signal (_internal NET635 ~extieee.std_logic_1164.std_ulogic 0 206 (_architecture (_uni ))))
    (_signal (_internal NET648 ~extieee.std_logic_1164.std_ulogic 0 207 (_architecture (_uni ))))
    (_signal (_internal NET656 ~extieee.std_logic_1164.std_ulogic 0 208 (_architecture (_uni ))))
    (_signal (_internal NET688 ~extieee.std_logic_1164.std_ulogic 0 209 (_architecture (_uni ))))
    (_signal (_internal NET703 ~extieee.std_logic_1164.std_ulogic 0 210 (_architecture (_uni ))))
    (_signal (_internal NET744 ~extieee.std_logic_1164.std_ulogic 0 211 (_architecture (_uni ))))
    (_signal (_internal NET784 ~extieee.std_logic_1164.std_ulogic 0 212 (_architecture (_uni ))))
    (_signal (_internal NET887 ~extieee.std_logic_1164.std_ulogic 0 213 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{15~downto~0}~13105 0 214 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 15)(i 0))))))
    (_signal (_internal BUS1000 ~std_ulogic_vector{15~downto~0}~13105 0 214 (_architecture (_uni ))))
    (_signal (_internal BUS1014 ~std_ulogic_vector{15~downto~0}~13105 0 215 (_architecture (_uni ))))
    (_signal (_internal BUS1017 ~std_ulogic_vector{15~downto~0}~13105 0 216 (_architecture (_uni ))))
    (_signal (_internal BUS1029 ~std_ulogic_vector{15~downto~0}~13105 0 217 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{2~downto~0}~13107 0 218 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 2)(i 0))))))
    (_signal (_internal BUS1087 ~std_ulogic_vector{2~downto~0}~13107 0 218 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{3~downto~0}~13109 0 219 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS1152 ~std_ulogic_vector{3~downto~0}~13109 0 219 (_architecture (_uni ))))
    (_signal (_internal BUS1491 ~std_ulogic_vector{3~downto~0}~13109 0 220 (_architecture (_uni ))))
    (_signal (_internal BUS1494 ~std_ulogic_vector{3~downto~0}~13109 0 221 (_architecture (_uni ))))
    (_signal (_internal BUS1517 ~std_ulogic_vector{3~downto~0}~13109 0 222 (_architecture (_uni ))))
    (_signal (_internal BUS1637 ~std_ulogic_vector{3~downto~0}~13109 0 223 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{1~downto~0}~13111 0 224 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 1)(i 0))))))
    (_signal (_internal BUS1738 ~std_ulogic_vector{1~downto~0}~13111 0 224 (_architecture (_uni ))))
    (_signal (_internal BUS1742 ~std_ulogic_vector{3~downto~0}~13109 0 225 (_architecture (_uni ))))
    (_signal (_internal BUS1776 ~std_ulogic_vector{3~downto~0}~13109 0 226 (_architecture (_uni ))))
    (_signal (_internal BUS1788 ~std_ulogic_vector{3~downto~0}~13109 0 227 (_architecture (_uni ))))
    (_signal (_internal BUS1866 ~std_ulogic_vector{15~downto~0}~13105 0 228 (_architecture (_uni ))))
    (_signal (_internal BUS1964 ~std_ulogic_vector{15~downto~0}~13105 0 229 (_architecture (_uni ))))
    (_signal (_internal BUS2041 ~std_ulogic_vector{15~downto~0}~13105 0 230 (_architecture (_uni ))))
    (_signal (_internal BUS2064 ~std_ulogic_vector{15~downto~0}~13105 0 231 (_architecture (_uni ))))
    (_signal (_internal BUS2168 ~std_ulogic_vector{15~downto~0}~13105 0 232 (_architecture (_uni ))))
    (_signal (_internal BUS2209 ~std_ulogic_vector{15~downto~0}~13105 0 233 (_architecture (_uni ))))
    (_signal (_internal BUS2415 ~std_ulogic_vector{2~downto~0}~13107 0 234 (_architecture (_uni ))))
    (_signal (_internal BUS2490 ~std_ulogic_vector{15~downto~0}~13105 0 235 (_architecture (_uni ))))
    (_type (_internal ~std_ulogic_vector{7~downto~0}~13113 0 236 (_array ~extieee.std_logic_1164.std_ulogic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS2830 ~std_ulogic_vector{7~downto~0}~13113 0 236 (_architecture (_uni ))))
    (_signal (_internal BUS3584 ~std_ulogic_vector{15~downto~0}~13105 0 237 (_architecture (_uni ))))
    (_signal (_internal BUS373 ~std_ulogic_vector{3~downto~0}~13109 0 238 (_architecture (_uni ))))
    (_signal (_internal BUS3782 ~std_ulogic_vector{7~downto~0}~13113 0 239 (_architecture (_uni ))))
    (_signal (_internal BUS451 ~std_ulogic_vector{3~downto~0}~13109 0 240 (_architecture (_uni ))))
    (_signal (_internal BUS467 ~std_ulogic_vector{3~downto~0}~13109 0 241 (_architecture (_uni ))))
    (_signal (_internal BUS544 ~std_ulogic_vector{3~downto~0}~13109 0 242 (_architecture (_uni ))))
    (_signal (_internal BUS9076 ~std_ulogic_vector{7~downto~0}~13113 0 243 (_architecture (_uni ))))
    (_signal (_internal BUS9486 ~std_ulogic_vector{2~downto~0}~13107 0 244 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal ~extieee.std_logic_1164.std_logic 0 247 (_architecture (_uni ))))
    (_signal (_internal Dangling_Input_Signal_STD_ULOGIC ~extieee.std_logic_1164.std_ulogic 0 248 (_architecture (_uni ))))
    (_process
      (line__525(_architecture 0 0 525 (_assignment (_simple)(_target(48)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic_vector (ieee std_logic_1164 std_ulogic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
  )
  (_model . \CPU Diagram\ 1 -1
  )
)
