<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › phy › dp83640_reg.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dp83640_reg.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* dp83640_reg.h</span>
<span class="cm"> * Generated by regen.tcl on Thu Feb 17 10:02:48 AM CET 2011</span>
<span class="cm"> */</span>
<span class="cp">#ifndef HAVE_DP83640_REGISTERS</span>
<span class="cp">#define HAVE_DP83640_REGISTERS</span>

<span class="cp">#define PAGE0                     0x0000</span>
<span class="cp">#define PHYCR2                    0x001c </span><span class="cm">/* PHY Control Register 2 */</span><span class="cp"></span>

<span class="cp">#define PAGE4                     0x0004</span>
<span class="cp">#define PTP_CTL                   0x0014 </span><span class="cm">/* PTP Control Register */</span><span class="cp"></span>
<span class="cp">#define PTP_TDR                   0x0015 </span><span class="cm">/* PTP Time Data Register */</span><span class="cp"></span>
<span class="cp">#define PTP_STS                   0x0016 </span><span class="cm">/* PTP Status Register */</span><span class="cp"></span>
<span class="cp">#define PTP_TSTS                  0x0017 </span><span class="cm">/* PTP Trigger Status Register */</span><span class="cp"></span>
<span class="cp">#define PTP_RATEL                 0x0018 </span><span class="cm">/* PTP Rate Low Register */</span><span class="cp"></span>
<span class="cp">#define PTP_RATEH                 0x0019 </span><span class="cm">/* PTP Rate High Register */</span><span class="cp"></span>
<span class="cp">#define PTP_RDCKSUM               0x001a </span><span class="cm">/* PTP Read Checksum */</span><span class="cp"></span>
<span class="cp">#define PTP_WRCKSUM               0x001b </span><span class="cm">/* PTP Write Checksum */</span><span class="cp"></span>
<span class="cp">#define PTP_TXTS                  0x001c </span><span class="cm">/* PTP Transmit Timestamp Register, in four 16-bit reads */</span><span class="cp"></span>
<span class="cp">#define PTP_RXTS                  0x001d </span><span class="cm">/* PTP Receive Timestamp Register, in six? 16-bit reads */</span><span class="cp"></span>
<span class="cp">#define PTP_ESTS                  0x001e </span><span class="cm">/* PTP Event Status Register */</span><span class="cp"></span>
<span class="cp">#define PTP_EDATA                 0x001f </span><span class="cm">/* PTP Event Data Register */</span><span class="cp"></span>

<span class="cp">#define PAGE5                     0x0005</span>
<span class="cp">#define PTP_TRIG                  0x0014 </span><span class="cm">/* PTP Trigger Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PTP_EVNT                  0x0015 </span><span class="cm">/* PTP Event Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PTP_TXCFG0                0x0016 </span><span class="cm">/* PTP Transmit Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define PTP_TXCFG1                0x0017 </span><span class="cm">/* PTP Transmit Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define PSF_CFG0                  0x0018 </span><span class="cm">/* PHY Status Frame Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define PTP_RXCFG0                0x0019 </span><span class="cm">/* PTP Receive Configuration Register 0 */</span><span class="cp"></span>
<span class="cp">#define PTP_RXCFG1                0x001a </span><span class="cm">/* PTP Receive Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define PTP_RXCFG2                0x001b </span><span class="cm">/* PTP Receive Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define PTP_RXCFG3                0x001c </span><span class="cm">/* PTP Receive Configuration Register 3 */</span><span class="cp"></span>
<span class="cp">#define PTP_RXCFG4                0x001d </span><span class="cm">/* PTP Receive Configuration Register 4 */</span><span class="cp"></span>
<span class="cp">#define PTP_TRDL                  0x001e </span><span class="cm">/* PTP Temporary Rate Duration Low Register */</span><span class="cp"></span>
<span class="cp">#define PTP_TRDH                  0x001f </span><span class="cm">/* PTP Temporary Rate Duration High Register */</span><span class="cp"></span>

<span class="cp">#define PAGE6                     0x0006</span>
<span class="cp">#define PTP_COC                   0x0014 </span><span class="cm">/* PTP Clock Output Control Register */</span><span class="cp"></span>
<span class="cp">#define PSF_CFG1                  0x0015 </span><span class="cm">/* PHY Status Frame Configuration Register 1 */</span><span class="cp"></span>
<span class="cp">#define PSF_CFG2                  0x0016 </span><span class="cm">/* PHY Status Frame Configuration Register 2 */</span><span class="cp"></span>
<span class="cp">#define PSF_CFG3                  0x0017 </span><span class="cm">/* PHY Status Frame Configuration Register 3 */</span><span class="cp"></span>
<span class="cp">#define PSF_CFG4                  0x0018 </span><span class="cm">/* PHY Status Frame Configuration Register 4 */</span><span class="cp"></span>
<span class="cp">#define PTP_SFDCFG                0x0019 </span><span class="cm">/* PTP SFD Configuration Register */</span><span class="cp"></span>
<span class="cp">#define PTP_INTCTL                0x001a </span><span class="cm">/* PTP Interrupt Control Register */</span><span class="cp"></span>
<span class="cp">#define PTP_CLKSRC                0x001b </span><span class="cm">/* PTP Clock Source Register */</span><span class="cp"></span>
<span class="cp">#define PTP_ETR                   0x001c </span><span class="cm">/* PTP Ethernet Type Register */</span><span class="cp"></span>
<span class="cp">#define PTP_OFF                   0x001d </span><span class="cm">/* PTP Offset Register */</span><span class="cp"></span>
<span class="cp">#define PTP_GPIOMON               0x001e </span><span class="cm">/* PTP GPIO Monitor Register */</span><span class="cp"></span>
<span class="cp">#define PTP_RXHASH                0x001f </span><span class="cm">/* PTP Receive Hash Register */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PHYCR2 register */</span>
<span class="cp">#define BC_WRITE                  (1&lt;&lt;11) </span><span class="cm">/* Broadcast Write Enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_CTL register */</span>
<span class="cp">#define TRIG_SEL_SHIFT            (10)    </span><span class="cm">/* PTP Trigger Select */</span><span class="cp"></span>
<span class="cp">#define TRIG_SEL_MASK             (0x7)</span>
<span class="cp">#define TRIG_DIS                  (1&lt;&lt;9)  </span><span class="cm">/* Disable PTP Trigger */</span><span class="cp"></span>
<span class="cp">#define TRIG_EN                   (1&lt;&lt;8)  </span><span class="cm">/* Enable PTP Trigger */</span><span class="cp"></span>
<span class="cp">#define TRIG_READ                 (1&lt;&lt;7)  </span><span class="cm">/* Read PTP Trigger */</span><span class="cp"></span>
<span class="cp">#define TRIG_LOAD                 (1&lt;&lt;6)  </span><span class="cm">/* Load PTP Trigger */</span><span class="cp"></span>
<span class="cp">#define PTP_RD_CLK                (1&lt;&lt;5)  </span><span class="cm">/* Read PTP Clock */</span><span class="cp"></span>
<span class="cp">#define PTP_LOAD_CLK              (1&lt;&lt;4)  </span><span class="cm">/* Load PTP Clock */</span><span class="cp"></span>
<span class="cp">#define PTP_STEP_CLK              (1&lt;&lt;3)  </span><span class="cm">/* Step PTP Clock */</span><span class="cp"></span>
<span class="cp">#define PTP_ENABLE                (1&lt;&lt;2)  </span><span class="cm">/* Enable PTP Clock */</span><span class="cp"></span>
<span class="cp">#define PTP_DISABLE               (1&lt;&lt;1)  </span><span class="cm">/* Disable PTP Clock */</span><span class="cp"></span>
<span class="cp">#define PTP_RESET                 (1&lt;&lt;0)  </span><span class="cm">/* Reset PTP Clock */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_STS register */</span>
<span class="cp">#define TXTS_RDY                  (1&lt;&lt;11) </span><span class="cm">/* Transmit Timestamp Ready */</span><span class="cp"></span>
<span class="cp">#define RXTS_RDY                  (1&lt;&lt;10) </span><span class="cm">/* Receive Timestamp Ready */</span><span class="cp"></span>
<span class="cp">#define TRIG_DONE                 (1&lt;&lt;9)  </span><span class="cm">/* PTP Trigger Done */</span><span class="cp"></span>
<span class="cp">#define EVENT_RDY                 (1&lt;&lt;8)  </span><span class="cm">/* PTP Event Timestamp Ready */</span><span class="cp"></span>
<span class="cp">#define TXTS_IE                   (1&lt;&lt;3)  </span><span class="cm">/* Transmit Timestamp Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define RXTS_IE                   (1&lt;&lt;2)  </span><span class="cm">/* Receive Timestamp Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define TRIG_IE                   (1&lt;&lt;1)  </span><span class="cm">/* Trigger Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define EVENT_IE                  (1&lt;&lt;0)  </span><span class="cm">/* Event Interrupt Enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_TSTS register */</span>
<span class="cp">#define TRIG7_ERROR               (1&lt;&lt;15) </span><span class="cm">/* Trigger 7 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG7_ACTIVE              (1&lt;&lt;14) </span><span class="cm">/* Trigger 7 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG6_ERROR               (1&lt;&lt;13) </span><span class="cm">/* Trigger 6 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG6_ACTIVE              (1&lt;&lt;12) </span><span class="cm">/* Trigger 6 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG5_ERROR               (1&lt;&lt;11) </span><span class="cm">/* Trigger 5 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG5_ACTIVE              (1&lt;&lt;10) </span><span class="cm">/* Trigger 5 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG4_ERROR               (1&lt;&lt;9)  </span><span class="cm">/* Trigger 4 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG4_ACTIVE              (1&lt;&lt;8)  </span><span class="cm">/* Trigger 4 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG3_ERROR               (1&lt;&lt;7)  </span><span class="cm">/* Trigger 3 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG3_ACTIVE              (1&lt;&lt;6)  </span><span class="cm">/* Trigger 3 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG2_ERROR               (1&lt;&lt;5)  </span><span class="cm">/* Trigger 2 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG2_ACTIVE              (1&lt;&lt;4)  </span><span class="cm">/* Trigger 2 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG1_ERROR               (1&lt;&lt;3)  </span><span class="cm">/* Trigger 1 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG1_ACTIVE              (1&lt;&lt;2)  </span><span class="cm">/* Trigger 1 Active */</span><span class="cp"></span>
<span class="cp">#define TRIG0_ERROR               (1&lt;&lt;1)  </span><span class="cm">/* Trigger 0 Error */</span><span class="cp"></span>
<span class="cp">#define TRIG0_ACTIVE              (1&lt;&lt;0)  </span><span class="cm">/* Trigger 0 Active */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_RATEH register */</span>
<span class="cp">#define PTP_RATE_DIR              (1&lt;&lt;15) </span><span class="cm">/* PTP Rate Direction */</span><span class="cp"></span>
<span class="cp">#define PTP_TMP_RATE              (1&lt;&lt;14) </span><span class="cm">/* PTP Temporary Rate */</span><span class="cp"></span>
<span class="cp">#define PTP_RATE_HI_SHIFT         (0)     </span><span class="cm">/* PTP Rate High 10-bits */</span><span class="cp"></span>
<span class="cp">#define PTP_RATE_HI_MASK          (0x3ff)</span>

<span class="cm">/* Bit definitions for the PTP_ESTS register */</span>
<span class="cp">#define EVNTS_MISSED_SHIFT        (8)     </span><span class="cm">/* Indicates number of events missed */</span><span class="cp"></span>
<span class="cp">#define EVNTS_MISSED_MASK         (0x7)</span>
<span class="cp">#define EVNT_TS_LEN_SHIFT         (6)     </span><span class="cm">/* Indicates length of the Timestamp field in 16-bit words minus 1 */</span><span class="cp"></span>
<span class="cp">#define EVNT_TS_LEN_MASK          (0x3)</span>
<span class="cp">#define EVNT_RF                   (1&lt;&lt;5)  </span><span class="cm">/* Indicates whether the event is a rise or falling event */</span><span class="cp"></span>
<span class="cp">#define EVNT_NUM_SHIFT            (2)     </span><span class="cm">/* Indicates Event Timestamp Unit which detected an event */</span><span class="cp"></span>
<span class="cp">#define EVNT_NUM_MASK             (0x7)</span>
<span class="cp">#define MULT_EVNT                 (1&lt;&lt;1)  </span><span class="cm">/* Indicates multiple events were detected at the same time */</span><span class="cp"></span>
<span class="cp">#define EVENT_DET                 (1&lt;&lt;0)  </span><span class="cm">/* PTP Event Detected */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_EDATA register */</span>
<span class="cp">#define E7_RISE                   (1&lt;&lt;15) </span><span class="cm">/* Indicates direction of Event 7 */</span><span class="cp"></span>
<span class="cp">#define E7_DET                    (1&lt;&lt;14) </span><span class="cm">/* Indicates Event 7 detected */</span><span class="cp"></span>
<span class="cp">#define E6_RISE                   (1&lt;&lt;13) </span><span class="cm">/* Indicates direction of Event 6 */</span><span class="cp"></span>
<span class="cp">#define E6_DET                    (1&lt;&lt;12) </span><span class="cm">/* Indicates Event 6 detected */</span><span class="cp"></span>
<span class="cp">#define E5_RISE                   (1&lt;&lt;11) </span><span class="cm">/* Indicates direction of Event 5 */</span><span class="cp"></span>
<span class="cp">#define E5_DET                    (1&lt;&lt;10) </span><span class="cm">/* Indicates Event 5 detected */</span><span class="cp"></span>
<span class="cp">#define E4_RISE                   (1&lt;&lt;9)  </span><span class="cm">/* Indicates direction of Event 4 */</span><span class="cp"></span>
<span class="cp">#define E4_DET                    (1&lt;&lt;8)  </span><span class="cm">/* Indicates Event 4 detected */</span><span class="cp"></span>
<span class="cp">#define E3_RISE                   (1&lt;&lt;7)  </span><span class="cm">/* Indicates direction of Event 3 */</span><span class="cp"></span>
<span class="cp">#define E3_DET                    (1&lt;&lt;6)  </span><span class="cm">/* Indicates Event 3 detected */</span><span class="cp"></span>
<span class="cp">#define E2_RISE                   (1&lt;&lt;5)  </span><span class="cm">/* Indicates direction of Event 2 */</span><span class="cp"></span>
<span class="cp">#define E2_DET                    (1&lt;&lt;4)  </span><span class="cm">/* Indicates Event 2 detected */</span><span class="cp"></span>
<span class="cp">#define E1_RISE                   (1&lt;&lt;3)  </span><span class="cm">/* Indicates direction of Event 1 */</span><span class="cp"></span>
<span class="cp">#define E1_DET                    (1&lt;&lt;2)  </span><span class="cm">/* Indicates Event 1 detected */</span><span class="cp"></span>
<span class="cp">#define E0_RISE                   (1&lt;&lt;1)  </span><span class="cm">/* Indicates direction of Event 0 */</span><span class="cp"></span>
<span class="cp">#define E0_DET                    (1&lt;&lt;0)  </span><span class="cm">/* Indicates Event 0 detected */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_TRIG register */</span>
<span class="cp">#define TRIG_PULSE                (1&lt;&lt;15) </span><span class="cm">/* generate a Pulse rather than a single edge */</span><span class="cp"></span>
<span class="cp">#define TRIG_PER                  (1&lt;&lt;14) </span><span class="cm">/* generate a periodic signal */</span><span class="cp"></span>
<span class="cp">#define TRIG_IF_LATE              (1&lt;&lt;13) </span><span class="cm">/* trigger immediately if already past */</span><span class="cp"></span>
<span class="cp">#define TRIG_NOTIFY               (1&lt;&lt;12) </span><span class="cm">/* Trigger Notification Enable */</span><span class="cp"></span>
<span class="cp">#define TRIG_GPIO_SHIFT           (8)     </span><span class="cm">/* Trigger GPIO Connection, value 1-12 */</span><span class="cp"></span>
<span class="cp">#define TRIG_GPIO_MASK            (0xf)</span>
<span class="cp">#define TRIG_TOGGLE               (1&lt;&lt;7)  </span><span class="cm">/* Trigger Toggle Mode Enable */</span><span class="cp"></span>
<span class="cp">#define TRIG_CSEL_SHIFT           (1)     </span><span class="cm">/* Trigger Configuration Select */</span><span class="cp"></span>
<span class="cp">#define TRIG_CSEL_MASK            (0x7)</span>
<span class="cp">#define TRIG_WR                   (1&lt;&lt;0)  </span><span class="cm">/* Trigger Configuration Write */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_EVNT register */</span>
<span class="cp">#define EVNT_RISE                 (1&lt;&lt;14) </span><span class="cm">/* Event Rise Detect Enable */</span><span class="cp"></span>
<span class="cp">#define EVNT_FALL                 (1&lt;&lt;13) </span><span class="cm">/* Event Fall Detect Enable */</span><span class="cp"></span>
<span class="cp">#define EVNT_SINGLE               (1&lt;&lt;12) </span><span class="cm">/* enable single event capture operation */</span><span class="cp"></span>
<span class="cp">#define EVNT_GPIO_SHIFT           (8)     </span><span class="cm">/* Event GPIO Connection, value 1-12 */</span><span class="cp"></span>
<span class="cp">#define EVNT_GPIO_MASK            (0xf)</span>
<span class="cp">#define EVNT_SEL_SHIFT            (1)     </span><span class="cm">/* Event Select */</span><span class="cp"></span>
<span class="cp">#define EVNT_SEL_MASK             (0x7)</span>
<span class="cp">#define EVNT_WR                   (1&lt;&lt;0)  </span><span class="cm">/* Event Configuration Write */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_TXCFG0 register */</span>
<span class="cp">#define SYNC_1STEP                (1&lt;&lt;15) </span><span class="cm">/* insert timestamp into transmit Sync Messages */</span><span class="cp"></span>
<span class="cp">#define DR_INSERT                 (1&lt;&lt;13) </span><span class="cm">/* Insert Delay_Req Timestamp in Delay_Resp (dangerous) */</span><span class="cp"></span>
<span class="cp">#define NTP_TS_EN                 (1&lt;&lt;12) </span><span class="cm">/* Enable Timestamping of NTP Packets */</span><span class="cp"></span>
<span class="cp">#define IGNORE_2STEP              (1&lt;&lt;11) </span><span class="cm">/* Ignore Two_Step flag for One-Step operation */</span><span class="cp"></span>
<span class="cp">#define CRC_1STEP                 (1&lt;&lt;10) </span><span class="cm">/* Disable checking of CRC for One-Step operation */</span><span class="cp"></span>
<span class="cp">#define CHK_1STEP                 (1&lt;&lt;9)  </span><span class="cm">/* Enable UDP Checksum correction for One-Step Operation */</span><span class="cp"></span>
<span class="cp">#define IP1588_EN                 (1&lt;&lt;8)  </span><span class="cm">/* Enable IEEE 1588 defined IP address filter */</span><span class="cp"></span>
<span class="cp">#define TX_L2_EN                  (1&lt;&lt;7)  </span><span class="cm">/* Layer2 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define TX_IPV6_EN                (1&lt;&lt;6)  </span><span class="cm">/* IPv6 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define TX_IPV4_EN                (1&lt;&lt;5)  </span><span class="cm">/* IPv4 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define TX_PTP_VER_SHIFT          (1)     </span><span class="cm">/* Enable Timestamp capture for IEEE 1588 version X */</span><span class="cp"></span>
<span class="cp">#define TX_PTP_VER_MASK           (0xf)</span>
<span class="cp">#define TX_TS_EN                  (1&lt;&lt;0)  </span><span class="cm">/* Transmit Timestamp Enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_TXCFG1 register */</span>
<span class="cp">#define BYTE0_MASK_SHIFT          (8)     </span><span class="cm">/* Bit mask to be used for matching Byte0 of the PTP Message */</span><span class="cp"></span>
<span class="cp">#define BYTE0_MASK_MASK           (0xff)</span>
<span class="cp">#define BYTE0_DATA_SHIFT          (0)     </span><span class="cm">/* Data to be used for matching Byte0 of the PTP Message */</span><span class="cp"></span>
<span class="cp">#define BYTE0_DATA_MASK           (0xff)</span>

<span class="cm">/* Bit definitions for the PSF_CFG0 register */</span>
<span class="cp">#define MAC_SRC_ADD_SHIFT         (11)    </span><span class="cm">/* Status Frame Mac Source Address */</span><span class="cp"></span>
<span class="cp">#define MAC_SRC_ADD_MASK          (0x3)</span>
<span class="cp">#define MIN_PRE_SHIFT             (8)     </span><span class="cm">/* Status Frame Minimum Preamble */</span><span class="cp"></span>
<span class="cp">#define MIN_PRE_MASK              (0x7)</span>
<span class="cp">#define PSF_ENDIAN                (1&lt;&lt;7)  </span><span class="cm">/* Status Frame Endian Control */</span><span class="cp"></span>
<span class="cp">#define PSF_IPV4                  (1&lt;&lt;6)  </span><span class="cm">/* Status Frame IPv4 Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_PCF_RD                (1&lt;&lt;5)  </span><span class="cm">/* Control Frame Read PHY Status Frame Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_ERR_EN                (1&lt;&lt;4)  </span><span class="cm">/* Error PHY Status Frame Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_TXTS_EN               (1&lt;&lt;3)  </span><span class="cm">/* Transmit Timestamp PHY Status Frame Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_RXTS_EN               (1&lt;&lt;2)  </span><span class="cm">/* Receive Timestamp PHY Status Frame Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_TRIG_EN               (1&lt;&lt;1)  </span><span class="cm">/* Trigger PHY Status Frame Enable */</span><span class="cp"></span>
<span class="cp">#define PSF_EVNT_EN               (1&lt;&lt;0)  </span><span class="cm">/* Event PHY Status Frame Enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_RXCFG0 register */</span>
<span class="cp">#define DOMAIN_EN                 (1&lt;&lt;15) </span><span class="cm">/* Domain Match Enable */</span><span class="cp"></span>
<span class="cp">#define ALT_MAST_DIS              (1&lt;&lt;14) </span><span class="cm">/* Alternate Master Timestamp Disable */</span><span class="cp"></span>
<span class="cp">#define USER_IP_SEL               (1&lt;&lt;13) </span><span class="cm">/* Selects portion of IP address accessible thru PTP_RXCFG2 */</span><span class="cp"></span>
<span class="cp">#define USER_IP_EN                (1&lt;&lt;12) </span><span class="cm">/* Enable User-programmed IP address filter */</span><span class="cp"></span>
<span class="cp">#define RX_SLAVE                  (1&lt;&lt;11) </span><span class="cm">/* Receive Slave Only */</span><span class="cp"></span>
<span class="cp">#define IP1588_EN_SHIFT           (8)     </span><span class="cm">/* Enable IEEE 1588 defined IP address filters */</span><span class="cp"></span>
<span class="cp">#define IP1588_EN_MASK            (0xf)</span>
<span class="cp">#define RX_L2_EN                  (1&lt;&lt;7)  </span><span class="cm">/* Layer2 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define RX_IPV6_EN                (1&lt;&lt;6)  </span><span class="cm">/* IPv6 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define RX_IPV4_EN                (1&lt;&lt;5)  </span><span class="cm">/* IPv4 Timestamp Enable */</span><span class="cp"></span>
<span class="cp">#define RX_PTP_VER_SHIFT          (1)     </span><span class="cm">/* Enable Timestamp capture for IEEE 1588 version X */</span><span class="cp"></span>
<span class="cp">#define RX_PTP_VER_MASK           (0xf)</span>
<span class="cp">#define RX_TS_EN                  (1&lt;&lt;0)  </span><span class="cm">/* Receive Timestamp Enable */</span><span class="cp"></span>

<span class="cm">/* Bit definitions for the PTP_RXCFG1 register */</span>
<span class="cp">#define BYTE0_MASK_SHIFT          (8)     </span><span class="cm">/* Bit mask to be used for matching Byte0 of the PTP Message */</span><span class="cp"></span>
<span class="cp">#define BYTE0_MASK_MASK           (0xff)</span>
<span class="cp">#define BYTE0_DATA_SHIFT          (0)     </span><span class="cm">/* Data to be used for matching Byte0 of the PTP Message */</span><span class="cp"></span>
<span class="cp">#define BYTE0_DATA_MASK           (0xff)</span>

<span class="cm">/* Bit definitions for the PTP_RXCFG3 register */</span>
<span class="cp">#define TS_MIN_IFG_SHIFT          (12)    </span><span class="cm">/* Minimum Inter-frame Gap */</span><span class="cp"></span>
<span class="cp">#define TS_MIN_IFG_MASK           (0xf)</span>
<span class="cp">#define ACC_UDP                   (1&lt;&lt;11) </span><span class="cm">/* Record Timestamp if UDP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define ACC_CRC                   (1&lt;&lt;10) </span><span class="cm">/* Record Timestamp if CRC Error */</span><span class="cp"></span>
<span class="cp">#define TS_APPEND                 (1&lt;&lt;9)  </span><span class="cm">/* Append Timestamp for L2 */</span><span class="cp"></span>
<span class="cp">#define TS_INSERT                 (1&lt;&lt;8)  </span><span class="cm">/* Enable Timestamp Insertion */</span><span class="cp"></span>
<span class="cp">#define PTP_DOMAIN_SHIFT          (0)     </span><span class="cm">/* PTP Message domainNumber field */</span><span class="cp"></span>
<span class="cp">#define PTP_DOMAIN_MASK           (0xff)</span>

<span class="cm">/* Bit definitions for the PTP_RXCFG4 register */</span>
<span class="cp">#define IPV4_UDP_MOD              (1&lt;&lt;15) </span><span class="cm">/* Enable IPV4 UDP Modification */</span><span class="cp"></span>
<span class="cp">#define TS_SEC_EN                 (1&lt;&lt;14) </span><span class="cm">/* Enable Timestamp Seconds */</span><span class="cp"></span>
<span class="cp">#define TS_SEC_LEN_SHIFT          (12)    </span><span class="cm">/* Inserted Timestamp Seconds Length */</span><span class="cp"></span>
<span class="cp">#define TS_SEC_LEN_MASK           (0x3)</span>
<span class="cp">#define RXTS_NS_OFF_SHIFT         (6)     </span><span class="cm">/* Receive Timestamp Nanoseconds offset */</span><span class="cp"></span>
<span class="cp">#define RXTS_NS_OFF_MASK          (0x3f)</span>
<span class="cp">#define RXTS_SEC_OFF_SHIFT        (0)     </span><span class="cm">/* Receive Timestamp Seconds offset */</span><span class="cp"></span>
<span class="cp">#define RXTS_SEC_OFF_MASK         (0x3f)</span>

<span class="cm">/* Bit definitions for the PTP_COC register */</span>
<span class="cp">#define PTP_CLKOUT_EN             (1&lt;&lt;15) </span><span class="cm">/* PTP Clock Output Enable */</span><span class="cp"></span>
<span class="cp">#define PTP_CLKOUT_SEL            (1&lt;&lt;14) </span><span class="cm">/* PTP Clock Output Source Select */</span><span class="cp"></span>
<span class="cp">#define PTP_CLKOUT_SPEEDSEL       (1&lt;&lt;13) </span><span class="cm">/* PTP Clock Output I/O Speed Select */</span><span class="cp"></span>
<span class="cp">#define PTP_CLKDIV_SHIFT          (0)     </span><span class="cm">/* PTP Clock Divide-by Value */</span><span class="cp"></span>
<span class="cp">#define PTP_CLKDIV_MASK           (0xff)</span>

<span class="cm">/* Bit definitions for the PSF_CFG1 register */</span>
<span class="cp">#define PTPRESERVED_SHIFT         (12)    </span><span class="cm">/* PTP v2 reserved field */</span><span class="cp"></span>
<span class="cp">#define PTPRESERVED_MASK          (0xf)</span>
<span class="cp">#define VERSIONPTP_SHIFT          (8)     </span><span class="cm">/* PTP v2 versionPTP field */</span><span class="cp"></span>
<span class="cp">#define VERSIONPTP_MASK           (0xf)</span>
<span class="cp">#define TRANSPORT_SPECIFIC_SHIFT  (4)     </span><span class="cm">/* PTP v2 Header transportSpecific field */</span><span class="cp"></span>
<span class="cp">#define TRANSPORT_SPECIFIC_MASK   (0xf)</span>
<span class="cp">#define MESSAGETYPE_SHIFT         (0)     </span><span class="cm">/* PTP v2 messageType field */</span><span class="cp"></span>
<span class="cp">#define MESSAGETYPE_MASK          (0xf)</span>

<span class="cm">/* Bit definitions for the PTP_SFDCFG register */</span>
<span class="cp">#define TX_SFD_GPIO_SHIFT         (4)     </span><span class="cm">/* TX SFD GPIO Select, value 1-12 */</span><span class="cp"></span>
<span class="cp">#define TX_SFD_GPIO_MASK          (0xf)</span>
<span class="cp">#define RX_SFD_GPIO_SHIFT         (0)     </span><span class="cm">/* RX SFD GPIO Select, value 1-12 */</span><span class="cp"></span>
<span class="cp">#define RX_SFD_GPIO_MASK          (0xf)</span>

<span class="cm">/* Bit definitions for the PTP_INTCTL register */</span>
<span class="cp">#define PTP_INT_GPIO_SHIFT        (0)     </span><span class="cm">/* PTP Interrupt GPIO Select */</span><span class="cp"></span>
<span class="cp">#define PTP_INT_GPIO_MASK         (0xf)</span>

<span class="cm">/* Bit definitions for the PTP_CLKSRC register */</span>
<span class="cp">#define CLK_SRC_SHIFT             (14)    </span><span class="cm">/* PTP Clock Source Select */</span><span class="cp"></span>
<span class="cp">#define CLK_SRC_MASK              (0x3)</span>
<span class="cp">#define CLK_SRC_PER_SHIFT         (0)     </span><span class="cm">/* PTP Clock Source Period */</span><span class="cp"></span>
<span class="cp">#define CLK_SRC_PER_MASK          (0x7f)</span>

<span class="cm">/* Bit definitions for the PTP_OFF register */</span>
<span class="cp">#define PTP_OFFSET_SHIFT          (0)     </span><span class="cm">/* PTP Message offset from preceding header */</span><span class="cp"></span>
<span class="cp">#define PTP_OFFSET_MASK           (0xff)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
