# Detyra2-AK-2022
This project models a 16 bit single-cycle CPU using Verilog. The complete list of the instruction it supports and the detailed explanation of its components and their interaction can be found here: [Raporti_Grupi12](https://drive.google.com/file/d/1ABOnh9WFl3ubgZfTzaSWUw7G27XMTcJa/view)
