Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 10 22:27:01 2023
| Host         : DESKTOP-OTSQRGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_timing_summary_routed.rpt -pb sistema_timing_summary_routed.pb -rpx sistema_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst/contador_antirebotes_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: debouncing_inst1/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst1/contador_antirebotes_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: debouncing_inst2/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debouncing_inst2/contador_antirebotes_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: divisor_frecuencia_inst/CLK_SLOW_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fifo_inst/FIFO_EMPTY_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fifo_inst/FIFO_FULL_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: gestor_escritura_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: gestor_lectura_inst/START_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FINISHED_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[8]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: motor_stepper_inst/FSM_onehot_actual_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.297        0.000                      0                  535        0.237        0.000                      0                  535        4.500        0.000                       0                   247  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.297        0.000                      0                  427        0.237        0.000                      0                  427        4.500        0.000                       0                   247  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.364        0.000                      0                  108        0.482        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.297ns  (required time - arrival time)
  Source:                 fifo_inst/FIFO_COUNT_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_FULL_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.672ns (47.237%)  route 2.985ns (52.763%))
  Logic Levels:           11  (CARRY4=8 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.622     5.143    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDCE (Prop_fdce_C_Q)         0.456     5.599 r  fifo_inst/FIFO_COUNT_reg[1]/Q
                         net (fo=5, routed)           0.705     6.304    fifo_inst/FIFO_COUNT_reg[1]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.941 r  fifo_inst/FIFO_FULL_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.941    fifo_inst/FIFO_FULL_reg_i_9_n_1
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.058 r  fifo_inst/FIFO_FULL_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.058    fifo_inst/FIFO_FULL_reg_i_16_n_1
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.175 r  fifo_inst/FIFO_FULL_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.175    fifo_inst/FIFO_FULL_reg_i_12_n_1
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.292 r  fifo_inst/FIFO_FULL_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.292    fifo_inst/FIFO_FULL_reg_i_13_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.409 r  fifo_inst/FIFO_FULL_reg_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.418    fifo_inst/FIFO_FULL_reg_i_15_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  fifo_inst/FIFO_FULL_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.535    fifo_inst/FIFO_FULL_reg_i_6_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  fifo_inst/FIFO_FULL_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.652    fifo_inst/FIFO_FULL_reg_i_5_n_1
    SLICE_X2Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.975 f  fifo_inst/FIFO_FULL_reg_i_7/O[1]
                         net (fo=1, routed)           1.050     9.025    fifo_inst/FIFO_COUNT0[30]
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.306     9.331 r  fifo_inst/FIFO_FULL_i_10/O
                         net (fo=1, routed)           0.423     9.754    fifo_inst/FIFO_FULL_i_10_n_1
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124     9.878 r  fifo_inst/FIFO_FULL_i_3/O
                         net (fo=1, routed)           0.798    10.676    fifo_inst/FIFO_FULL_i_3_n_1
    SLICE_X3Y25          LUT6 (Prop_lut6_I1_O)        0.124    10.800 r  fifo_inst/FIFO_FULL_i_1/O
                         net (fo=1, routed)           0.000    10.800    fifo_inst/FIFO_FULL_i_1_n_1
    SLICE_X3Y25          FDCE                                         r  fifo_inst/FIFO_FULL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.502    14.843    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  fifo_inst/FIFO_FULL_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDCE (Setup_fdce_C_D)        0.029    15.097    fifo_inst/FIFO_FULL_reg
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.297    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.676ns (12.939%)  route 4.548ns (87.061%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.812    10.363    fifo_inst/D[0]
    SLICE_X3Y29          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.508    14.849    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[10]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    fifo_inst/WRITE_POINTER_reg[10]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.676ns (12.942%)  route 4.547ns (87.058%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.811    10.362    fifo_inst/D[0]
    SLICE_X3Y28          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.507    14.848    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.868    fifo_inst/WRITE_POINTER_reg[4]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.676ns (12.942%)  route 4.547ns (87.058%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.811    10.362    fifo_inst/D[0]
    SLICE_X3Y28          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.507    14.848    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[8]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Setup_fdce_C_CE)      -0.205    14.868    fifo_inst/WRITE_POINTER_reg[8]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 0.676ns (12.939%)  route 4.548ns (87.061%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.812    10.363    fifo_inst/D[0]
    SLICE_X3Y29          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.508    14.849    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y29          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[9]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y29          FDCE (Setup_fdce_C_CE)      -0.205    14.869    fifo_inst/WRITE_POINTER_reg[9]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.363    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.676ns (12.944%)  route 4.546ns (87.056%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.810    10.361    fifo_inst/D[0]
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[13]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.880    fifo_inst/WRITE_POINTER_reg[13]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.676ns (12.944%)  route 4.546ns (87.056%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.810    10.361    fifo_inst/D[0]
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[14]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.880    fifo_inst/WRITE_POINTER_reg[14]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.676ns (12.944%)  route 4.546ns (87.056%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.810    10.361    fifo_inst/D[0]
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[15]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.880    fifo_inst/WRITE_POINTER_reg[15]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 0.676ns (12.944%)  route 4.546ns (87.056%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.810    10.361    fifo_inst/D[0]
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[16]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X5Y30          FDCE (Setup_fdce_C_CE)      -0.205    14.880    fifo_inst/WRITE_POINTER_reg[16]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.676ns (12.942%)  route 4.547ns (87.058%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.617     5.138    gestor_escritura_inst/CLK_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     5.594 r  gestor_escritura_inst/FSM_onehot_actual_reg[1]/Q
                         net (fo=5, routed)           0.694     6.289    gestor_escritura_inst/Q[0]
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.124     6.413 r  gestor_escritura_inst/n_0_77_BUFG_inst_i_1/O
                         net (fo=2, routed)           2.042     8.455    n_0_77_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.551 r  n_0_77_BUFG_inst/O
                         net (fo=34, routed)          1.811    10.362    fifo_inst/D[0]
    SLICE_X5Y31          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.507    14.848    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y31          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[17]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y31          FDCE (Setup_fdce_C_CE)      -0.205    14.881    fifo_inst/WRITE_POINTER_reg[17]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  4.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.325%)  route 0.156ns (45.675%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fifo_inst/WRITE_POINTER_reg[30]/Q
                         net (fo=34, routed)          0.156     1.770    fifo_inst/WRITE_POINTER[30]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  fifo_inst/WRITE_POINTER[27]_i_1/O
                         net (fo=1, routed)           0.000     1.815    fifo_inst/WRITE_POINTER_1[27]
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.857     1.984    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[27]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.092     1.577    fifo_inst/WRITE_POINTER_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 fifo_inst/WRITE_POINTER_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.167%)  route 0.157ns (45.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  fifo_inst/WRITE_POINTER_reg[30]/Q
                         net (fo=34, routed)          0.157     1.771    fifo_inst/WRITE_POINTER[30]
    SLICE_X5Y33          LUT6 (Prop_lut6_I1_O)        0.045     1.816 r  fifo_inst/WRITE_POINTER[26]_i_1/O
                         net (fo=1, routed)           0.000     1.816    fifo_inst/WRITE_POINTER_1[26]
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.857     1.984    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[26]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X5Y33          FDCE (Hold_fdce_C_D)         0.091     1.576    fifo_inst/WRITE_POINTER_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 fifo_inst/READ_POINTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.504%)  route 0.162ns (46.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.557     1.440    fifo_inst/CLK_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  fifo_inst/READ_POINTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_inst/READ_POINTER_reg[0]/Q
                         net (fo=37, routed)          0.162     1.743    fifo_inst/READ_POINTER_reg_n_1_[0]
    SLICE_X9Y28          LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  fifo_inst/READ_POINTER[15]_i_1/O
                         net (fo=1, routed)           0.000     1.788    fifo_inst/READ_POINTER[15]
    SLICE_X9Y28          FDCE                                         r  fifo_inst/READ_POINTER_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.824     1.951    fifo_inst/CLK_IBUF_BUFG
    SLICE_X9Y28          FDCE                                         r  fifo_inst/READ_POINTER_reg[15]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.091     1.544    fifo_inst/READ_POINTER_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 fifo_inst/READ_POINTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.543%)  route 0.168ns (47.457%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.557     1.440    fifo_inst/CLK_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  fifo_inst/READ_POINTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_inst/READ_POINTER_reg[0]/Q
                         net (fo=37, routed)          0.168     1.749    fifo_inst/READ_POINTER_reg_n_1_[0]
    SLICE_X9Y31          LUT6 (Prop_lut6_I4_O)        0.045     1.794 r  fifo_inst/READ_POINTER[27]_i_1/O
                         net (fo=1, routed)           0.000     1.794    fifo_inst/READ_POINTER[27]
    SLICE_X9Y31          FDCE                                         r  fifo_inst/READ_POINTER_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.827     1.954    fifo_inst/CLK_IBUF_BUFG
    SLICE_X9Y31          FDCE                                         r  fifo_inst/READ_POINTER_reg[27]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.091     1.547    fifo_inst/READ_POINTER_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fifo_inst/READ_POINTER_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/READ_POINTER_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.983%)  route 0.194ns (51.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.557     1.440    fifo_inst/CLK_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  fifo_inst/READ_POINTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDCE (Prop_fdce_C_Q)         0.141     1.581 r  fifo_inst/READ_POINTER_reg[0]/Q
                         net (fo=37, routed)          0.194     1.775    fifo_inst/READ_POINTER_reg_n_1_[0]
    SLICE_X11Y29         LUT6 (Prop_lut6_I4_O)        0.045     1.820 r  fifo_inst/READ_POINTER[23]_i_1/O
                         net (fo=1, routed)           0.000     1.820    fifo_inst/READ_POINTER[23]
    SLICE_X11Y29         FDCE                                         r  fifo_inst/READ_POINTER_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.825     1.952    fifo_inst/CLK_IBUF_BUFG
    SLICE_X11Y29         FDCE                                         r  fifo_inst/READ_POINTER_reg[23]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X11Y29         FDCE (Hold_fdce_C_D)         0.092     1.566    fifo_inst/READ_POINTER_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncing_inst/contador_antirebotes_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  debouncing_inst/contador_antirebotes_reg[27]/Q
                         net (fo=2, routed)           0.117     1.732    debouncing_inst/contador_antirebotes_reg[27]
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  debouncing_inst/contador_antirebotes_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    debouncing_inst/contador_antirebotes_reg[24]_i_1_n_5
    SLICE_X3Y36          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.861     1.988    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X3Y36          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[27]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y36          FDRE (Hold_fdre_C_D)         0.105     1.579    debouncing_inst/contador_antirebotes_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncing_inst1/contador_antirebotes_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst1/contador_antirebotes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.587     1.470    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  debouncing_inst1/contador_antirebotes_reg[11]/Q
                         net (fo=2, routed)           0.117     1.728    debouncing_inst1/contador_antirebotes_reg[11]
    SLICE_X3Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  debouncing_inst1/contador_antirebotes_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    debouncing_inst1/contador_antirebotes_reg[8]_i_1__0_n_5
    SLICE_X3Y19          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.856     1.983    debouncing_inst1/CLK_IBUF_BUFG
    SLICE_X3Y19          FDRE                                         r  debouncing_inst1/contador_antirebotes_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    debouncing_inst1/contador_antirebotes_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.585     1.468    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  debouncing_inst2/contador_antirebotes_reg[11]/Q
                         net (fo=2, routed)           0.117     1.726    debouncing_inst2/contador_antirebotes_reg[11]
    SLICE_X1Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  debouncing_inst2/contador_antirebotes_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.834    debouncing_inst2/contador_antirebotes_reg[8]_i_1__1_n_5
    SLICE_X1Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.854     1.981    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[11]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.105     1.573    debouncing_inst2/contador_antirebotes_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncing_inst/contador_antirebotes_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst/contador_antirebotes_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debouncing_inst/contador_antirebotes_reg[11]/Q
                         net (fo=2, routed)           0.117     1.730    debouncing_inst/contador_antirebotes_reg[11]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  debouncing_inst/contador_antirebotes_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    debouncing_inst/contador_antirebotes_reg[8]_i_1_n_5
    SLICE_X3Y32          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X3Y32          FDRE                                         r  debouncing_inst/contador_antirebotes_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    debouncing_inst/contador_antirebotes_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 debouncing_inst2/contador_antirebotes_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncing_inst2/contador_antirebotes_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.589     1.472    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  debouncing_inst2/contador_antirebotes_reg[27]/Q
                         net (fo=2, routed)           0.117     1.730    debouncing_inst2/contador_antirebotes_reg[27]
    SLICE_X1Y32          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  debouncing_inst2/contador_antirebotes_reg[24]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.838    debouncing_inst2/contador_antirebotes_reg[24]_i_1__1_n_5
    SLICE_X1Y32          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    debouncing_inst2/CLK_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  debouncing_inst2/contador_antirebotes_reg[27]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    debouncing_inst2/contador_antirebotes_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y32    debouncing_inst/FSM_onehot_actual_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    debouncing_inst/contador_antirebotes_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[27]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    debouncing_inst/contador_antirebotes_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[26]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    debouncing_inst/contador_antirebotes_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    debouncing_inst/contador_antirebotes_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    debouncing_inst/contador_antirebotes_reg[29]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y34    debouncing_inst/FSM_onehot_actual_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y32    debouncing_inst/FSM_onehot_actual_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    debouncing_inst1/contador_antirebotes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    debouncing_inst1/contador_antirebotes_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    debouncing_inst1/contador_antirebotes_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    debouncing_inst1/contador_antirebotes_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y24    debouncing_inst1/contador_antirebotes_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    debouncing_inst1/contador_antirebotes_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.364ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.456ns (14.473%)  route 2.695ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.695     8.303    fifo_inst/Q[0]
    SLICE_X5Y20          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[0]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.667    fifo_inst/FIFO_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.456ns (14.473%)  route 2.695ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.695     8.303    fifo_inst/Q[0]
    SLICE_X5Y20          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.667    fifo_inst/FIFO_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.456ns (14.473%)  route 2.695ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.695     8.303    fifo_inst/Q[0]
    SLICE_X5Y20          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.667    fifo_inst/FIFO_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.456ns (14.473%)  route 2.695ns (85.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.695     8.303    fifo_inst/Q[0]
    SLICE_X5Y20          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.506    14.847    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y20          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y20          FDCE (Recov_fdce_C_CLR)     -0.405    14.667    fifo_inst/FIFO_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.456ns (15.087%)  route 2.567ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.567     8.175    fifo_inst/Q[0]
    SLICE_X5Y22          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.503    14.844    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[10]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.664    fifo_inst/FIFO_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.456ns (15.087%)  route 2.567ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.567     8.175    fifo_inst/Q[0]
    SLICE_X5Y22          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.503    14.844    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[11]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.664    fifo_inst/FIFO_COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.456ns (15.087%)  route 2.567ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.567     8.175    fifo_inst/Q[0]
    SLICE_X5Y22          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.503    14.844    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.664    fifo_inst/FIFO_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.456ns (15.087%)  route 2.567ns (84.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.567     8.175    fifo_inst/Q[0]
    SLICE_X5Y22          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.503    14.844    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y22          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[9]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y22          FDCE (Recov_fdce_C_CLR)     -0.405    14.664    fifo_inst/FIFO_COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.175    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.456ns (15.289%)  route 2.526ns (84.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.526     8.135    fifo_inst/Q[0]
    SLICE_X5Y21          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.505    14.846    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    fifo_inst/FIFO_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.531    

Slack (MET) :             6.531ns  (required time - arrival time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_COUNT_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.456ns (15.289%)  route 2.526ns (84.711%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.631     5.152    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         2.526     8.135    fifo_inst/Q[0]
    SLICE_X5Y21          FDCE                                         f  fifo_inst/FIFO_COUNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         1.505    14.846    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  fifo_inst/FIFO_COUNT_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X5Y21          FDCE (Recov_fdce_C_CLR)     -0.405    14.666    fifo_inst/FIFO_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.135    
  -------------------------------------------------------------------
                         slack                                  6.531    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.281     1.896    fifo_inst/Q[0]
    SLICE_X5Y33          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.857     1.984    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[26]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fifo_inst/WRITE_POINTER_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.281     1.896    fifo_inst/Q[0]
    SLICE_X5Y33          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.857     1.984    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[27]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fifo_inst/WRITE_POINTER_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.426%)  route 0.281ns (66.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.281     1.896    fifo_inst/Q[0]
    SLICE_X5Y33          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.857     1.984    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y33          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[28]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X5Y33          FDCE (Remov_fdce_C_CLR)     -0.092     1.414    fifo_inst/WRITE_POINTER_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.669%)  route 0.334ns (70.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.334     1.949    fifo_inst/Q[0]
    SLICE_X5Y34          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[25]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fifo_inst/WRITE_POINTER_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.669%)  route 0.334ns (70.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.334     1.949    fifo_inst/Q[0]
    SLICE_X5Y34          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[29]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fifo_inst/WRITE_POINTER_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.669%)  route 0.334ns (70.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.334     1.949    fifo_inst/Q[0]
    SLICE_X5Y34          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[30]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fifo_inst/WRITE_POINTER_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.669%)  route 0.334ns (70.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.334     1.949    fifo_inst/Q[0]
    SLICE_X5Y34          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.858     1.985    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y34          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[31]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X5Y34          FDCE (Remov_fdce_C_CLR)     -0.092     1.415    fifo_inst/WRITE_POINTER_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/FIFO_FULL_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.212%)  route 0.311ns (68.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.311     1.926    fifo_inst/Q[0]
    SLICE_X3Y25          FDCE                                         f  fifo_inst/FIFO_FULL_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.850     1.977    fifo_inst/CLK_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  fifo_inst/FIFO_FULL_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X3Y25          FDCE (Remov_fdce_C_CLR)     -0.092     1.386    fifo_inst/FIFO_FULL_reg
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.107%)  route 0.343ns (70.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.343     1.959    fifo_inst/Q[0]
    SLICE_X5Y30          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[13]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/WRITE_POINTER_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 debouncing_inst/FSM_onehot_actual_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_inst/WRITE_POINTER_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.107%)  route 0.343ns (70.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.591     1.474    debouncing_inst/CLK_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  debouncing_inst/FSM_onehot_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  debouncing_inst/FSM_onehot_actual_reg[2]/Q
                         net (fo=166, routed)         0.343     1.959    fifo_inst/Q[0]
    SLICE_X5Y30          FDCE                                         f  fifo_inst/WRITE_POINTER_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=246, routed)         0.854     1.981    fifo_inst/CLK_IBUF_BUFG
    SLICE_X5Y30          FDCE                                         r  fifo_inst/WRITE_POINTER_reg[14]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X5Y30          FDCE (Remov_fdce_C_CLR)     -0.092     1.411    fifo_inst/WRITE_POINTER_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.547    





