Vivado Simulator 2018.3
Time resolution is 1 ps
Block Memory Generator module logic_intb.in_module.design_1_i.blk_mem_gen_0.inst.native_mem_mapped_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
