// Seed: 613234432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri0 id_1;
  parameter id_6 = 1;
  wire module_0;
  ;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd7
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  inout wire id_4;
  output wire id_3;
  output wor id_2;
  output wire _id_1;
  logic [-1 : id_1] id_6;
  ;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = {'d0{id_5[1] - 1}} ? 1 : id_6;
  assign id_2 = id_6 == -1;
endmodule
