Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Apr 16 18:22:36 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     60.326        0.000                      0                18932        0.059        0.000                      0                18932        3.000        0.000                       0                  9368  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       60.326        0.000                      0                18900        0.059        0.000                      0                18900       49.020        0.000                       0                  9364  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       95.061        0.000                      0                   32        0.948        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       60.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.326ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.520ns  (logic 4.396ns (11.124%)  route 35.124ns (88.876%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.785    38.438    u_PC/zero
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    38.562 r  u_PC/pc[20]_i_1/O
                         net (fo=1, routed)           0.000    38.562    u_PC/p_0_in[20]
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.440    98.445    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[20]/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.029    98.888    u_PC/pc_reg[20]
  -------------------------------------------------------------------
                         required time                         98.888    
                         arrival time                         -38.562    
  -------------------------------------------------------------------
                         slack                                 60.326    

Slack (MET) :             60.327ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.522ns  (logic 4.396ns (11.123%)  route 35.126ns (88.877%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.787    38.440    u_PC/zero
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    38.564 r  u_PC/pc[27]_i_1/O
                         net (fo=1, routed)           0.000    38.564    u_PC/p_0_in[27]
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.440    98.445    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[27]/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.032    98.891    u_PC/pc_reg[27]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                         -38.564    
  -------------------------------------------------------------------
                         slack                                 60.327    

Slack (MET) :             60.328ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.520ns  (logic 4.396ns (11.124%)  route 35.124ns (88.876%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.785    38.438    u_PC/zero
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    38.562 r  u_PC/pc[23]_i_1/O
                         net (fo=1, routed)           0.000    38.562    u_PC/p_0_in[23]
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.440    98.445    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[23]/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.031    98.890    u_PC/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -38.562    
  -------------------------------------------------------------------
                         slack                                 60.328    

Slack (MET) :             60.329ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.519ns  (logic 4.396ns (11.124%)  route 35.123ns (88.876%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 98.445 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.784    38.437    u_PC/zero
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    38.561 r  u_PC/pc[21]_i_1/O
                         net (fo=1, routed)           0.000    38.561    u_PC/p_0_in[21]
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.440    98.445    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[21]/C
                         clock pessimism              0.564    99.008    
                         clock uncertainty           -0.149    98.859    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.031    98.890    u_PC/pc_reg[21]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -38.561    
  -------------------------------------------------------------------
                         slack                                 60.329    

Slack (MET) :             60.465ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.385ns  (logic 4.396ns (11.162%)  route 34.989ns (88.838%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.650    38.304    u_PC/zero
    SLICE_X36Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.428 r  u_PC/pc[30]_i_1/O
                         net (fo=1, routed)           0.000    38.428    u_PC/p_0_in[30]
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.442    98.447    u_PC/clk
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[30]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.032    98.893    u_PC/pc_reg[30]
  -------------------------------------------------------------------
                         required time                         98.893    
                         arrival time                         -38.428    
  -------------------------------------------------------------------
                         slack                                 60.465    

Slack (MET) :             60.466ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.384ns  (logic 4.396ns (11.162%)  route 34.988ns (88.838%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 98.447 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.649    38.302    u_PC/zero
    SLICE_X36Y38         LUT6 (Prop_lut6_I4_O)        0.124    38.426 r  u_PC/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    38.426    u_PC/p_0_in[25]
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.442    98.447    u_PC/clk
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[25]/C
                         clock pessimism              0.564    99.010    
                         clock uncertainty           -0.149    98.861    
    SLICE_X36Y38         FDCE (Setup_fdce_C_D)        0.031    98.892    u_PC/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         98.892    
                         arrival time                         -38.426    
  -------------------------------------------------------------------
                         slack                                 60.466    

Slack (MET) :             60.487ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.362ns  (logic 4.396ns (11.168%)  route 34.966ns (88.832%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 98.446 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.627    38.280    u_PC/zero
    SLICE_X37Y37         LUT6 (Prop_lut6_I4_O)        0.124    38.404 r  u_PC/pc[31]_i_1/O
                         net (fo=1, routed)           0.000    38.404    u_PC/p_0_in[31]
    SLICE_X37Y37         FDCE                                         r  u_PC/pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.441    98.446    u_PC/clk
    SLICE_X37Y37         FDCE                                         r  u_PC/pc_reg[31]/C
                         clock pessimism              0.564    99.009    
                         clock uncertainty           -0.149    98.860    
    SLICE_X37Y37         FDCE (Setup_fdce_C_D)        0.031    98.891    u_PC/pc_reg[31]
  -------------------------------------------------------------------
                         required time                         98.891    
                         arrival time                         -38.404    
  -------------------------------------------------------------------
                         slack                                 60.487    

Slack (MET) :             60.508ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.257ns  (logic 4.396ns (11.198%)  route 34.861ns (88.802%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.192    37.846    u_PC/zero
    SLICE_X39Y30         LUT6 (Prop_lut6_I4_O)        0.124    37.970 r  u_PC/pc[3]_i_1/O
                         net (fo=1, routed)           0.330    38.299    u_PC/p_0_in[3]
    SLICE_X39Y31         FDCE                                         r  u_PC/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.435    98.440    u_PC/clk
    SLICE_X39Y31         FDCE                                         r  u_PC/pc_reg[3]/C
                         clock pessimism              0.564    99.003    
                         clock uncertainty           -0.149    98.854    
    SLICE_X39Y31         FDCE (Setup_fdce_C_D)       -0.047    98.807    u_PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.807    
                         arrival time                         -38.299    
  -------------------------------------------------------------------
                         slack                                 60.508    

Slack (MET) :             60.541ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_regfile/registers_reg[11][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.139ns  (logic 4.043ns (10.330%)  route 35.096ns (89.670%))
  Logic Levels:           16  (LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=5 MUXF8=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 98.448 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         6.625    23.963    u_regfile/address2[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I2_O)        0.316    24.279 r  u_regfile/read_data2[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    24.279    u_regfile/read_data2[2]_INST_0_i_6_n_0
    SLICE_X37Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    24.524 r  u_regfile/read_data2[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.643    25.167    u_regfile/read_data2[2]_INST_0_i_1_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I0_O)        0.298    25.465 r  u_regfile/read_data2[2]_INST_0/O
                         net (fo=3, routed)           0.785    26.250    read_data2[2]
    SLICE_X37Y30         LUT3 (Prop_lut3_I2_O)        0.150    26.400 r  u_ALU_i_30/O
                         net (fo=111, routed)         3.523    29.923    u_ALU/data_2_i[2]
    SLICE_X53Y37         LUT6 (Prop_lut6_I1_O)        0.326    30.249 r  u_ALU/alu_result_o[12]_INST_0_i_10/O
                         net (fo=3, routed)           1.032    31.281    u_ALU/alu_result_o[12]_INST_0_i_10_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I0_O)        0.124    31.405 r  u_ALU/alu_result_o[14]_INST_0_i_9/O
                         net (fo=2, routed)           0.834    32.239    u_ALU/alu_result_o[14]_INST_0_i_9_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I2_O)        0.124    32.363 r  u_ALU/alu_result_o[14]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    32.363    u_ALU/alu_result_o[14]_INST_0_i_6_n_0
    SLICE_X50Y34         MUXF7 (Prop_muxf7_I0_O)      0.209    32.572 r  u_ALU/alu_result_o[14]_INST_0_i_3/O
                         net (fo=1, routed)           1.177    33.749    u_ALU/alu_result_o[14]_INST_0_i_3_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.297    34.046 r  u_ALU/alu_result_o[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    34.046    u_ALU/alu_result_o[14]_INST_0_i_1_n_0
    SLICE_X46Y33         MUXF7 (Prop_muxf7_I0_O)      0.209    34.255 r  u_ALU/alu_result_o[14]_INST_0/O
                         net (fo=2, routed)           0.568    34.823    alu_result_o[14]
    SLICE_X48Y31         LUT4 (Prop_lut4_I0_O)        0.297    35.120 r  u_regfile_i_18/O
                         net (fo=31, routed)          3.061    38.182    u_regfile/write_data[14]
    SLICE_X31Y39         FDCE                                         r  u_regfile/registers_reg[11][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.443    98.448    u_regfile/clk
    SLICE_X31Y39         FDCE                                         r  u_regfile/registers_reg[11][14]/C
                         clock pessimism              0.492    98.939    
                         clock uncertainty           -0.149    98.790    
    SLICE_X31Y39         FDCE (Setup_fdce_C_D)       -0.067    98.723    u_regfile/registers_reg[11][14]
  -------------------------------------------------------------------
                         required time                         98.723    
                         arrival time                         -38.182    
  -------------------------------------------------------------------
                         slack                                 60.541    

Slack (MET) :             60.616ns  (required time - arrival time)
  Source:                 u_PC/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        39.154ns  (logic 4.396ns (11.228%)  route 34.758ns (88.772%))
  Logic Levels:           18  (CARRY4=3 LUT3=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.554    -0.958    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.502 r  u_PC/pc_reg[2]/Q
                         net (fo=1037, routed)       15.300    14.798    instr_mem/address[2]
    SLICE_X29Y120        MUXF7 (Prop_muxf7_S_O)       0.276    15.074 r  instr_mem/instruction[21]_INST_0_i_44/O
                         net (fo=1, routed)           0.000    15.074    instr_mem/instruction[21]_INST_0_i_44_n_0
    SLICE_X29Y120        MUXF8 (Prop_muxf8_I1_O)      0.094    15.168 r  instr_mem/instruction[21]_INST_0_i_17/O
                         net (fo=1, routed)           1.548    16.716    instr_mem/instruction[21]_INST_0_i_17_n_0
    SLICE_X26Y107        LUT6 (Prop_lut6_I3_O)        0.316    17.032 r  instr_mem/instruction[21]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.032    instr_mem/instruction[21]_INST_0_i_5_n_0
    SLICE_X26Y107        MUXF7 (Prop_muxf7_I0_O)      0.212    17.244 r  instr_mem/instruction[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    17.244    instr_mem/instruction[21]_INST_0_i_2_n_0
    SLICE_X26Y107        MUXF8 (Prop_muxf8_I1_O)      0.094    17.338 r  instr_mem/instruction[21]_INST_0/O
                         net (fo=257, routed)         9.807    27.145    u_regfile/address2[1]
    SLICE_X47Y32         LUT6 (Prop_lut6_I2_O)        0.316    27.461 r  u_regfile/read_data2[23]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    27.461    u_regfile/read_data2[23]_INST_0_i_5_n_0
    SLICE_X47Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    27.699 r  u_regfile/read_data2[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.875    28.574    u_regfile/read_data2[23]_INST_0_i_1_n_0
    SLICE_X48Y32         LUT6 (Prop_lut6_I0_O)        0.298    28.872 r  u_regfile/read_data2[23]_INST_0/O
                         net (fo=4, routed)           1.625    30.497    read_data2[23]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.152    30.649 r  u_ALU_i_9/O
                         net (fo=7, routed)           1.216    31.865    u_ALU/data_2_i[23]
    SLICE_X42Y37         LUT3 (Prop_lut3_I0_O)        0.326    32.191 r  u_ALU/alu_result_o[23]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.191    u_ALU/alu_result_o[23]_INST_0_i_9_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.567 r  u_ALU/alu_result_o[23]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.567    u_ALU/alu_result_o[23]_INST_0_i_4_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.684 r  u_ALU/alu_result_o[27]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.684    u_ALU/alu_result_o[27]_INST_0_i_4_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.007 f  u_ALU/alu_result_o[31]_INST_0_i_4/O[1]
                         net (fo=1, routed)           0.970    33.977    u_ALU/data0[29]
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.306    34.283 f  u_ALU/alu_result_o[29]_INST_0_i_1/O
                         net (fo=2, routed)           0.717    35.000    u_ALU/alu_result_o[29]_INST_0_i_1_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124    35.124 f  u_ALU/zero_o_INST_0_i_7/O
                         net (fo=1, routed)           0.297    35.421    u_ALU/zero_o_INST_0_i_7_n_0
    SLICE_X41Y37         LUT6 (Prop_lut6_I0_O)        0.124    35.545 r  u_ALU/zero_o_INST_0_i_3/O
                         net (fo=1, routed)           0.984    36.529    u_ALU/zero_o_INST_0_i_3_n_0
    SLICE_X48Y33         LUT6 (Prop_lut6_I2_O)        0.124    36.653 r  u_ALU/zero_o_INST_0/O
                         net (fo=33, routed)          1.039    37.693    u_PC/zero
    SLICE_X40Y30         LUT6 (Prop_lut6_I4_O)        0.124    37.817 r  u_PC/pc[1]_i_1/O
                         net (fo=1, routed)           0.379    38.196    u_PC/p_0_in[1]
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[1]/C
                         clock pessimism              0.602    99.042    
                         clock uncertainty           -0.149    98.893    
    SLICE_X40Y30         FDCE (Setup_fdce_C_D)       -0.081    98.812    u_PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.812    
                         arrival time                         -38.196    
  -------------------------------------------------------------------
                         slack                                 60.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[248][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.660%)  route 0.212ns (56.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X34Y59         FDCE                                         r  buffer_filler/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  buffer_filler/data_out_reg[19]/Q
                         net (fo=256, routed)         0.212    -0.247    instr_mem/load_inst[19]
    SLICE_X42Y60         FDCE                                         r  instr_mem/registers_reg[248][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.829    -0.861    instr_mem/clk
    SLICE_X42Y60         FDCE                                         r  instr_mem/registers_reg[248][19]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y60         FDCE (Hold_fdce_C_D)         0.052    -0.305    instr_mem/registers_reg[248][19]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 buffer_filler/shift_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_filler/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.807%)  route 0.219ns (57.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X34Y58         FDCE                                         r  buffer_filler/shift_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  buffer_filler/shift_reg_reg[13]/Q
                         net (fo=2, routed)           0.219    -0.239    buffer_filler/p_0_in[21]
    SLICE_X36Y58         FDCE                                         r  buffer_filler/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.861    buffer_filler/clk
    SLICE_X36Y58         FDCE                                         r  buffer_filler/shift_reg_reg[21]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.047    -0.310    buffer_filler/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RX/shift_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_filler/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.820%)  route 0.240ns (65.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    RX/clk
    SLICE_X35Y58         FDRE                                         r  RX/shift_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.494 r  RX/shift_buffer_reg[6]/Q
                         net (fo=3, routed)           0.240    -0.255    buffer_filler/data_in[6]
    SLICE_X36Y58         FDCE                                         r  buffer_filler/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.861    buffer_filler/clk
    SLICE_X36Y58         FDCE                                         r  buffer_filler/shift_reg_reg[6]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.018    -0.339    buffer_filler/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[246][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.623%)  route 0.272ns (62.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X34Y59         FDCE                                         r  buffer_filler/data_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  buffer_filler/data_out_reg[19]/Q
                         net (fo=256, routed)         0.272    -0.186    instr_mem/load_inst[19]
    SLICE_X43Y60         FDCE                                         r  instr_mem/registers_reg[246][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.829    -0.861    instr_mem/clk
    SLICE_X43Y60         FDCE                                         r  instr_mem/registers_reg[246][19]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X43Y60         FDCE (Hold_fdce_C_D)         0.070    -0.287    instr_mem/registers_reg[246][19]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[193][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.755%)  route 0.303ns (68.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X35Y57         FDCE                                         r  buffer_filler/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  buffer_filler/data_out_reg[1]/Q
                         net (fo=256, routed)         0.303    -0.178    instr_mem/load_inst[1]
    SLICE_X37Y59         FDCE                                         r  instr_mem/registers_reg[193][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.861    instr_mem/clk
    SLICE_X37Y59         FDCE                                         r  instr_mem/registers_reg[193][1]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X37Y59         FDCE (Hold_fdce_C_D)         0.066    -0.291    instr_mem/registers_reg[193][1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[241][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.417%)  route 0.286ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X34Y59         FDCE                                         r  buffer_filler/data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.458 r  buffer_filler/data_out_reg[11]/Q
                         net (fo=256, routed)         0.286    -0.172    instr_mem/load_inst[11]
    SLICE_X41Y65         FDCE                                         r  instr_mem/registers_reg[241][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.825    -0.865    instr_mem/clk
    SLICE_X41Y65         FDCE                                         r  instr_mem/registers_reg[241][11]/C
                         clock pessimism              0.503    -0.361    
    SLICE_X41Y65         FDCE (Hold_fdce_C_D)         0.070    -0.291    instr_mem/registers_reg[241][11]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[207][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.625%)  route 0.319ns (69.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X35Y57         FDCE                                         r  buffer_filler/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  buffer_filler/data_out_reg[1]/Q
                         net (fo=256, routed)         0.319    -0.162    instr_mem/load_inst[1]
    SLICE_X42Y61         FDCE                                         r  instr_mem/registers_reg[207][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.829    -0.861    instr_mem/clk
    SLICE_X42Y61         FDCE                                         r  instr_mem/registers_reg[207][1]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X42Y61         FDCE (Hold_fdce_C_D)         0.076    -0.281    instr_mem/registers_reg[207][1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[196][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.001%)  route 0.314ns (68.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X35Y57         FDCE                                         r  buffer_filler/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  buffer_filler/data_out_reg[1]/Q
                         net (fo=256, routed)         0.314    -0.167    instr_mem/load_inst[1]
    SLICE_X38Y61         FDCE                                         r  instr_mem/registers_reg[196][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.827    -0.862    instr_mem/clk
    SLICE_X38Y61         FDCE                                         r  instr_mem/registers_reg[196][1]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X38Y61         FDCE (Hold_fdce_C_D)         0.063    -0.295    instr_mem/registers_reg[196][1]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 buffer_filler/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            instr_mem/registers_reg[203][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.148ns (35.705%)  route 0.267ns (64.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    buffer_filler/clk
    SLICE_X34Y59         FDCE                                         r  buffer_filler/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y59         FDCE (Prop_fdce_C_Q)         0.148    -0.474 r  buffer_filler/data_out_reg[3]/Q
                         net (fo=256, routed)         0.267    -0.208    instr_mem/load_inst[3]
    SLICE_X37Y62         FDCE                                         r  instr_mem/registers_reg[203][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.825    -0.864    instr_mem/clk
    SLICE_X37Y62         FDCE                                         r  instr_mem/registers_reg[203][3]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X37Y62         FDCE (Hold_fdce_C_D)         0.023    -0.337    instr_mem/registers_reg[203][3]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 buffer_filler/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            buffer_filler/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.560    -0.621    buffer_filler/clk
    SLICE_X37Y57         FDCE                                         r  buffer_filler/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.480 r  buffer_filler/shift_reg_reg[12]/Q
                         net (fo=2, routed)           0.068    -0.412    buffer_filler/p_0_in[20]
    SLICE_X37Y57         FDCE                                         r  buffer_filler/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.861    buffer_filler/clk
    SLICE_X37Y57         FDCE                                         r  buffer_filler/shift_reg_reg[20]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X37Y57         FDCE (Hold_fdce_C_D)         0.075    -0.546    buffer_filler/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y12     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y12     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4      MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y4      MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y5      MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y5      MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y10     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y12     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y12     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y17     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y17     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y30     led_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y30     led_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     led_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     led_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y17     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X34Y17     MEMORY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y30     led_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y30     led_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X51Y31     led_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     led_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X52Y44     led_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.948ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.061ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.704ns (16.476%)  route 3.569ns (83.524%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          2.083     3.310    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  u_PC/pc_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.437    98.442    u_PC/clk
    SLICE_X40Y31         FDCE                                         r  u_PC/pc_reg[10]/C
                         clock pessimism              0.484    98.925    
                         clock uncertainty           -0.149    98.776    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    98.371    u_PC/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         98.371    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.061    

Slack (MET) :             95.061ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.704ns (16.476%)  route 3.569ns (83.524%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          2.083     3.310    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  u_PC/pc_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.437    98.442    u_PC/clk
    SLICE_X40Y31         FDCE                                         r  u_PC/pc_reg[11]/C
                         clock pessimism              0.484    98.925    
                         clock uncertainty           -0.149    98.776    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    98.371    u_PC/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         98.371    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.061    

Slack (MET) :             95.061ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.704ns (16.476%)  route 3.569ns (83.524%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 98.442 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          2.083     3.310    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y31         FDCE                                         f  u_PC/pc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.437    98.442    u_PC/clk
    SLICE_X40Y31         FDCE                                         r  u_PC/pc_reg[5]/C
                         clock pessimism              0.484    98.925    
                         clock uncertainty           -0.149    98.776    
    SLICE_X40Y31         FDCE (Recov_fdce_C_CLR)     -0.405    98.371    u_PC/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         98.371    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                 95.061    

Slack (MET) :             95.233ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.704ns (17.170%)  route 3.396ns (82.830%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.911     3.137    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y30         FDCE                                         f  u_PC/pc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[0]/C
                         clock pessimism              0.484    98.924    
                         clock uncertainty           -0.149    98.775    
    SLICE_X40Y30         FDCE (Recov_fdce_C_CLR)     -0.405    98.370    u_PC/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 95.233    

Slack (MET) :             95.233ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.704ns (17.170%)  route 3.396ns (82.830%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.911     3.137    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y30         FDCE                                         f  u_PC/pc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[1]/C
                         clock pessimism              0.484    98.924    
                         clock uncertainty           -0.149    98.775    
    SLICE_X40Y30         FDCE (Recov_fdce_C_CLR)     -0.405    98.370    u_PC/pc_reg[1]
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 95.233    

Slack (MET) :             95.233ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.704ns (17.170%)  route 3.396ns (82.830%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.911     3.137    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y30         FDCE                                         f  u_PC/pc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[2]/C
                         clock pessimism              0.484    98.924    
                         clock uncertainty           -0.149    98.775    
    SLICE_X40Y30         FDCE (Recov_fdce_C_CLR)     -0.405    98.370    u_PC/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 95.233    

Slack (MET) :             95.233ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.704ns (17.170%)  route 3.396ns (82.830%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.911     3.137    u_PC/pc[31]_i_2_n_0
    SLICE_X40Y30         FDCE                                         f  u_PC/pc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X40Y30         FDCE                                         r  u_PC/pc_reg[4]/C
                         clock pessimism              0.484    98.924    
                         clock uncertainty           -0.149    98.775    
    SLICE_X40Y30         FDCE (Recov_fdce_C_CLR)     -0.405    98.370    u_PC/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                          -3.137    
  -------------------------------------------------------------------
                         slack                                 95.233    

Slack (MET) :             95.237ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.704ns (17.188%)  route 3.392ns (82.812%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 98.441 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.906     3.133    u_PC/pc[31]_i_2_n_0
    SLICE_X41Y30         FDCE                                         f  u_PC/pc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.436    98.441    u_PC/clk
    SLICE_X41Y30         FDCE                                         r  u_PC/pc_reg[6]/C
                         clock pessimism              0.484    98.924    
                         clock uncertainty           -0.149    98.775    
    SLICE_X41Y30         FDCE (Recov_fdce_C_CLR)     -0.405    98.370    u_PC/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         98.370    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                 95.237    

Slack (MET) :             95.398ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.894%)  route 3.230ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.745     2.971    u_PC/pc[31]_i_2_n_0
    SLICE_X39Y31         FDCE                                         f  u_PC/pc_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.435    98.440    u_PC/clk
    SLICE_X39Y31         FDCE                                         r  u_PC/pc_reg[15]/C
                         clock pessimism              0.484    98.923    
                         clock uncertainty           -0.149    98.774    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    98.369    u_PC/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                 95.398    

Slack (MET) :             95.398ns  (required time - arrival time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.704ns (17.894%)  route 3.230ns (82.106%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 98.440 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.549    -0.963    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.456    -0.507 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           1.206     0.700    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     0.824 r  u_PC_i_1/O
                         net (fo=1, routed)           0.279     1.103    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     1.227 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          1.745     2.971    u_PC/pc[31]_i_2_n_0
    SLICE_X39Y31         FDCE                                         f  u_PC/pc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.435    98.440    u_PC/clk
    SLICE_X39Y31         FDCE                                         r  u_PC/pc_reg[3]/C
                         clock pessimism              0.484    98.923    
                         clock uncertainty           -0.149    98.774    
    SLICE_X39Y31         FDCE (Recov_fdce_C_CLR)     -0.405    98.369    u_PC/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         98.369    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                 95.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.231ns (20.514%)  route 0.895ns (79.486%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.329     0.503    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y37         FDCE                                         f  u_PC/pc_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    u_PC/clk
    SLICE_X37Y37         FDCE                                         r  u_PC/pc_reg[28]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    u_PC/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.231ns (20.514%)  route 0.895ns (79.486%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.329     0.503    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y37         FDCE                                         f  u_PC/pc_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    u_PC/clk
    SLICE_X37Y37         FDCE                                         r  u_PC/pc_reg[29]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    u_PC/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.948ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.231ns (20.514%)  route 0.895ns (79.486%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.329     0.503    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y37         FDCE                                         f  u_PC/pc_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    u_PC/clk
    SLICE_X37Y37         FDCE                                         r  u_PC/pc_reg[31]/C
                         clock pessimism              0.508    -0.353    
    SLICE_X37Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.445    u_PC/pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.231ns (20.363%)  route 0.903ns (79.637%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.337     0.511    u_PC/pc[31]_i_2_n_0
    SLICE_X36Y38         FDCE                                         f  u_PC/pc_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.830    -0.860    u_PC/clk
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[24]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    u_PC/pc_reg[24]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.231ns (20.363%)  route 0.903ns (79.637%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.337     0.511    u_PC/pc[31]_i_2_n_0
    SLICE_X36Y38         FDCE                                         f  u_PC/pc_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.830    -0.860    u_PC/clk
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[25]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    u_PC/pc_reg[25]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.231ns (20.363%)  route 0.903ns (79.637%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.337     0.511    u_PC/pc[31]_i_2_n_0
    SLICE_X36Y38         FDCE                                         f  u_PC/pc_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.830    -0.860    u_PC/clk
    SLICE_X36Y38         FDCE                                         r  u_PC/pc_reg[30]/C
                         clock pessimism              0.508    -0.351    
    SLICE_X36Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.443    u_PC/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.231ns (19.415%)  route 0.959ns (80.585%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.392     0.567    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y36         FDCE                                         f  u_PC/pc_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.827    -0.863    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[20]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    u_PC/pc_reg[20]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.231ns (19.415%)  route 0.959ns (80.585%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.392     0.567    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y36         FDCE                                         f  u_PC/pc_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.827    -0.863    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[21]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    u_PC/pc_reg[21]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.231ns (19.415%)  route 0.959ns (80.585%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.392     0.567    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y36         FDCE                                         f  u_PC/pc_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.827    -0.863    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[23]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    u_PC/pc_reg[23]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (arrival time - required time)
  Source:                 instr_mem/load_done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_PC/pc_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.231ns (19.415%)  route 0.959ns (80.585%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.558    -0.623    instr_mem/clk
    SLICE_X39Y62         FDCE                                         r  instr_mem/load_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  instr_mem/load_done_reg/Q
                         net (fo=2, routed)           0.469    -0.013    load_done
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.032 r  u_PC_i_1/O
                         net (fo=1, routed)           0.097     0.129    u_PC/rst_n
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.174 f  u_PC/pc[31]_i_2/O
                         net (fo=32, routed)          0.392     0.567    u_PC/pc[31]_i_2_n_0
    SLICE_X37Y36         FDCE                                         f  u_PC/pc_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.827    -0.863    u_PC/clk
    SLICE_X37Y36         FDCE                                         r  u_PC/pc_reg[27]/C
                         clock pessimism              0.508    -0.354    
    SLICE_X37Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.446    u_PC/pc_reg[27]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                           0.567    
  -------------------------------------------------------------------
                         slack                                  1.013    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.115ns (51.367%)  route 3.896ns (48.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.565    -0.947    clk_10MHz
    SLICE_X33Y44         FDCE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.528 r  led_reg[15]/Q
                         net (fo=1, routed)           3.896     3.369    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.696     7.065 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.065    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.911ns  (logic 3.962ns (50.086%)  route 3.949ns (49.914%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.560    -0.952    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.496 r  led_reg[6]/Q
                         net (fo=1, routed)           3.949     3.453    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     6.959 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.959    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.584ns  (logic 3.960ns (52.219%)  route 3.623ns (47.781%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.556    -0.956    clk_10MHz
    SLICE_X47Y31         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.500 r  led_reg[8]/Q
                         net (fo=1, routed)           3.623     3.124    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504     6.628 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.628    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 4.156ns (56.662%)  route 3.179ns (43.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.571    -0.941    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDCE (Prop_fdce_C_Q)         0.478    -0.463 r  led_reg[13]/Q
                         net (fo=1, routed)           3.179     2.717    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.678     6.395 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.395    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 3.971ns (54.661%)  route 3.294ns (45.339%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.565    -0.947    clk_10MHz
    SLICE_X33Y44         FDCE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.491 r  led_reg[14]/Q
                         net (fo=1, routed)           3.294     2.804    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.319 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.319    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.036ns (56.143%)  route 3.153ns (43.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.571    -0.941    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDCE (Prop_fdce_C_Q)         0.518    -0.423 r  led_reg[12]/Q
                         net (fo=1, routed)           3.153     2.730    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     6.248 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.248    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 4.092ns (57.285%)  route 3.051ns (42.715%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.560    -0.952    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.419    -0.533 r  led_reg[7]/Q
                         net (fo=1, routed)           3.051     2.518    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.673     6.191 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.191    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 3.961ns (55.814%)  route 3.136ns (44.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.552    -0.960    clk_10MHz
    SLICE_X35Y30         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.504 r  led_reg[0]/Q
                         net (fo=1, routed)           3.136     2.632    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.137 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.137    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.008ns  (logic 4.105ns (58.586%)  route 2.902ns (41.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.556    -0.956    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  led_reg[5]/Q
                         net (fo=1, routed)           2.902     2.366    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.686     6.052 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.052    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 4.103ns (58.877%)  route 2.866ns (41.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.556    -0.956    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.537 r  led_reg[3]/Q
                         net (fo=1, routed)           2.866     2.329    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.684     6.013 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.013    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.387ns (70.308%)  route 0.586ns (29.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  led_reg[11]/Q
                         net (fo=1, routed)           0.586     0.091    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.259     1.350 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.350    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.367ns (68.003%)  route 0.643ns (31.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.481 r  led_reg[10]/Q
                         net (fo=1, routed)           0.643     0.162    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.388 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.388    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.391ns (63.344%)  route 0.805ns (36.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.557    -0.624    clk_10MHz
    SLICE_X47Y31         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  led_reg[9]/Q
                         net (fo=1, routed)           0.805     0.309    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.263     1.572 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.572    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.397ns (60.673%)  route 0.905ns (39.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.557    -0.624    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  led_reg[5]/Q
                         net (fo=1, routed)           0.905     0.409    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.269     1.677 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.677    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.351ns (58.208%)  route 0.970ns (41.792%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.557    -0.624    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  led_reg[4]/Q
                         net (fo=1, routed)           0.970     0.486    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.696 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.696    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.343ns (57.778%)  route 0.981ns (42.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.557    -0.624    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.483 r  led_reg[2]/Q
                         net (fo=1, routed)           0.981     0.498    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.700 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.700    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.330ns  (logic 1.383ns (59.355%)  route 0.947ns (40.645%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.559    -0.622    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y31         FDCE (Prop_fdce_C_Q)         0.128    -0.494 r  led_reg[7]/Q
                         net (fo=1, routed)           0.947     0.453    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.707 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.707    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.413ns (60.146%)  route 0.936ns (39.854%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.554    -0.627    clk_10MHz
    SLICE_X35Y30         FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.128    -0.499 r  led_reg[1]/Q
                         net (fo=1, routed)           0.936     0.437    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.285     1.721 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.721    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.392ns (59.293%)  route 0.956ns (40.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.557    -0.624    clk_10MHz
    SLICE_X32Y32         FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_fdce_C_Q)         0.128    -0.496 r  led_reg[3]/Q
                         net (fo=1, routed)           0.956     0.459    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.264     1.723 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.723    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.376ns  (logic 1.347ns (56.677%)  route 1.030ns (43.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.554    -0.627    clk_10MHz
    SLICE_X35Y30         FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.486 r  led_reg[0]/Q
                         net (fo=1, routed)           1.030     0.543    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.749 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.749    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          9350 Endpoints
Min Delay          9350 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[128][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.450ns  (logic 1.900ns (5.074%)  route 35.550ns (94.926%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.235    37.450    instr_mem/load_done_i_2_n_0
    SLICE_X8Y83          FDCE                                         f  instr_mem/registers_reg[128][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.433    -1.563    instr_mem/clk
    SLICE_X8Y83          FDCE                                         r  instr_mem/registers_reg[128][23]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[128][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.450ns  (logic 1.900ns (5.074%)  route 35.550ns (94.926%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.235    37.450    instr_mem/load_done_i_2_n_0
    SLICE_X8Y83          FDCE                                         f  instr_mem/registers_reg[128][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.433    -1.563    instr_mem/clk
    SLICE_X8Y83          FDCE                                         r  instr_mem/registers_reg[128][27]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[129][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.450ns  (logic 1.900ns (5.074%)  route 35.550ns (94.926%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.235    37.450    instr_mem/load_done_i_2_n_0
    SLICE_X9Y83          FDCE                                         f  instr_mem/registers_reg[129][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.433    -1.563    instr_mem/clk
    SLICE_X9Y83          FDCE                                         r  instr_mem/registers_reg[129][23]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[129][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.450ns  (logic 1.900ns (5.074%)  route 35.550ns (94.926%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.235    37.450    instr_mem/load_done_i_2_n_0
    SLICE_X9Y83          FDCE                                         f  instr_mem/registers_reg[129][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.433    -1.563    instr_mem/clk
    SLICE_X9Y83          FDCE                                         r  instr_mem/registers_reg[129][27]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[133][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.305ns  (logic 1.900ns (5.094%)  route 35.404ns (94.906%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.089    37.305    instr_mem/load_done_i_2_n_0
    SLICE_X8Y82          FDCE                                         f  instr_mem/registers_reg[133][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.432    -1.564    instr_mem/clk
    SLICE_X8Y82          FDCE                                         r  instr_mem/registers_reg[133][23]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[133][27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.305ns  (logic 1.900ns (5.094%)  route 35.404ns (94.906%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.089    37.305    instr_mem/load_done_i_2_n_0
    SLICE_X8Y82          FDCE                                         f  instr_mem/registers_reg[133][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.432    -1.564    instr_mem/clk
    SLICE_X8Y82          FDCE                                         r  instr_mem/registers_reg[133][27]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[84][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.305ns  (logic 1.900ns (5.094%)  route 35.404ns (94.906%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.089    37.305    instr_mem/load_done_i_2_n_0
    SLICE_X9Y82          FDCE                                         f  instr_mem/registers_reg[84][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.432    -1.564    instr_mem/clk
    SLICE_X9Y82          FDCE                                         r  instr_mem/registers_reg[84][0]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[84][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.305ns  (logic 1.900ns (5.094%)  route 35.404ns (94.906%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.089    37.305    instr_mem/load_done_i_2_n_0
    SLICE_X9Y82          FDCE                                         f  instr_mem/registers_reg[84][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.432    -1.564    instr_mem/clk
    SLICE_X9Y82          FDCE                                         r  instr_mem/registers_reg[84][31]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[84][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.305ns  (logic 1.900ns (5.094%)  route 35.404ns (94.906%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.564ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       32.089    37.305    instr_mem/load_done_i_2_n_0
    SLICE_X9Y82          FDCE                                         f  instr_mem/registers_reg[84][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.432    -1.564    instr_mem/clk
    SLICE_X9Y82          FDCE                                         r  instr_mem/registers_reg[84][4]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            instr_mem/registers_reg[10][23]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        37.149ns  (logic 1.900ns (5.115%)  route 35.249ns (94.885%))
  Logic Levels:           3  (IBUF=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -1.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           2.385     3.841    sw_IBUF[15]
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.118     3.959 r  buffer_filler_i_1/O
                         net (fo=3, routed)           0.930     4.890    instr_mem/rst_n
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.326     5.216 f  instr_mem/load_done_i_2/O
                         net (fo=8204, routed)       31.933    37.149    instr_mem/load_done_i_2_n_0
    SLICE_X8Y81          FDCE                                         f  instr_mem/registers_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        1.430    -1.566    instr_mem/clk
    SLICE_X8Y81          FDCE                                         r  instr_mem/registers_reg[10][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.268ns (32.027%)  route 0.569ns (67.973%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.569     0.793    sw_IBUF[14]
    SLICE_X52Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.838 r  led[12]_i_1/O
                         net (fo=1, routed)           0.000     0.838    led[12]_i_1_n_0
    SLICE_X52Y44         FDCE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.837    -0.853    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[12]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.271ns (32.270%)  route 0.569ns (67.731%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.569     0.793    sw_IBUF[14]
    SLICE_X52Y44         LUT3 (Prop_lut3_I1_O)        0.048     0.841 r  led[13]_i_1/O
                         net (fo=1, routed)           0.000     0.841    led[13]_i_1_n_0
    SLICE_X52Y44         FDCE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.837    -0.853    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.265ns (22.191%)  route 0.930ns (77.809%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.930     1.153    sw_IBUF[14]
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.042     1.195 r  led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.195    led[11]_i_1_n_0
    SLICE_X51Y31         FDCE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[11]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.268ns (22.386%)  route 0.930ns (77.614%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.930     1.153    sw_IBUF[14]
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.198 r  led[10]_i_1/O
                         net (fo=1, routed)           0.000     1.198    led[10]_i_1_n_0
    SLICE_X51Y31         FDCE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[10]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.266ns (22.219%)  route 0.932ns (77.781%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.932     1.155    sw_IBUF[14]
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.043     1.198 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.198    led[7]_i_1_n_0
    SLICE_X51Y31         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.268ns (22.349%)  route 0.932ns (77.651%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          0.932     1.155    sw_IBUF[14]
    SLICE_X51Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.200 r  led[6]_i_1/O
                         net (fo=1, routed)           0.000     1.200    led[6]_i_1_n_0
    SLICE_X51Y31         FDCE                                         r  led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.828    -0.862    clk_10MHz
    SLICE_X51Y31         FDCE                                         r  led_reg[6]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.268ns (20.220%)  route 1.059ns (79.781%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          1.059     1.282    sw_IBUF[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.045     1.327 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     1.327    led[8]_i_1_n_0
    SLICE_X47Y31         FDCE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.825    -0.865    clk_10MHz
    SLICE_X47Y31         FDCE                                         r  led_reg[8]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.271ns (20.399%)  route 1.059ns (79.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          1.059     1.282    sw_IBUF[14]
    SLICE_X47Y31         LUT3 (Prop_lut3_I1_O)        0.048     1.330 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     1.330    led[9]_i_1_n_0
    SLICE_X47Y31         FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.825    -0.865    clk_10MHz
    SLICE_X47Y31         FDCE                                         r  led_reg[9]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.269ns (18.964%)  route 1.151ns (81.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           0.891     1.115    sw_IBUF[15]
    SLICE_X53Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.160 f  clk_wiz_i_1/O
                         net (fo=16, routed)          0.260     1.420    clk_wiz_i_1_n_0
    SLICE_X52Y44         FDCE                                         f  led_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.837    -0.853    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[12]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            led_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.269ns (18.964%)  route 1.151ns (81.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=5, routed)           0.891     1.115    sw_IBUF[15]
    SLICE_X53Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.160 f  clk_wiz_i_1/O
                         net (fo=16, routed)          0.260     1.420    clk_wiz_i_1_n_0
    SLICE_X52Y44         FDCE                                         f  led_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=9362, routed)        0.837    -0.853    clk_10MHz
    SLICE_X52Y44         FDCE                                         r  led_reg[13]/C





