# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
SHELL=/bin/bash
RDI_APPROOT=/opt/Xilinx/Vitis/2021.2
RDI_JAVA_PLATFORM=
LANGUAGE=en_US:en
MAKE_TERMOUT=/dev/pts/2
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
SEC=4
RDI_BINROOT=/opt/Xilinx/Vitis/2021.2/bin
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.2
RDI_OPT_EXT=.o
RDI_INSTALLVER=2021.2
RDI_INSTALLROOT=/opt/Xilinx
RDI_PATCHROOT=
XILINX_XRT=/opt/xilinx/xrt
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o
PWD=/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation
LOGNAME=xcarril
XDG_SESSION_TYPE=tty
_RDI_DONT_SET_XILINX_AS_PATH=True
MANPATH=/opt/slurm/22.05.3/share/man
MAKEOVERRIDES=${-*-command-variables-*-}
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.2/bin
XILINX_DSP=
MOTD_SHOWN=pam
HOME=/home/xcarril
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
LANG=en_US.UTF-8
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.2
LC_TERMINAL=iTerm2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=/opt/flexlm/license/
RDI_PROG=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
SSH_CONNECTION=192.168.0.1 53522 192.168.0.16 22
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/base_tcl/tcl
MFLAGS=
XILINX_SDK=/opt/Xilinx/Vitis/2021.2
LESSCLOSE=/usr/bin/lesspipe %s %s
XDG_SESSION_CLASS=user
MAKEFLAGS= -- SEC=4 TARGET=hw
PYTHONPATH=/opt/xilinx/xrt/python:
TERM=xterm-256color
LESSOPEN=| /usr/bin/lesspipe %s
USER=xcarril
MAKE_TERMERR=/dev/pts/2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.2
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/opt/Xilinx/Vitis/2021.2/data
LC_TERMINAL_VERSION=3.4.20
SHLVL=3
MAKELEVEL=1
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.2
XIL_CHECK_TCL_DEBUG=False
XDG_SESSION_ID=1429
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib/:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/lib//server:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu/20:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.2/lib/lnx64.o:/opt/Xilinx/Vitis/2021.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/run/user/10330
SSH_CLIENT=192.168.0.1 53522 22
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.2/tps/tcl/tcl8.5
LC_ALL=en_US.UTF-8
PATH=/opt/Xilinx/Vivado/2021.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/jre11.0.11_9/bin:/opt/Xilinx/Vitis_HLS/2021.2/bin:/opt/Xilinx/Vivado/2021.2/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2021.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2021.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2021.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2021.2/aietools/bin:/opt/xilinx/xrt/bin:/home/xcarril/qdma_drivers_linux/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/usr/games:/usr/local/games:/snap/bin:/opt/slurm/22.05.3/bin:/opt/slurm/22.05.3/sbin:/home/tools/riscv_vector_toolchain/rvv-0.7.1/bin/
RT_LIBPATH=/opt/Xilinx/Vitis/2021.2/scripts/rt/data
HDI_APPROOT=/opt/Xilinx/Vitis/2021.2
DBUS_SESSION_BUS_ADDRESS=unix:path=/run/user/10330/bus
RDI_PLATFORM=lnx64
MYVIVADO=
SSH_TTY=/dev/pts/2
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.2/tps/isl
XILINX_VITIS=/opt/Xilinx/Vitis/2021.2
OLDPWD=/opt/Xilinx/Vitis/2021.2/bin
TARGET=hw
_=/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=42297
XILINX_CD_SESSION=e03d1a03-491a-4155-859d-2a494d237eb5
XILINX_RS_PORT=42731
XILINX_RS_SESSION=4fa6841b-e360-47a5-a0c3-354bd2a10d37


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.2/bin/unwrapped/lnx64.o/v++ --platform xilinx_u280_xdma_201920_3 --target hw --temp_dir xout/hw.4/.temps --config config.cfg -Ixinclude -DKYBER_K=4 -l -o xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin xout/hw.4/xobj/k_kem_enc.hw.4.xo 

FINAL PROGRAM OPTIONS
--config config.cfg
--connectivity.sp k_kem_enc_1.m_axi_gmemct:HBM[0]
--connectivity.sp k_kem_enc_1.m_axi_gmemss:HBM[1]
--connectivity.sp k_kem_enc_1.m_axi_gmembuf:HBM[2]
--connectivity.sp k_kem_enc_1.m_axi_gmempk:HBM[3]
--define KYBER_K=4
--include xinclude
--input_files xout/hw.4/xobj/k_kem_enc.hw.4.xo
--link
--optimize 0
--output xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
--platform xilinx_u280_xdma_201920_3
--report_level 0
--target hw
--temp_dir xout/hw.4/.temps

PARSED COMMAND LINE OPTIONS
--platform xilinx_u280_xdma_201920_3 
--target hw 
--temp_dir xout/hw.4/.temps 
--config config.cfg 
-Ixinclude 
-DKYBER_K=4 
-l 
-o xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin 
xout/hw.4/xobj/k_kem_enc.hw.4.xo 

PARSED CONFIG FILE (1) OPTIONS
file: config.cfg
connectivity.sp k_kem_enc_1.m_axi_gmemct:HBM[0] 
connectivity.sp k_kem_enc_1.m_axi_gmemss:HBM[1] 
connectivity.sp k_kem_enc_1.m_axi_gmembuf:HBM[2] 
connectivity.sp k_kem_enc_1.m_axi_gmempk:HBM[3] 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 15 Sep 2023 11:01:35
------------------------------------------
V++ internal step: generating xclbin xml file
timestamp: 15 Sep 2023 11:01:38
output: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml
------------------------------------------
step: running system_link
timestamp: 15 Sep 2023 11:01:39
cmd: /opt/Xilinx/Vitis/2021.2/bin/system_link --xo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xobj/k_kem_enc.hw.4.xo --config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/sys_link
system_link status: success
------------------------------------------
step: running cf2sw
timestamp: 15 Sep 2023 11:01:55
cmd: /opt/Xilinx/Vitis/2021.2/bin/cf2sw -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/sdsl.dat -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/cf2sw.rtd -nofilter /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/cf2sw_full.rtd -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.xml -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.1.xml
cf2sw status: success
------------------------------------------
step: running rtd2_system_diagram
timestamp: 15 Sep 2023 11:01:58
cmd: rtd2SystemDiagram
rtd2_system_diagram status: success
------------------------------------------
step: running vpl
timestamp: 15 Sep 2023 11:01:58
cmd: /opt/Xilinx/Vitis/2021.2/bin/vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/.ipcache --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int --log_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link --report_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link --config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/vplConfig.ini -k /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link --no-info --iprepo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_enc_0_0 --messageDb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link/vpl.pb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/dr.bd.tcl
Vivado Log File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link/../vivado/vpl/vivado.log
file: vplConfig.ini
[advanced]
misc=report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
misc=report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
param=compiler.enablePerformanceTrace=1
param=compiler.vppCurrentWorkingDir=/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation
misc=BinaryName=k_kem_enc.hw.4
[connectivity]
nk=k_kem_enc:1:k_kem_enc_1
[vivado]
prop=run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}

FINAL PROGRAM OPTIONS
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}
--advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}
--advanced.misc BinaryName=k_kem_enc.hw.4
--advanced.param compiler.enablePerformanceTrace=1
--advanced.param compiler.vppCurrentWorkingDir=/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation
--config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/vplConfig.ini
--connectivity.nk k_kem_enc:1:k_kem_enc_1
--input_file /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/dr.bd.tcl
--iprepo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_enc_0_0
--kernels /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/kernel_info.dat
--log_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link
--messageDb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link/vpl.pb
--no-info
--output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int
--platform xilinx_u280_xdma_201920_3
--remote_ip_cache /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/.ipcache
--report_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link
--target hw
--temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link
--vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}
--webtalk_flag Vitis

PARSED COMMAND LINE OPTIONS
-t hw 
-f xilinx_u280_xdma_201920_3 
--remote_ip_cache /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/.ipcache 
--output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int 
--log_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/logs/link 
--report_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link 
--config /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/vplConfig.ini 
-k /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/kernel_info.dat 
--webtalk_flag Vitis 
--temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link 
--no-info 
--iprepo /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_kem_enc_0_0 
--messageDb /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/run_link/vpl.pb 
/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/dr.bd.tcl 

PARSED CONFIG FILE (1) OPTIONS
file: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/vplConfig.ini
advanced.misc report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10} 
advanced.misc report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10} 
advanced.param compiler.enablePerformanceTrace=1 
advanced.param compiler.vppCurrentWorkingDir=/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation 
advanced.misc BinaryName=k_kem_enc.hw.4 
connectivity.nk k_kem_enc:1:k_kem_enc_1 
vivado.prop run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high} 


   ------------------------------------------
   VPL internal step: generating ipirun.tcl for vivado
   timestamp: 15 Sep 2023 11:02:39
   -----------------------
   VPL internal step: source -notrace ./ipirun.tcl
   File: vpl.tcl:125
   Line computed from base: 122 offset: 3
   timestamp: 15 September 2023 11:02:47
   -----------------------
   VPL internal step: source scripts/_vivado_params.tcl
   File: vpl.tcl:140
   Line computed from base: 122 offset: 18
   timestamp: 15 September 2023 11:02:48
   -----------------------
  current step: vpl.create_project
   -----------------------
   VPL internal step: create_vivado_project
   Proc: ::ocl_util::create_vivado_project
   File: ocl_util.tcl:477
   timestamp: 15 September 2023 11:02:48
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_prelink.tcl
   File: vpl.tcl:1177
   timestamp: 15 September 2023 11:02:48
   -----------------------
   VPL internal step: create_project -part xcu280-fsvh2892-2L-e -force prj prj
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:787
   timestamp: 15 September 2023 11:02:48
   -----------------------
   VPL internal step: add_files .local/hw_platform/xilinx_u280_xdma_201920_3_bb_locked.dcp
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:822
   timestamp: 15 September 2023 11:02:52
   -----------------------
   VPL internal step: create_partition_def -name my_pd -module pfm_dynamic
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:828
   timestamp: 15 September 2023 11:02:52
   -----------------------
   VPL internal step: create_reconfig_module -name my_rm -partition_def [get_partition_defs my_pd ] -top pfm_dynamic
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:830
   timestamp: 15 September 2023 11:02:52
   -----------------------
   VPL internal step: create_pr_configuration -name config_1 -partitions [list pfm_top_i/dynamic_region:my_rm]
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:841
   timestamp: 15 September 2023 11:02:52
   -----------------------
  current step: vpl.create_bd
   -----------------------
   VPL internal step: update_ip_catalog
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2307
   timestamp: 15 September 2023 11:02:52
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/.ipcache
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2317
   timestamp: 15 September 2023 11:02:53
   -----------------------
   VPL internal step: import_files -norecurse .local/hw_platform/bd/pfm_dynamic.bd -of_objects my_rm
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:1979
   timestamp: 15 September 2023 11:02:53
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files pfm_dynamic.bd]
   File: vpl.tcl:193
   timestamp: 15 September 2023 11:03:56
   -----------------------
   VPL internal step: report locked IPs
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:3019
   timestamp: 15 September 2023 11:04:13
   -----------------------
   VPL internal step: source .local/dr.bd.tcl
   File: vpl.tcl:216
   timestamp: 15 September 2023 11:04:13
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:233
   timestamp: 15 September 2023 11:04:16
   -----------------------
   VPL internal step: add_files .local/hw_platform/tcl_hooks/dynamic_impl.xdc -fileset [current_fileset -constrset]
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2623
   timestamp: 15 September 2023 11:04:16
   -----------------------
  current step: vpl.update_bd
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: vpl.tcl:279
   timestamp: 15 September 2023 11:04:16
   -----------------------
   VPL internal step: assign_bd_address
   File: vpl.tcl:291
   timestamp: 15 September 2023 11:04:17
   -----------------------
   VPL internal step: source .local/hw_platform/tcl_hooks/dynamic_postlink.tcl
   File: vpl.tcl:2113
   timestamp: 15 September 2023 11:04:17
   -----------------------
   VPL internal step: save_bd_design
   File: vpl.tcl:301
   timestamp: 15 September 2023 11:04:17
   -----------------------
   VPL internal step: writing address_map.xml
   File: vpl.tcl:305
   timestamp: 15 September 2023 11:04:17
   -----------------------
  current step: vpl.generate_target
   -----------------------
   VPL internal step: generate_target all [get_files pfm_dynamic.bd]
   File: vpl.tcl:331
   timestamp: 15 September 2023 11:04:18
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files pfm_dynamic.bd]]
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2155
   timestamp: 15 September 2023 11:05:12
   -----------------------
   VPL internal step: writing user synth clock constraints in /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2383
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: add_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2387
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: move_files [get_files /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/pfm_dynamic_ooc_copy.xdc] -of_objects [get_reconfig_modules my_rm] -quiet
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2402
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: read_xdc /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/dont_partition.xdc
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:4280
   timestamp: 15 September 2023 11:05:20
   -----------------------
  current step: vpl.config_hw_runs
   -----------------------
   VPL internal step: creating vpl tcl hooks for implementation run
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:3663
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: vpl.tcl:377
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_route_design_summary -report_type report_timing_summary -steps {route_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: create_report_config -report_name impl_report_timing_summary_post_route_phys_opt_design_summary -report_type report_timing_summary -steps {post_route_phys_opt_design} -runs {impl_1} -options {-max_paths 10}
   File: scripts/_vivado_report_commands.tcl:84
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: vpl.tcl:385
   timestamp: 15 September 2023 11:05:20
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: vpl.tcl:444
   timestamp: 15 September 2023 11:05:22
   -----------------------
  current step: vpl.synth
   -----------------------
   VPL internal step: launch_runs my_rm_synth_1 -jobs 8  
   File: vpl.tcl:488
   timestamp: 15 September 2023 11:05:22
   -----------------------
   VPL internal step: generating resource usage report '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/resource.json'
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:5081
   timestamp: 15 September 2023 11:21:52
   -----------------------
   VPL internal step: log_generated_reports for synthesis '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/generated_reports.log'
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2879
   timestamp: 15 September 2023 11:21:52
   -----------------------
   VPL internal step: launched run my_rm_synth_1
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 15 September 2023 11:21:52
   -----------------------
   VPL internal step: launched run pfm_dynamic_k_kem_enc_1_0_synth_1
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:2902
   timestamp: 15 September 2023 11:21:52
   -----------------------
  current step: vpl.impl
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream -jobs 8  
   File: vpl.tcl:558
   timestamp: 15 September 2023 11:21:52
   -----------------------
   VPL internal step: log_generated_reports for implementation '/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/output/generated_reports.log'
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:898
   timestamp: 15 September 2023 12:45:36
   -----------------------
   VPL internal step: copy implementation run (impl_1) output files
   File: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/vivado/vpl/.local/ocl_util.tcl:1530
   timestamp: 15 September 2023 12:45:36
   VPL internal step status: success
vpl status: success
------------------------------------------
step: running rtdgen
timestamp: 15 Sep 2023 12:45:39
cmd: rtdgen
------------------------------------------
step: running cf2sw to update xclbin xml and generate rtd file (runtime data)
timestamp: 15 Sep 2023 12:45:39
cmd: cf2sw -a /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/address_map.xml -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/sdsl.dat -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/xclbin_orig.xml -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.rtd -o /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml
V++ internal step status: success
------------------------------------------
step: running writeSystemDiagram to update system diagram with slr and base address info.
timestamp: 15 Sep 2023 12:45:42
cmd: writeSystemDiagram
V++ internal step status: success
rtdgen status: success
------------------------------------------
step: running xclbinutil
timestamp: 15 Sep 2023 12:45:42
cmd: /opt/Xilinx/Vitis/2021.2/bin/xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.rtd --append-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_xml.rtd --add-section BUILD_METADATA:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/k_kem_enc.hw.4.xml --add-section SYSTEM_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/link/int/systemDiagramModelSlrBaseAddress.json --output /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
xclbinutil status: success
------------------------------------------
step: running xclbinutilinfo
timestamp: 15 Sep 2023 12:45:43
cmd: /opt/Xilinx/Vitis/2021.2/bin/xclbinutil --quiet --force --info /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin.info --input /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/xclbin/k_kem_enc.hw.4.xclbin
xclbinutilinfo status: success
------------------------------------------
step: running generate_sc_driver
timestamp: 15 Sep 2023 12:45:44
cmd: 
generate_sc_driver status: success
------------------------------------------
hw completed
timestamp: 15 Sep 2023 12:45:44
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 15 Sep 2023 12:45:44
output: /home/xcarril/pqc_codesign/dilithium-update/ML-KEM/encapsulation/xout/hw.4/.temps/reports/link/system_estimate_k_kem_enc.hw.4.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 15 Sep 2023 12:45:44
