<root><simulation><result_generated_time />2023-05-16 18:30:53<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 3, 'OX': 3, 'IY': 7, 'IX': 7, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 294912, 'I': 6272, 'O': 2304}<total_data_reuse />{'W': 9, 'I': 423.18367346938777, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />25/33</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [256, 1, 1], 'I': [192, 1, 1], 'O': [12, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 3)], []], [[('C', 2), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 3), ('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('OY', 3), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 3), ('K', 2), ('C', 2), ('FX', 3)], [('FY', 3), ('K', 32)], []]<I />[[('OX', 3), ('K', 2), ('C', 2), ('FX', 3), ('FY', 3), ('K', 32)], [], []]<O />[[('OX', 3), ('K', 2), ('C', 2), ('FX', 3), ('FY', 3)], [('K', 32)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [4.0, 105.8, 1.0, 1.0], 'O': [64.0, 18, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [96, 2359296, 2359296], 'I': [336, 50176, 50176], 'O': [48, 18432, 18432], 'O_partial': [48, 0, 0], 'O_final': [0, 18432, 18432]}<actual_mem_utilization_individual />{'W': [0.19, 0.07, 0.0], 'I': [0.66, 0.0, 0.0], 'O': [0.09, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.19, 0.07, 0.0], 'I': [0.66, 0.07, 0.0], 'O': [0.09, 0.07, 0.0]}<effective_mem_size_bit />{'W': [48, 786432, 2359296], 'I': [336, 50176, 50176], 'O': [48, 576, 18432], 'O_partial': [48, 0, 0], 'O_final': [0, 576, 18432]}<total_unit_count />{'W': [768, 256, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 12, 1, 1]}<unique_unit_count />{'W': [256, 256, 1, 1], 'I': [192, 192, 1, 1], 'O': [12, 12, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[663552, 6272], [6272, 6272], [6272, 0]]<O />[[(39168, 41472), (2304, 0)], [(0, 2304), (2304, 0)], [(0, 2304), (0, 0)]]<O_partial />[[(39168, 41472), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (2304, 0)], [(0, 2304), (2304, 0)], [(0, 2304), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[82944, 784], [98, 98], [24, 0]]<O />[[(4896, 5184), (288, 0)], [(0, 36), (36, 0)], [(0, 9), (0, 0)]]<O_partial />[([4896, 5184], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [288, 0]), ([0, 36], [36, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />884736</mac_count></basic_info><energy><total_energy />5848911.8<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[28.2, 19.4, 32.6]<O />[3.6, 7.1, 12.0]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />44236.8<total />5846335.5</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.2772<utilization_without_data_loading />0.564<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.3696<mac_utilize_temporal_without_data_loading />0.752</mac_array_utilization><latency><latency_cycle_with_data_loading />9350<latency_cycle_without_data_loading />4596<ideal_computing_cycle />3456<data_loading><load_cycle_total />4754<load_cycle_individual />{'W': [48, 4608, 0], 'I': [126, 98, 0]}<load_cycle_combined />{'W': 4608, 'I': 127}</data_loading><mem_stalling><mem_stall_cycle_total />1140<mem_stall_cycle_individual />{'W': [[-3455], [-3230, 1140], [-3456, -3456]], 'I': [[-3455], [-12, -3456], [-3456, -3456]], 'O': [[-3456], [-3424, -3424], [-3420, -3447]]}<mem_stall_cycle_shared />{'W': [[-3455], [-3230, 1140], [0, 0]], 'I': [[-3455], [-12, 1140], [0, 0]], 'O': [[-3456], [-3424, -3424], [-3420, -3447]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [96, 2359296, 2359296], 'I': [336, 50176, 50176], 'O': [48, 18432, 18432], 'O_partial': [48, 0, 0], 'O_final': [0, 18432, 18432]}<data_size_each_level_total />{'W': [24576, 2359296, 2359296], 'I': [64512, 50176, 50176], 'O': [576, 18432, 18432]}<loop_cycles_each_level />{'W': [36, 3456, 3456], 'I': [3456, 3456, 3456], 'O': [108, 3456, 3456]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [288, 1, 1], 'O': [18, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]], 'I': [[8.0, 0.1], [18.7, 14.5], [14.5, 14.5]], 'O': [[8.0, 0.4], [5.3, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 682.7]], 'I': [[8.0, 28.0], [5376.0, 14.5], [14.5, 14.5]], 'O': [[8.0, 8.0], [96.0, 5.3], [5.3, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [682.7, 682.7], [682.7, 0]], 'I': [[8.0, 28.0], [5376.0, 14.5], [14.5, 0]], 'O': [[8.0, 0.4], [5.3, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [6064.0, 702.5], [697.2, 5.3]], 'I': [[8.0, 28.0], [6064.0, 702.5], [697.2, 5.3]], 'O': [[8.0, 0.4], [6064.0, 702.5], [697.2, 5.3]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 3456], [36, 36, 96], [3456, 3456, 1]], 'I': [[1, 1, 3456], [12, 3456, 1], [3456, 3456, 1]], 'O': [[1, 1, 3456], [108, 108, 32], [3456, 3456, 1]]}<trans_time_real />{'W': [[0, 1, 3456], [[2, 36, 96], [48, 36, 96]], [[4608, 3456, 1], [1152, 3456, 1]]], 'I': [[0, 1, 3456], [[5, 3456, 1], [126, 3456, 1]], [[98, 3456, 1], [24, 3456, 1]]], 'O': [[0, 1, 3456], [[1, 108, 32], [1, 108, 32]], [[36, 3456, 1], [9, 3456, 1]]]}<single_stall_cycle />{'W': [[-1], [-34, 12], [1152, -2304]], 'I': [[-1], [-7, 114], [-3358, -3432]], 'O': [[-1], [-107, -107], [-3420, -3447]]}<single_stall_count />{'W': [3455, 95, 0], 'I': [3455, 0, 0], 'O': [3456, 32, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [3420, 0], 'I': [0, 0], 'O': [32, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3456, -3456], [-3420, -3456]], 1: [[-36, -3456], [-3424, -3420]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.6<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>