LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
USE  IEEE.STD_LOGIC_ARITH.all;

ENTITY tank IS
	PORT(reset, clk, ctrl,direction,test : IN	STD_LOGIC;
		  speed : IN STD_LOGIC_VECTOR(1 downto 0);
		  pos_x,pos_y: OUT STD_LOGIC_VECTOR(16 downto 0));
END tank;


ARCHITECTURE fsm_t OF tank IS
	TYPE state IS (idle,f1,f2,f3,b1,b2,b3);
	SIGNAL current,nex : state;
	SIGNAL x_c : std_logic_vector(16 downto 0);
	SIGNAL counter : INTEGER;
	SIGNAL update : STD_LOGIC;
statereg : process(reset,clk,test) is
begin
	if(reset='1')then
		current<=idle;
		pos_x<= std_logic_vector(resize(signed(320),16));
		if (direction='0')then
			pos_y<= std_logic_vector(resize(signed(50),16));
		else
			pos_y<= std_logic_vector(resize(signed(420),16));
		end if;
		counter<=0;
		update<='0';
		
	elsif (rising_edge(clk))then
		if (direction='0')then
			pos_y<= std_logic_vector(resize(signed(50),16));
		else
			pos_y<= std_logic_vector(resize(signed(420),16));
		end if;
		
		current<=nex;
		counter<=counter+1
		if (test='1')then
			update<='1';
		else 
			counter<=counter+1;
			update<='0';
			if (counter>10000000)then
				counter<=0;
				update<='1'
				pos_x<=x_c;
			end if;
end process statereg;

statelogic : process(current,update,ctrl) is
begin
	nex<=current;
	x_c<=x;
	case(current)is
		when idle=>
			nex<=idle;
		when f0=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)+to_signed(5))
				if(unsigned(x_c)>620)then
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
					
				else
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
				end if;
			end if;
			
		when f1=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)+to_signed(10))
				if(unsigned(x_c)>620)then
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
					
				else
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
				end if;
			end if;
		when f2=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)+to_signed(15))
				if(unsigned(x_c)>620)then
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
					
				else
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
				end if;
			end if;
		when b0=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)-to_signed(5))
				if(signed(x_c)<20)then
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
					
				else
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
				end if;
			end if;
			
		when b1=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)-to_signed(10))
				if(signed(x_c)<20)then
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
					
				else
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
				end if;
			end if;
		when b2=>
			if (update='1')then
				x_c<=std_logic_vector(signed(x_c)+-to_signed(15))
				if(signed(x_c)<20)then
					if(speed="00")then
						nex<=f0;
					elsif (speed="01")then
						nex<=f1;
					else
						nex<=f2;
					end if;
					
				else
					if(speed="00")then
						nex<=b0;
					elsif (speed="01")then
						nex<=b1;
					else
						nex<=b2;
					end if;
				end if;
			end if;
		end case;
end process statelogic;			
			
			
			
		
		

END a