// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/03/2021 21:15:01"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module microprocessor (
	o_reg,
	clk,
	reset,
	i_pins,
	zero_flag,
	pm_address,
	pm_data,
	reg_enables,
	from_CU,
	x0,
	x1,
	y0,
	y1,
	m,
	r,
	i,
	ir,
	from_ID,
	NOPC8,
	NOPCF,
	NOPD8,
	NOPDF,
	pc,
	from_PS,
	pc_count,
	run,
	sync_reset);
output 	[3:0] o_reg;
input 	clk;
input 	reset;
input 	[3:0] i_pins;
output 	zero_flag;
output 	[7:0] pm_address;
output 	[7:0] pm_data;
output 	[8:0] reg_enables;
output 	[7:0] from_CU;
output 	[3:0] x0;
output 	[3:0] x1;
output 	[3:0] y0;
output 	[3:0] y1;
output 	[3:0] m;
output 	[3:0] r;
output 	[3:0] i;
output 	[7:0] ir;
output 	[7:0] from_ID;
output 	NOPC8;
output 	NOPCF;
output 	NOPD8;
output 	NOPDF;
output 	[7:0] pc;
output 	[7:0] from_PS;
output 	[1:0] pc_count;
output 	run;
output 	sync_reset;

// Design Ports Information
// o_reg[0]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[1]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[2]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_reg[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[3]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[6]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_address[7]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[0]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[2]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pm_data[7]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[0]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[2]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[3]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[4]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[6]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reg_enables[8]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[0]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[1]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[3]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[4]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[5]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[6]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_CU[7]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[0]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[1]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[2]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x0[3]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[2]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x1[3]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[1]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y0[3]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[0]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[2]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y1[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[0]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[1]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// m[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[1]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r[3]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[2]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i[3]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[0]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[1]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[3]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[4]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[5]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ir[7]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[0]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[1]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[2]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[3]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[4]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[5]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[6]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_ID[7]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPC8	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPCF	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPD8	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// NOPDF	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[0]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[2]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[5]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[6]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// from_PS[7]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_count[0]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_count[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// run	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_reset	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[0]	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[1]	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_pins[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \o_reg[0]~output_o ;
wire \o_reg[1]~output_o ;
wire \o_reg[2]~output_o ;
wire \o_reg[3]~output_o ;
wire \zero_flag~output_o ;
wire \pm_address[0]~output_o ;
wire \pm_address[1]~output_o ;
wire \pm_address[2]~output_o ;
wire \pm_address[3]~output_o ;
wire \pm_address[4]~output_o ;
wire \pm_address[5]~output_o ;
wire \pm_address[6]~output_o ;
wire \pm_address[7]~output_o ;
wire \pm_data[0]~output_o ;
wire \pm_data[1]~output_o ;
wire \pm_data[2]~output_o ;
wire \pm_data[3]~output_o ;
wire \pm_data[4]~output_o ;
wire \pm_data[5]~output_o ;
wire \pm_data[6]~output_o ;
wire \pm_data[7]~output_o ;
wire \reg_enables[0]~output_o ;
wire \reg_enables[1]~output_o ;
wire \reg_enables[2]~output_o ;
wire \reg_enables[3]~output_o ;
wire \reg_enables[4]~output_o ;
wire \reg_enables[5]~output_o ;
wire \reg_enables[6]~output_o ;
wire \reg_enables[7]~output_o ;
wire \reg_enables[8]~output_o ;
wire \from_CU[0]~output_o ;
wire \from_CU[1]~output_o ;
wire \from_CU[2]~output_o ;
wire \from_CU[3]~output_o ;
wire \from_CU[4]~output_o ;
wire \from_CU[5]~output_o ;
wire \from_CU[6]~output_o ;
wire \from_CU[7]~output_o ;
wire \x0[0]~output_o ;
wire \x0[1]~output_o ;
wire \x0[2]~output_o ;
wire \x0[3]~output_o ;
wire \x1[0]~output_o ;
wire \x1[1]~output_o ;
wire \x1[2]~output_o ;
wire \x1[3]~output_o ;
wire \y0[0]~output_o ;
wire \y0[1]~output_o ;
wire \y0[2]~output_o ;
wire \y0[3]~output_o ;
wire \y1[0]~output_o ;
wire \y1[1]~output_o ;
wire \y1[2]~output_o ;
wire \y1[3]~output_o ;
wire \m[0]~output_o ;
wire \m[1]~output_o ;
wire \m[2]~output_o ;
wire \m[3]~output_o ;
wire \r[0]~output_o ;
wire \r[1]~output_o ;
wire \r[2]~output_o ;
wire \r[3]~output_o ;
wire \i[0]~output_o ;
wire \i[1]~output_o ;
wire \i[2]~output_o ;
wire \i[3]~output_o ;
wire \ir[0]~output_o ;
wire \ir[1]~output_o ;
wire \ir[2]~output_o ;
wire \ir[3]~output_o ;
wire \ir[4]~output_o ;
wire \ir[5]~output_o ;
wire \ir[6]~output_o ;
wire \ir[7]~output_o ;
wire \from_ID[0]~output_o ;
wire \from_ID[1]~output_o ;
wire \from_ID[2]~output_o ;
wire \from_ID[3]~output_o ;
wire \from_ID[4]~output_o ;
wire \from_ID[5]~output_o ;
wire \from_ID[6]~output_o ;
wire \from_ID[7]~output_o ;
wire \NOPC8~output_o ;
wire \NOPCF~output_o ;
wire \NOPD8~output_o ;
wire \NOPDF~output_o ;
wire \pc[0]~output_o ;
wire \pc[1]~output_o ;
wire \pc[2]~output_o ;
wire \pc[3]~output_o ;
wire \pc[4]~output_o ;
wire \pc[5]~output_o ;
wire \pc[6]~output_o ;
wire \pc[7]~output_o ;
wire \from_PS[0]~output_o ;
wire \from_PS[1]~output_o ;
wire \from_PS[2]~output_o ;
wire \from_PS[3]~output_o ;
wire \from_PS[4]~output_o ;
wire \from_PS[5]~output_o ;
wire \from_PS[6]~output_o ;
wire \from_PS[7]~output_o ;
wire \pc_count[0]~output_o ;
wire \pc_count[1]~output_o ;
wire \run~output_o ;
wire \sync_reset~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \reset~input_o ;
wire \sync_reset~reg0_q ;
wire \prog_sequencer|pc_count~0_combout ;
wire \prog_sequencer|Add0~0_combout ;
wire \prog_sequencer|Equal1~0_combout ;
wire \prog_sequencer|pc[0]~feeder_combout ;
wire \prog_sequencer|Add1~0_combout ;
wire \prog_sequencer|pm_addr~0_combout ;
wire \prog_sequencer|pc[1]~feeder_combout ;
wire \prog_sequencer|Add1~1 ;
wire \prog_sequencer|Add1~2_combout ;
wire \prog_sequencer|pm_addr~1_combout ;
wire \prog_sequencer|pc[2]~feeder_combout ;
wire \prog_sequencer|Add1~3 ;
wire \prog_sequencer|Add1~4_combout ;
wire \prog_sequencer|pm_addr~2_combout ;
wire \prog_sequencer|pc[3]~feeder_combout ;
wire \prog_sequencer|Add1~5 ;
wire \prog_sequencer|Add1~6_combout ;
wire \prog_sequencer|pm_addr~3_combout ;
wire \prog_sequencer|pc[4]~feeder_combout ;
wire \prog_sequencer|Add1~7 ;
wire \prog_sequencer|Add1~8_combout ;
wire \prog_sequencer|pc[5]~feeder_combout ;
wire \prog_sequencer|Add1~9 ;
wire \prog_sequencer|Add1~10_combout ;
wire \prog_sequencer|pc[6]~feeder_combout ;
wire \prog_sequencer|Add1~11 ;
wire \prog_sequencer|Add1~12_combout ;
wire \prog_sequencer|pc[7]~feeder_combout ;
wire \prog_sequencer|Add1~13 ;
wire \prog_sequencer|Add1~14_combout ;
wire \inst_decoder|Equal19~0_combout ;
wire \comp_unit|data_bus[0]~6_combout ;
wire \i_pins[0]~input_o ;
wire \inst_decoder|ir[5]~3_combout ;
wire \inst_decoder|ir[4]~1_combout ;
wire \inst_decoder|ir[7]~2_combout ;
wire \inst_decoder|reg_en[0]~2_combout ;
wire \inst_decoder|ir[3]~0_combout ;
wire \prog_sequencer|Equal0~0_combout ;
wire \inst_decoder|always7~0_combout ;
wire \inst_decoder|reg_en[1]~5_combout ;
wire \inst_decoder|reg_en[1]~6_combout ;
wire \inst_decoder|reg_en[0]~3_combout ;
wire \inst_decoder|reg_en[0]~4_combout ;
wire \comp_unit|x[0]~3_combout ;
wire \i_pins[1]~input_o ;
wire \comp_unit|data_bus[0]~1_combout ;
wire \inst_decoder|Equal0~1_combout ;
wire \inst_decoder|always7~1_combout ;
wire \inst_decoder|reg_en[5]~11_combout ;
wire \comp_unit|i[0]~4_combout ;
wire \comp_unit|always6~0_combout ;
wire \inst_decoder|ir[2]~4_combout ;
wire \inst_decoder|ir[1]~5_combout ;
wire \inst_decoder|ir[0]~6_combout ;
wire \inst_decoder|Equal25~0_combout ;
wire \inst_decoder|reg_en[6]~12_combout ;
wire \inst_decoder|reg_en[6]~13_combout ;
wire \inst_decoder|reg_en[6]~18_combout ;
wire \comp_unit|always6~1_combout ;
wire \comp_unit|i[0]~5 ;
wire \comp_unit|i[1]~6_combout ;
wire \comp_unit|data_bus[0]~0_combout ;
wire \comp_unit|data_bus[1]~13_combout ;
wire \inst_decoder|reg_en[7]~14_combout ;
wire \inst_decoder|reg_en[7]~15_combout ;
wire \i_pins[2]~input_o ;
wire \inst_decoder|always3~0_combout ;
wire \inst_decoder|Equal0~0_combout ;
wire \inst_decoder|always3~1_combout ;
wire \inst_decoder|reg_en[2]~7_combout ;
wire \comp_unit|data_bus[2]~20_combout ;
wire \inst_decoder|reg_en[3]~8_combout ;
wire \inst_decoder|reg_en[3]~9_combout ;
wire \comp_unit|x1[3]~feeder_combout ;
wire \comp_unit|data_bus[3]~28_combout ;
wire \comp_unit|data_bus[3]~29_combout ;
wire \comp_unit|data_bus[3]~27_combout ;
wire \comp_unit|data_bus[3]~30_combout ;
wire \comp_unit|x[3]~0_combout ;
wire \comp_unit|y[0]~3_combout ;
wire \comp_unit|x1[2]~feeder_combout ;
wire \comp_unit|x[2]~1_combout ;
wire \comp_unit|y[3]~0_combout ;
wire \comp_unit|y[2]~1_combout ;
wire \comp_unit|x1[1]~feeder_combout ;
wire \comp_unit|x[1]~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~1 ;
wire \comp_unit|Mult0|auto_generated|op_1~2_combout ;
wire \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~1 ;
wire \comp_unit|Mult0|auto_generated|op_3~3 ;
wire \comp_unit|Mult0|auto_generated|op_3~5 ;
wire \comp_unit|Mult0|auto_generated|op_3~6_combout ;
wire \comp_unit|always11~0_combout ;
wire \comp_unit|always11~0clkctrl_outclk ;
wire \inst_decoder|reg_en[4]~10_combout ;
wire \comp_unit|always13~0_combout ;
wire \comp_unit|alu_out[3]~4_combout ;
wire \comp_unit|alu_out[3]~5_combout ;
wire \comp_unit|alu_out[3]~6_combout ;
wire \comp_unit|alu_out~13_combout ;
wire \comp_unit|Add3~1 ;
wire \comp_unit|Add3~3 ;
wire \comp_unit|Add3~5 ;
wire \comp_unit|Add3~6_combout ;
wire \comp_unit|Add2~1 ;
wire \comp_unit|Add2~3 ;
wire \comp_unit|Add2~5 ;
wire \comp_unit|Add2~6_combout ;
wire \comp_unit|alu_out[3]~33_combout ;
wire \comp_unit|alu_out[3]~7_combout ;
wire \comp_unit|alu_out[3]~8_combout ;
wire \comp_unit|alu_out[3]~9_combout ;
wire \comp_unit|alu_out[3]~11_combout ;
wire \comp_unit|alu_out[3]~12_combout ;
wire \comp_unit|alu_out[3]~14_combout ;
wire \comp_unit|alu_out[3]~32_combout ;
wire \comp_unit|r[3]~3_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~3 ;
wire \comp_unit|Mult0|auto_generated|op_1~5 ;
wire \comp_unit|Mult0|auto_generated|op_1~7 ;
wire \comp_unit|Mult0|auto_generated|op_1~9 ;
wire \comp_unit|Mult0|auto_generated|op_1~10_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~8_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~6_combout ;
wire \comp_unit|Mult0|auto_generated|op_1~4_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~7 ;
wire \comp_unit|Mult0|auto_generated|op_3~9 ;
wire \comp_unit|Mult0|auto_generated|op_3~11 ;
wire \comp_unit|Mult0|auto_generated|op_3~13 ;
wire \comp_unit|Mult0|auto_generated|op_3~14_combout ;
wire \comp_unit|always13~1_combout ;
wire \comp_unit|r[3]~6_combout ;
wire \comp_unit|r[3]~7_combout ;
wire \inst_decoder|Equal17~0_combout ;
wire \comp_unit|data_bus[0]~7_combout ;
wire \comp_unit|data_bus[0]~8_combout ;
wire \comp_unit|data_bus[0]~9_combout ;
wire \comp_unit|data_bus[3]~31_combout ;
wire \i_pins[3]~input_o ;
wire \comp_unit|data_bus[3]~32_combout ;
wire \comp_unit|data_bus[3]~33_combout ;
wire \comp_unit|i[1]~7 ;
wire \comp_unit|i[2]~9 ;
wire \comp_unit|i[3]~10_combout ;
wire \comp_unit|data_bus[2]~21_combout ;
wire \comp_unit|data_bus[2]~22_combout ;
wire \comp_unit|data_bus[2]~23_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~4_combout ;
wire \comp_unit|alu_out~24_combout ;
wire \comp_unit|alu_out[3]~10_combout ;
wire \comp_unit|Add1~0_combout ;
wire \comp_unit|Add2~4_combout ;
wire \comp_unit|alu_out[2]~21_combout ;
wire \comp_unit|alu_out[2]~22_combout ;
wire \comp_unit|Add3~4_combout ;
wire \comp_unit|alu_out[2]~23_combout ;
wire \comp_unit|alu_out[2]~25_combout ;
wire \comp_unit|alu_out[2]~31_combout ;
wire \comp_unit|r[2]~2_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~12_combout ;
wire \comp_unit|data_bus[2]~24_combout ;
wire \comp_unit|data_bus[2]~25_combout ;
wire \comp_unit|data_bus[2]~26_combout ;
wire \comp_unit|i[2]~8_combout ;
wire \comp_unit|data_bus[1]~14_combout ;
wire \comp_unit|data_bus[1]~15_combout ;
wire \comp_unit|data_bus[1]~16_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~2_combout ;
wire \comp_unit|Add3~2_combout ;
wire \comp_unit|alu_out~19_combout ;
wire \comp_unit|alu_out~15_combout ;
wire \comp_unit|Add2~2_combout ;
wire \comp_unit|alu_out[1]~16_combout ;
wire \comp_unit|alu_out[1]~17_combout ;
wire \comp_unit|alu_out[1]~18_combout ;
wire \comp_unit|alu_out[1]~20_combout ;
wire \comp_unit|alu_out[1]~30_combout ;
wire \comp_unit|r[1]~1_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~10_combout ;
wire \comp_unit|data_bus[1]~17_combout ;
wire \comp_unit|data_bus[1]~18_combout ;
wire \comp_unit|data_bus[1]~19_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~0_combout ;
wire \comp_unit|alu_out~28_combout ;
wire \inst_decoder|ir[3]~10_combout ;
wire \inst_decoder|ir[3]~9_combout ;
wire \comp_unit|Add3~0_combout ;
wire \comp_unit|Add2~0_combout ;
wire \inst_decoder|ir[3]~8_combout ;
wire \comp_unit|alu_out~26_combout ;
wire \inst_decoder|ir[3]~7_combout ;
wire \comp_unit|alu_out~27_combout ;
wire \comp_unit|alu_out~29_combout ;
wire \comp_unit|r[0]~0_combout ;
wire \comp_unit|Mult0|auto_generated|op_3~8_combout ;
wire \comp_unit|data_bus[0]~10_combout ;
wire \comp_unit|data_bus[0]~2_combout ;
wire \comp_unit|data_bus[0]~3_combout ;
wire \comp_unit|data_bus[0]~4_combout ;
wire \comp_unit|data_bus[0]~5_combout ;
wire \comp_unit|data_bus[0]~11_combout ;
wire \comp_unit|data_bus[0]~12_combout ;
wire \inst_decoder|reg_en[8]~16_combout ;
wire \inst_decoder|reg_en[8]~17_combout ;
wire \comp_unit|o_reg[1]~feeder_combout ;
wire \comp_unit|o_reg[2]~feeder_combout ;
wire \comp_unit|o_reg[3]~feeder_combout ;
wire \comp_unit|r_eq_0~0_combout ;
wire \comp_unit|r_eq_0~1_combout ;
wire \comp_unit|r_eq_0~q ;
wire \inst_decoder|Equal24~2_combout ;
wire \inst_decoder|Equal24~3_combout ;
wire \inst_decoder|Equal24~4_combout ;
wire \inst_decoder|Equal25~1_combout ;
wire \inst_decoder|Equal26~2_combout ;
wire \inst_decoder|Equal27~0_combout ;
wire [7:0] \prog_sequencer|pm_addr ;
wire [3:0] \comp_unit|r ;
wire [4:0] \comp_unit|Mult0|auto_generated|le5a ;
wire [1:0] \prog_sequencer|pc_count ;
wire [7:0] \prog_memory|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|i ;
wire [3:0] \comp_unit|x0 ;
wire [3:0] \data_mem|altsyncram_component|auto_generated|q_a ;
wire [3:0] \comp_unit|o_reg ;
wire [3:0] \comp_unit|x1 ;
wire [3:0] \comp_unit|y0 ;
wire [3:0] \comp_unit|y1 ;
wire [3:0] \comp_unit|m ;
wire [5:0] \comp_unit|Mult0|auto_generated|le4a ;
wire [7:0] \prog_sequencer|pc ;
wire [5:0] \comp_unit|Mult0|auto_generated|le3a ;
wire [7:0] \comp_unit|alu_out_temp ;

wire [17:0] \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \prog_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [17:0] \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \prog_memory|altsyncram_component|auto_generated|q_a [0] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \prog_memory|altsyncram_component|auto_generated|q_a [3] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \prog_memory|altsyncram_component|auto_generated|q_a [4] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \prog_memory|altsyncram_component|auto_generated|q_a [5] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \prog_memory|altsyncram_component|auto_generated|q_a [6] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \prog_memory|altsyncram_component|auto_generated|q_a [7] = \prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];

assign \prog_memory|altsyncram_component|auto_generated|q_a [1] = \prog_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \prog_memory|altsyncram_component|auto_generated|q_a [2] = \prog_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \data_mem|altsyncram_component|auto_generated|q_a [0] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \data_mem|altsyncram_component|auto_generated|q_a [1] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \data_mem|altsyncram_component|auto_generated|q_a [2] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \data_mem|altsyncram_component|auto_generated|q_a [3] = \data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \o_reg[0]~output (
	.i(\comp_unit|o_reg [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[0]~output .bus_hold = "false";
defparam \o_reg[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \o_reg[1]~output (
	.i(\comp_unit|o_reg [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[1]~output .bus_hold = "false";
defparam \o_reg[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \o_reg[2]~output (
	.i(\comp_unit|o_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[2]~output .bus_hold = "false";
defparam \o_reg[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \o_reg[3]~output (
	.i(\comp_unit|o_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\o_reg[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \o_reg[3]~output .bus_hold = "false";
defparam \o_reg[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \zero_flag~output (
	.i(\comp_unit|r_eq_0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \pm_address[0]~output (
	.i(\prog_sequencer|pm_addr [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[0]~output .bus_hold = "false";
defparam \pm_address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \pm_address[1]~output (
	.i(\prog_sequencer|pm_addr [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[1]~output .bus_hold = "false";
defparam \pm_address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \pm_address[2]~output (
	.i(\prog_sequencer|pm_addr [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[2]~output .bus_hold = "false";
defparam \pm_address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \pm_address[3]~output (
	.i(\prog_sequencer|pm_addr [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[3]~output .bus_hold = "false";
defparam \pm_address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \pm_address[4]~output (
	.i(\prog_sequencer|pm_addr [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[4]~output .bus_hold = "false";
defparam \pm_address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \pm_address[5]~output (
	.i(\prog_sequencer|pm_addr [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[5]~output .bus_hold = "false";
defparam \pm_address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \pm_address[6]~output (
	.i(\prog_sequencer|pm_addr [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[6]~output .bus_hold = "false";
defparam \pm_address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \pm_address[7]~output (
	.i(\prog_sequencer|pm_addr [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_address[7]~output .bus_hold = "false";
defparam \pm_address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \pm_data[0]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[0]~output .bus_hold = "false";
defparam \pm_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \pm_data[1]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[1]~output .bus_hold = "false";
defparam \pm_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \pm_data[2]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[2]~output .bus_hold = "false";
defparam \pm_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \pm_data[3]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[3]~output .bus_hold = "false";
defparam \pm_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \pm_data[4]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[4]~output .bus_hold = "false";
defparam \pm_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \pm_data[5]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[5]~output .bus_hold = "false";
defparam \pm_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \pm_data[6]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[6]~output .bus_hold = "false";
defparam \pm_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \pm_data[7]~output (
	.i(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pm_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pm_data[7]~output .bus_hold = "false";
defparam \pm_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \reg_enables[0]~output (
	.i(\inst_decoder|reg_en[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[0]~output .bus_hold = "false";
defparam \reg_enables[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \reg_enables[1]~output (
	.i(\inst_decoder|reg_en[1]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[1]~output .bus_hold = "false";
defparam \reg_enables[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \reg_enables[2]~output (
	.i(\inst_decoder|reg_en[2]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[2]~output .bus_hold = "false";
defparam \reg_enables[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \reg_enables[3]~output (
	.i(\inst_decoder|reg_en[3]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[3]~output .bus_hold = "false";
defparam \reg_enables[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \reg_enables[4]~output (
	.i(\inst_decoder|reg_en[4]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[4]~output .bus_hold = "false";
defparam \reg_enables[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \reg_enables[5]~output (
	.i(\inst_decoder|reg_en[5]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[5]~output .bus_hold = "false";
defparam \reg_enables[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \reg_enables[6]~output (
	.i(\inst_decoder|reg_en[6]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[6]~output .bus_hold = "false";
defparam \reg_enables[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \reg_enables[7]~output (
	.i(\inst_decoder|reg_en[7]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[7]~output .bus_hold = "false";
defparam \reg_enables[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \reg_enables[8]~output (
	.i(\inst_decoder|reg_en[8]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\reg_enables[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \reg_enables[8]~output .bus_hold = "false";
defparam \reg_enables[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \from_CU[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[0]~output .bus_hold = "false";
defparam \from_CU[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \from_CU[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[1]~output .bus_hold = "false";
defparam \from_CU[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \from_CU[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[2]~output .bus_hold = "false";
defparam \from_CU[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \from_CU[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[3]~output .bus_hold = "false";
defparam \from_CU[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \from_CU[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[4]~output .bus_hold = "false";
defparam \from_CU[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \from_CU[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[5]~output .bus_hold = "false";
defparam \from_CU[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \from_CU[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[6]~output .bus_hold = "false";
defparam \from_CU[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \from_CU[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_CU[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_CU[7]~output .bus_hold = "false";
defparam \from_CU[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \x0[0]~output (
	.i(\comp_unit|x0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[0]~output .bus_hold = "false";
defparam \x0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \x0[1]~output (
	.i(\comp_unit|x0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[1]~output .bus_hold = "false";
defparam \x0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \x0[2]~output (
	.i(\comp_unit|x0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[2]~output .bus_hold = "false";
defparam \x0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \x0[3]~output (
	.i(\comp_unit|x0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x0[3]~output .bus_hold = "false";
defparam \x0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \x1[0]~output (
	.i(\comp_unit|x1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[0]~output .bus_hold = "false";
defparam \x1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \x1[1]~output (
	.i(\comp_unit|x1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[1]~output .bus_hold = "false";
defparam \x1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \x1[2]~output (
	.i(\comp_unit|x1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[2]~output .bus_hold = "false";
defparam \x1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \x1[3]~output (
	.i(\comp_unit|x1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x1[3]~output .bus_hold = "false";
defparam \x1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \y0[0]~output (
	.i(\comp_unit|y0 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[0]~output .bus_hold = "false";
defparam \y0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \y0[1]~output (
	.i(\comp_unit|y0 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[1]~output .bus_hold = "false";
defparam \y0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \y0[2]~output (
	.i(\comp_unit|y0 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[2]~output .bus_hold = "false";
defparam \y0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \y0[3]~output (
	.i(\comp_unit|y0 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y0[3]~output .bus_hold = "false";
defparam \y0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \y1[0]~output (
	.i(\comp_unit|y1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[0]~output .bus_hold = "false";
defparam \y1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \y1[1]~output (
	.i(\comp_unit|y1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[1]~output .bus_hold = "false";
defparam \y1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \y1[2]~output (
	.i(\comp_unit|y1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[2]~output .bus_hold = "false";
defparam \y1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \y1[3]~output (
	.i(\comp_unit|y1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y1[3]~output .bus_hold = "false";
defparam \y1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \m[0]~output (
	.i(\comp_unit|m [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[0]~output .bus_hold = "false";
defparam \m[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \m[1]~output (
	.i(\comp_unit|m [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[1]~output .bus_hold = "false";
defparam \m[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \m[2]~output (
	.i(\comp_unit|m [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[2]~output .bus_hold = "false";
defparam \m[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \m[3]~output (
	.i(\comp_unit|m [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\m[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \m[3]~output .bus_hold = "false";
defparam \m[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \r[0]~output (
	.i(\comp_unit|r [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[0]~output .bus_hold = "false";
defparam \r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \r[1]~output (
	.i(\comp_unit|r [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[1]~output .bus_hold = "false";
defparam \r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \r[2]~output (
	.i(\comp_unit|r [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[2]~output .bus_hold = "false";
defparam \r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \r[3]~output (
	.i(\comp_unit|r [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r[3]~output .bus_hold = "false";
defparam \r[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \i[0]~output (
	.i(\comp_unit|i [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[0]~output .bus_hold = "false";
defparam \i[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \i[1]~output (
	.i(\comp_unit|i [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[1]~output .bus_hold = "false";
defparam \i[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \i[2]~output (
	.i(\comp_unit|i [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[2]~output .bus_hold = "false";
defparam \i[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \i[3]~output (
	.i(\comp_unit|i [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i[3]~output .bus_hold = "false";
defparam \i[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \ir[0]~output (
	.i(!\inst_decoder|ir[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[0]~output .bus_hold = "false";
defparam \ir[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \ir[1]~output (
	.i(\inst_decoder|ir[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[1]~output .bus_hold = "false";
defparam \ir[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \ir[2]~output (
	.i(\inst_decoder|ir[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[2]~output .bus_hold = "false";
defparam \ir[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \ir[3]~output (
	.i(\inst_decoder|ir[3]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[3]~output .bus_hold = "false";
defparam \ir[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \ir[4]~output (
	.i(\inst_decoder|ir[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[4]~output .bus_hold = "false";
defparam \ir[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \ir[5]~output (
	.i(\inst_decoder|ir[5]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[5]~output .bus_hold = "false";
defparam \ir[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ir[6]~output (
	.i(!\inst_decoder|reg_en[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[6]~output .bus_hold = "false";
defparam \ir[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \ir[7]~output (
	.i(\inst_decoder|ir[7]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ir[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ir[7]~output .bus_hold = "false";
defparam \ir[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \from_ID[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[0]~output .bus_hold = "false";
defparam \from_ID[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \from_ID[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[1]~output .bus_hold = "false";
defparam \from_ID[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \from_ID[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[2]~output .bus_hold = "false";
defparam \from_ID[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \from_ID[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[3]~output .bus_hold = "false";
defparam \from_ID[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \from_ID[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[4]~output .bus_hold = "false";
defparam \from_ID[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \from_ID[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[5]~output .bus_hold = "false";
defparam \from_ID[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \from_ID[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[6]~output .bus_hold = "false";
defparam \from_ID[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \from_ID[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_ID[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_ID[7]~output .bus_hold = "false";
defparam \from_ID[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \NOPC8~output (
	.i(\inst_decoder|Equal24~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPC8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPC8~output .bus_hold = "false";
defparam \NOPC8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \NOPCF~output (
	.i(\inst_decoder|Equal25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPCF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPCF~output .bus_hold = "false";
defparam \NOPCF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \NOPD8~output (
	.i(\inst_decoder|Equal26~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPD8~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPD8~output .bus_hold = "false";
defparam \NOPD8~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \NOPDF~output (
	.i(\inst_decoder|Equal27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\NOPDF~output_o ),
	.obar());
// synopsys translate_off
defparam \NOPDF~output .bus_hold = "false";
defparam \NOPDF~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \pc[0]~output (
	.i(\prog_sequencer|pc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \pc[1]~output (
	.i(\prog_sequencer|pc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \pc[2]~output (
	.i(\prog_sequencer|pc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \pc[3]~output (
	.i(\prog_sequencer|pc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \pc[4]~output (
	.i(\prog_sequencer|pc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \pc[5]~output (
	.i(\prog_sequencer|pc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \pc[6]~output (
	.i(\prog_sequencer|pc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \pc[7]~output (
	.i(\prog_sequencer|pc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \from_PS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[0]~output .bus_hold = "false";
defparam \from_PS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \from_PS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[1]~output .bus_hold = "false";
defparam \from_PS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \from_PS[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[2]~output .bus_hold = "false";
defparam \from_PS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \from_PS[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[3]~output .bus_hold = "false";
defparam \from_PS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \from_PS[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[4]~output .bus_hold = "false";
defparam \from_PS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \from_PS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[5]~output .bus_hold = "false";
defparam \from_PS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \from_PS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[6]~output .bus_hold = "false";
defparam \from_PS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \from_PS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\from_PS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \from_PS[7]~output .bus_hold = "false";
defparam \from_PS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \pc_count[0]~output (
	.i(\prog_sequencer|pc_count [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_count[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_count[0]~output .bus_hold = "false";
defparam \pc_count[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \pc_count[1]~output (
	.i(\prog_sequencer|pc_count [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pc_count[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pc_count[1]~output .bus_hold = "false";
defparam \pc_count[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \run~output (
	.i(\prog_sequencer|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\run~output_o ),
	.obar());
// synopsys translate_off
defparam \run~output .bus_hold = "false";
defparam \run~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \sync_reset~output (
	.i(\sync_reset~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sync_reset~output_o ),
	.obar());
// synopsys translate_off
defparam \sync_reset~output .bus_hold = "false";
defparam \sync_reset~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y51_N5
dffeas \sync_reset~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reset~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sync_reset~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \sync_reset~reg0 .is_wysiwyg = "true";
defparam \sync_reset~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N2
cycloneive_lcell_comb \prog_sequencer|pc_count~0 (
// Equation(s):
// \prog_sequencer|pc_count~0_combout  = (!\prog_sequencer|pc_count [0] & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\prog_sequencer|pc_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc_count~0 .lut_mask = 16'h000F;
defparam \prog_sequencer|pc_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y51_N3
dffeas \prog_sequencer|pc_count[0] (
	.clk(\clk~input_o ),
	.d(\prog_sequencer|pc_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc_count[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N10
cycloneive_lcell_comb \prog_sequencer|Add0~0 (
// Equation(s):
// \prog_sequencer|Add0~0_combout  = \prog_sequencer|pc_count [0] $ (\prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_sequencer|pc_count [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add0~0 .lut_mask = 16'h0FF0;
defparam \prog_sequencer|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y51_N17
dffeas \prog_sequencer|pc_count[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\prog_sequencer|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync_reset~reg0_q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc_count[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y72_N4
cycloneive_lcell_comb \prog_sequencer|Equal1~0 (
// Equation(s):
// \prog_sequencer|Equal1~0_combout  = (\prog_sequencer|pc_count [0] & \prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_sequencer|pc_count [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal1~0 .lut_mask = 16'hF000;
defparam \prog_sequencer|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N2
cycloneive_lcell_comb \prog_sequencer|pc[0]~feeder (
// Equation(s):
// \prog_sequencer|pc[0]~feeder_combout  = \prog_sequencer|pm_addr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [0]),
	.cin(gnd),
	.combout(\prog_sequencer|pc[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[0]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|pc[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N3
dffeas \prog_sequencer|pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N8
cycloneive_lcell_comb \prog_sequencer|Add1~0 (
// Equation(s):
// \prog_sequencer|Add1~0_combout  = (\prog_sequencer|Equal1~0_combout  & (\prog_sequencer|pc [0] $ (VCC))) # (!\prog_sequencer|Equal1~0_combout  & (\prog_sequencer|pc [0] & VCC))
// \prog_sequencer|Add1~1  = CARRY((\prog_sequencer|Equal1~0_combout  & \prog_sequencer|pc [0]))

	.dataa(\prog_sequencer|Equal1~0_combout ),
	.datab(\prog_sequencer|pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\prog_sequencer|Add1~0_combout ),
	.cout(\prog_sequencer|Add1~1 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~0 .lut_mask = 16'h6688;
defparam \prog_sequencer|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N28
cycloneive_lcell_comb \prog_sequencer|pm_addr~0 (
// Equation(s):
// \prog_sequencer|pm_addr~0_combout  = (!\sync_reset~reg0_q  & \prog_sequencer|Add1~0_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|Add1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr~0 .lut_mask = 16'h3030;
defparam \prog_sequencer|pm_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N29
dffeas \prog_sequencer|pm_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[0] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N0
cycloneive_lcell_comb \prog_sequencer|pc[1]~feeder (
// Equation(s):
// \prog_sequencer|pc[1]~feeder_combout  = \prog_sequencer|pm_addr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|pc[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[1]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|pc[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N1
dffeas \prog_sequencer|pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N10
cycloneive_lcell_comb \prog_sequencer|Add1~2 (
// Equation(s):
// \prog_sequencer|Add1~2_combout  = (\prog_sequencer|pc [1] & (!\prog_sequencer|Add1~1 )) # (!\prog_sequencer|pc [1] & ((\prog_sequencer|Add1~1 ) # (GND)))
// \prog_sequencer|Add1~3  = CARRY((!\prog_sequencer|Add1~1 ) # (!\prog_sequencer|pc [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~1 ),
	.combout(\prog_sequencer|Add1~2_combout ),
	.cout(\prog_sequencer|Add1~3 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~2 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N30
cycloneive_lcell_comb \prog_sequencer|pm_addr~1 (
// Equation(s):
// \prog_sequencer|pm_addr~1_combout  = (!\sync_reset~reg0_q  & \prog_sequencer|Add1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~2_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr~1 .lut_mask = 16'h0F00;
defparam \prog_sequencer|pm_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N31
dffeas \prog_sequencer|pm_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[1] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N6
cycloneive_lcell_comb \prog_sequencer|pc[2]~feeder (
// Equation(s):
// \prog_sequencer|pc[2]~feeder_combout  = \prog_sequencer|pm_addr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|pc[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[2]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|pc[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N7
dffeas \prog_sequencer|pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[2] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N12
cycloneive_lcell_comb \prog_sequencer|Add1~4 (
// Equation(s):
// \prog_sequencer|Add1~4_combout  = (\prog_sequencer|pc [2] & (\prog_sequencer|Add1~3  $ (GND))) # (!\prog_sequencer|pc [2] & (!\prog_sequencer|Add1~3  & VCC))
// \prog_sequencer|Add1~5  = CARRY((\prog_sequencer|pc [2] & !\prog_sequencer|Add1~3 ))

	.dataa(\prog_sequencer|pc [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~3 ),
	.combout(\prog_sequencer|Add1~4_combout ),
	.cout(\prog_sequencer|Add1~5 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~4 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N4
cycloneive_lcell_comb \prog_sequencer|pm_addr~2 (
// Equation(s):
// \prog_sequencer|pm_addr~2_combout  = (!\sync_reset~reg0_q  & \prog_sequencer|Add1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sync_reset~reg0_q ),
	.datad(\prog_sequencer|Add1~4_combout ),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr~2 .lut_mask = 16'h0F00;
defparam \prog_sequencer|pm_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N5
dffeas \prog_sequencer|pm_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[2] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N6
cycloneive_lcell_comb \prog_sequencer|pc[3]~feeder (
// Equation(s):
// \prog_sequencer|pc[3]~feeder_combout  = \prog_sequencer|pm_addr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [3]),
	.cin(gnd),
	.combout(\prog_sequencer|pc[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[3]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|pc[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N7
dffeas \prog_sequencer|pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[3] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N14
cycloneive_lcell_comb \prog_sequencer|Add1~6 (
// Equation(s):
// \prog_sequencer|Add1~6_combout  = (\prog_sequencer|pc [3] & (!\prog_sequencer|Add1~5 )) # (!\prog_sequencer|pc [3] & ((\prog_sequencer|Add1~5 ) # (GND)))
// \prog_sequencer|Add1~7  = CARRY((!\prog_sequencer|Add1~5 ) # (!\prog_sequencer|pc [3]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~5 ),
	.combout(\prog_sequencer|Add1~6_combout ),
	.cout(\prog_sequencer|Add1~7 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~6 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N24
cycloneive_lcell_comb \prog_sequencer|pm_addr~3 (
// Equation(s):
// \prog_sequencer|pm_addr~3_combout  = (!\sync_reset~reg0_q  & \prog_sequencer|Add1~6_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(\prog_sequencer|Add1~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|pm_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pm_addr~3 .lut_mask = 16'h3030;
defparam \prog_sequencer|pm_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N25
dffeas \prog_sequencer|pm_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pm_addr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[3] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N0
cycloneive_lcell_comb \prog_sequencer|pc[4]~feeder (
// Equation(s):
// \prog_sequencer|pc[4]~feeder_combout  = \prog_sequencer|pm_addr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [4]),
	.cin(gnd),
	.combout(\prog_sequencer|pc[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[4]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|pc[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N1
dffeas \prog_sequencer|pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[4] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N16
cycloneive_lcell_comb \prog_sequencer|Add1~8 (
// Equation(s):
// \prog_sequencer|Add1~8_combout  = (\prog_sequencer|pc [4] & (\prog_sequencer|Add1~7  $ (GND))) # (!\prog_sequencer|pc [4] & (!\prog_sequencer|Add1~7  & VCC))
// \prog_sequencer|Add1~9  = CARRY((\prog_sequencer|pc [4] & !\prog_sequencer|Add1~7 ))

	.dataa(\prog_sequencer|pc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~7 ),
	.combout(\prog_sequencer|Add1~8_combout ),
	.cout(\prog_sequencer|Add1~9 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~8 .lut_mask = 16'hA50A;
defparam \prog_sequencer|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y72_N17
dffeas \prog_sequencer|pm_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync_reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[4] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y72_N22
cycloneive_lcell_comb \prog_sequencer|pc[5]~feeder (
// Equation(s):
// \prog_sequencer|pc[5]~feeder_combout  = \prog_sequencer|pm_addr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [5]),
	.cin(gnd),
	.combout(\prog_sequencer|pc[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[5]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|pc[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y72_N23
dffeas \prog_sequencer|pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N18
cycloneive_lcell_comb \prog_sequencer|Add1~10 (
// Equation(s):
// \prog_sequencer|Add1~10_combout  = (\prog_sequencer|pc [5] & (!\prog_sequencer|Add1~9 )) # (!\prog_sequencer|pc [5] & ((\prog_sequencer|Add1~9 ) # (GND)))
// \prog_sequencer|Add1~11  = CARRY((!\prog_sequencer|Add1~9 ) # (!\prog_sequencer|pc [5]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~9 ),
	.combout(\prog_sequencer|Add1~10_combout ),
	.cout(\prog_sequencer|Add1~11 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~10 .lut_mask = 16'h3C3F;
defparam \prog_sequencer|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y72_N19
dffeas \prog_sequencer|pm_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync_reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[5] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N24
cycloneive_lcell_comb \prog_sequencer|pc[6]~feeder (
// Equation(s):
// \prog_sequencer|pc[6]~feeder_combout  = \prog_sequencer|pm_addr [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\prog_sequencer|pm_addr [6]),
	.cin(gnd),
	.combout(\prog_sequencer|pc[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[6]~feeder .lut_mask = 16'hFF00;
defparam \prog_sequencer|pc[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N25
dffeas \prog_sequencer|pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N20
cycloneive_lcell_comb \prog_sequencer|Add1~12 (
// Equation(s):
// \prog_sequencer|Add1~12_combout  = (\prog_sequencer|pc [6] & (\prog_sequencer|Add1~11  $ (GND))) # (!\prog_sequencer|pc [6] & (!\prog_sequencer|Add1~11  & VCC))
// \prog_sequencer|Add1~13  = CARRY((\prog_sequencer|pc [6] & !\prog_sequencer|Add1~11 ))

	.dataa(gnd),
	.datab(\prog_sequencer|pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\prog_sequencer|Add1~11 ),
	.combout(\prog_sequencer|Add1~12_combout ),
	.cout(\prog_sequencer|Add1~13 ));
// synopsys translate_off
defparam \prog_sequencer|Add1~12 .lut_mask = 16'hC30C;
defparam \prog_sequencer|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y72_N21
dffeas \prog_sequencer|pm_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync_reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[6] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N26
cycloneive_lcell_comb \prog_sequencer|pc[7]~feeder (
// Equation(s):
// \prog_sequencer|pc[7]~feeder_combout  = \prog_sequencer|pm_addr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pm_addr [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\prog_sequencer|pc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|pc[7]~feeder .lut_mask = 16'hF0F0;
defparam \prog_sequencer|pc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y72_N27
dffeas \prog_sequencer|pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|pc[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pc[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N22
cycloneive_lcell_comb \prog_sequencer|Add1~14 (
// Equation(s):
// \prog_sequencer|Add1~14_combout  = \prog_sequencer|pc [7] $ (\prog_sequencer|Add1~13 )

	.dataa(\prog_sequencer|pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\prog_sequencer|Add1~13 ),
	.combout(\prog_sequencer|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Add1~14 .lut_mask = 16'h5A5A;
defparam \prog_sequencer|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y72_N23
dffeas \prog_sequencer|pm_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\prog_sequencer|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\sync_reset~reg0_q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\prog_sequencer|pm_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \prog_sequencer|pm_addr[7] .is_wysiwyg = "true";
defparam \prog_sequencer|pm_addr[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \prog_memory|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|pm_addr [7],\prog_sequencer|pm_addr [6],\prog_sequencer|pm_addr [5],\prog_sequencer|pm_addr [4],\prog_sequencer|pm_addr [3],\prog_sequencer|pm_addr [2],\prog_sequencer|pm_addr [1],\prog_sequencer|pm_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_memory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file = "computational_test.hex";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "program_memory:prog_memory|altsyncram:altsyncram_component|altsyncram_t7b1:auto_generated|ALTSYNCRAM";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000039000000000000000000000000000000000000000000000000000000000000000000E40011000000000000000000000000000000000000000E4003C000DC000D000880031000F00037000300022000C0003C000DC000F000880031000F00037000300022000C0003C000DC000D000880031000F00037000300022000C0003C000DC000D000880031000F000370003C0022000C00018000540010000300009000100002000F00035000F0003700098003200088002E000000000000000000000000000000E00018000540010000300008000100001000F0003500094002600088003C000D40025000800022000800018000540010000300008000100000;
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \prog_memory|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\prog_sequencer|pm_addr [7],\prog_sequencer|pm_addr [6],\prog_sequencer|pm_addr [5],\prog_sequencer|pm_addr [4],\prog_sequencer|pm_addr [3],\prog_sequencer|pm_addr [2],\prog_sequencer|pm_addr [1],\prog_sequencer|pm_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\prog_memory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file = "computational_test.hex";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "program_memory:prog_memory|altsyncram:altsyncram_component|altsyncram_t7b1:auto_generated|ALTSYNCRAM";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 256;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 18;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \prog_memory|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h000000030000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000000000000000000000C00030000000020000800030000C00000000C00020000000030000000030000800020000C00000000000020000C00030000000010000800010000C00000000400020000800030000000020000800000000C00000000C00020000400000000000000000000020000000010000400030000C00000000800010000C00010000000000000000000000000000000400000000000000000000020000000000000C0000000000001000000003000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N24
cycloneive_lcell_comb \inst_decoder|Equal19~0 (
// Equation(s):
// \inst_decoder|Equal19~0_combout  = (\prog_sequencer|pc_count [1] & (\prog_memory|altsyncram_component|auto_generated|q_a [7] & (!\prog_sequencer|pc_count [0] & !\prog_memory|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\prog_sequencer|pc_count [1]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst_decoder|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal19~0 .lut_mask = 16'h0008;
defparam \inst_decoder|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N12
cycloneive_lcell_comb \comp_unit|data_bus[0]~6 (
// Equation(s):
// \comp_unit|data_bus[0]~6_combout  = ((!\prog_memory|altsyncram_component|auto_generated|q_a [0] & (\prog_memory|altsyncram_component|auto_generated|q_a [2] & !\prog_memory|altsyncram_component|auto_generated|q_a [1]))) # (!\inst_decoder|Equal19~0_combout 
// )

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\inst_decoder|Equal19~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~6 .lut_mask = 16'h04FF;
defparam \comp_unit|data_bus[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \i_pins[0]~input (
	.i(i_pins[0]),
	.ibar(gnd),
	.o(\i_pins[0]~input_o ));
// synopsys translate_off
defparam \i_pins[0]~input .bus_hold = "false";
defparam \i_pins[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N8
cycloneive_lcell_comb \inst_decoder|ir[5]~3 (
// Equation(s):
// \inst_decoder|ir[5]~3_combout  = (\prog_sequencer|pc_count [1] & (\prog_memory|altsyncram_component|auto_generated|q_a [5] & !\prog_sequencer|pc_count [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\prog_sequencer|pc_count [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[5]~3 .lut_mask = 16'h00C0;
defparam \inst_decoder|ir[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N26
cycloneive_lcell_comb \inst_decoder|ir[4]~1 (
// Equation(s):
// \inst_decoder|ir[4]~1_combout  = (\prog_sequencer|pc_count [1] & (!\prog_sequencer|pc_count [0] & \prog_memory|altsyncram_component|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst_decoder|ir[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[4]~1 .lut_mask = 16'h0C00;
defparam \inst_decoder|ir[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N20
cycloneive_lcell_comb \inst_decoder|ir[7]~2 (
// Equation(s):
// \inst_decoder|ir[7]~2_combout  = ((\prog_memory|altsyncram_component|auto_generated|q_a [7]) # (\prog_sequencer|pc_count [0])) # (!\prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\prog_sequencer|pc_count [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[7]~2 .lut_mask = 16'hFFF3;
defparam \inst_decoder|ir[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N4
cycloneive_lcell_comb \inst_decoder|reg_en[0]~2 (
// Equation(s):
// \inst_decoder|reg_en[0]~2_combout  = (!\prog_sequencer|pc_count [0] & (\prog_sequencer|pc_count [1] & !\prog_memory|altsyncram_component|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_sequencer|pc_count [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~2 .lut_mask = 16'h0030;
defparam \inst_decoder|reg_en[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N6
cycloneive_lcell_comb \inst_decoder|ir[3]~0 (
// Equation(s):
// \inst_decoder|ir[3]~0_combout  = (\prog_sequencer|pc_count [0]) # ((\prog_memory|altsyncram_component|auto_generated|q_a [3]) # (!\prog_sequencer|pc_count [1]))

	.dataa(\prog_sequencer|pc_count [0]),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst_decoder|ir[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[3]~0 .lut_mask = 16'hFFAF;
defparam \inst_decoder|ir[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N0
cycloneive_lcell_comb \prog_sequencer|Equal0~0 (
// Equation(s):
// \prog_sequencer|Equal0~0_combout  = (!\prog_sequencer|pc_count [0] & \prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_sequencer|pc_count [0]),
	.datad(\prog_sequencer|pc_count [1]),
	.cin(gnd),
	.combout(\prog_sequencer|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \prog_sequencer|Equal0~0 .lut_mask = 16'h0F00;
defparam \prog_sequencer|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N6
cycloneive_lcell_comb \inst_decoder|always7~0 (
// Equation(s):
// \inst_decoder|always7~0_combout  = (\inst_decoder|ir[3]~0_combout  & (\prog_sequencer|Equal0~0_combout  & (\prog_memory|altsyncram_component|auto_generated|q_a [7] & !\prog_memory|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst_decoder|ir[3]~0_combout ),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst_decoder|always7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|always7~0 .lut_mask = 16'h0080;
defparam \inst_decoder|always7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N2
cycloneive_lcell_comb \inst_decoder|reg_en[1]~5 (
// Equation(s):
// \inst_decoder|reg_en[1]~5_combout  = (\inst_decoder|ir[4]~1_combout  & (!\inst_decoder|ir[7]~2_combout  & (\inst_decoder|reg_en[0]~2_combout ))) # (!\inst_decoder|ir[4]~1_combout  & (((\inst_decoder|always7~0_combout ))))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\inst_decoder|ir[7]~2_combout ),
	.datac(\inst_decoder|reg_en[0]~2_combout ),
	.datad(\inst_decoder|always7~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~5 .lut_mask = 16'h7520;
defparam \inst_decoder|reg_en[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N16
cycloneive_lcell_comb \inst_decoder|reg_en[1]~6 (
// Equation(s):
// \inst_decoder|reg_en[1]~6_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir[5]~3_combout  & \inst_decoder|reg_en[1]~5_combout ))

	.dataa(\inst_decoder|ir[5]~3_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\inst_decoder|reg_en[1]~5_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[1]~6 .lut_mask = 16'hDDCC;
defparam \inst_decoder|reg_en[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y50_N17
dffeas \comp_unit|x1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[0] .is_wysiwyg = "true";
defparam \comp_unit|x1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N30
cycloneive_lcell_comb \inst_decoder|reg_en[0]~3 (
// Equation(s):
// \inst_decoder|reg_en[0]~3_combout  = (!\prog_memory|altsyncram_component|auto_generated|q_a [5] & ((!\prog_memory|altsyncram_component|auto_generated|q_a [3]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [7])))

	.dataa(gnd),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~3 .lut_mask = 16'h030F;
defparam \inst_decoder|reg_en[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N24
cycloneive_lcell_comb \inst_decoder|reg_en[0]~4 (
// Equation(s):
// \inst_decoder|reg_en[0]~4_combout  = (\sync_reset~reg0_q ) # ((!\prog_memory|altsyncram_component|auto_generated|q_a [4] & (\inst_decoder|reg_en[0]~3_combout  & \inst_decoder|reg_en[0]~2_combout )))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.datab(\sync_reset~reg0_q ),
	.datac(\inst_decoder|reg_en[0]~3_combout ),
	.datad(\inst_decoder|reg_en[0]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[0]~4 .lut_mask = 16'hDCCC;
defparam \inst_decoder|reg_en[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y51_N29
dffeas \comp_unit|x0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[0] .is_wysiwyg = "true";
defparam \comp_unit|x0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N28
cycloneive_lcell_comb \comp_unit|x[0]~3 (
// Equation(s):
// \comp_unit|x[0]~3_combout  = (\sync_reset~reg0_q  & (((\comp_unit|x0 [0])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[4]~1_combout  & (\comp_unit|x1 [0])) # (!\inst_decoder|ir[4]~1_combout  & ((\comp_unit|x0 [0])))))

	.dataa(\comp_unit|x1 [0]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [0]),
	.datad(\inst_decoder|ir[4]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[0]~3 .lut_mask = 16'hE2F0;
defparam \comp_unit|x[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \i_pins[1]~input (
	.i(i_pins[1]),
	.ibar(gnd),
	.o(\i_pins[1]~input_o ));
// synopsys translate_off
defparam \i_pins[1]~input .bus_hold = "false";
defparam \i_pins[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y51_N11
dffeas \comp_unit|x0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[1] .is_wysiwyg = "true";
defparam \comp_unit|x0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N26
cycloneive_lcell_comb \comp_unit|data_bus[0]~1 (
// Equation(s):
// \comp_unit|data_bus[0]~1_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [0]) # ((\prog_sequencer|pc_count [0]) # ((!\prog_sequencer|pc_count [1]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_sequencer|pc_count [1]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~1 .lut_mask = 16'hEFFF;
defparam \comp_unit|data_bus[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N22
cycloneive_lcell_comb \inst_decoder|Equal0~1 (
// Equation(s):
// \inst_decoder|Equal0~1_combout  = (\inst_decoder|ir[4]~1_combout  & (!\inst_decoder|ir[5]~3_combout  & (!\inst_decoder|reg_en[0]~2_combout  & !\inst_decoder|ir[7]~2_combout )))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\inst_decoder|ir[5]~3_combout ),
	.datac(\inst_decoder|reg_en[0]~2_combout ),
	.datad(\inst_decoder|ir[7]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal0~1 .lut_mask = 16'h0002;
defparam \inst_decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N16
cycloneive_lcell_comb \inst_decoder|always7~1 (
// Equation(s):
// \inst_decoder|always7~1_combout  = (!\inst_decoder|ir[4]~1_combout  & (\inst_decoder|Equal19~0_combout  & (\inst_decoder|ir[5]~3_combout  & \inst_decoder|ir[3]~0_combout )))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\inst_decoder|Equal19~0_combout ),
	.datac(\inst_decoder|ir[5]~3_combout ),
	.datad(\inst_decoder|ir[3]~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|always7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|always7~1 .lut_mask = 16'h4000;
defparam \inst_decoder|always7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N12
cycloneive_lcell_comb \inst_decoder|reg_en[5]~11 (
// Equation(s):
// \inst_decoder|reg_en[5]~11_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|Equal0~1_combout ) # (\inst_decoder|always7~1_combout ))

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(\inst_decoder|Equal0~1_combout ),
	.datad(\inst_decoder|always7~1_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[5]~11 .lut_mask = 16'hFFFA;
defparam \inst_decoder|reg_en[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y50_N3
dffeas \comp_unit|m[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[1] .is_wysiwyg = "true";
defparam \comp_unit|m[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y50_N25
dffeas \comp_unit|m[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[0] .is_wysiwyg = "true";
defparam \comp_unit|m[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N6
cycloneive_lcell_comb \comp_unit|i[0]~4 (
// Equation(s):
// \comp_unit|i[0]~4_combout  = (\comp_unit|i [0] & (\comp_unit|m [0] $ (VCC))) # (!\comp_unit|i [0] & (\comp_unit|m [0] & VCC))
// \comp_unit|i[0]~5  = CARRY((\comp_unit|i [0] & \comp_unit|m [0]))

	.dataa(\comp_unit|i [0]),
	.datab(\comp_unit|m [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|i[0]~4_combout ),
	.cout(\comp_unit|i[0]~5 ));
// synopsys translate_off
defparam \comp_unit|i[0]~4 .lut_mask = 16'h6688;
defparam \comp_unit|i[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N26
cycloneive_lcell_comb \comp_unit|always6~0 (
// Equation(s):
// \comp_unit|always6~0_combout  = (\inst_decoder|ir[4]~1_combout  & (((\inst_decoder|ir[3]~0_combout ) # (!\inst_decoder|reg_en[0]~2_combout )) # (!\inst_decoder|ir[7]~2_combout ))) # (!\inst_decoder|ir[4]~1_combout  & ((\inst_decoder|ir[7]~2_combout ) # 
// ((\inst_decoder|reg_en[0]~2_combout ))))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\inst_decoder|ir[7]~2_combout ),
	.datac(\inst_decoder|reg_en[0]~2_combout ),
	.datad(\inst_decoder|ir[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~0 .lut_mask = 16'hFE7E;
defparam \comp_unit|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N10
cycloneive_lcell_comb \inst_decoder|ir[2]~4 (
// Equation(s):
// \inst_decoder|ir[2]~4_combout  = ((\prog_memory|altsyncram_component|auto_generated|q_a [2]) # (\prog_sequencer|pc_count [0])) # (!\prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\prog_sequencer|pc_count [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[2]~4 .lut_mask = 16'hFFF3;
defparam \inst_decoder|ir[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N12
cycloneive_lcell_comb \inst_decoder|ir[1]~5 (
// Equation(s):
// \inst_decoder|ir[1]~5_combout  = ((\prog_memory|altsyncram_component|auto_generated|q_a [1]) # (\prog_sequencer|pc_count [0])) # (!\prog_sequencer|pc_count [1])

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_sequencer|pc_count [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[1]~5 .lut_mask = 16'hFFF3;
defparam \inst_decoder|ir[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N16
cycloneive_lcell_comb \inst_decoder|ir[0]~6 (
// Equation(s):
// \inst_decoder|ir[0]~6_combout  = (!\prog_sequencer|pc_count [0] & (\prog_sequencer|pc_count [1] & !\prog_memory|altsyncram_component|auto_generated|q_a [0]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_sequencer|pc_count [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[0]~6 .lut_mask = 16'h0030;
defparam \inst_decoder|ir[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N26
cycloneive_lcell_comb \inst_decoder|Equal25~0 (
// Equation(s):
// \inst_decoder|Equal25~0_combout  = (\inst_decoder|ir[2]~4_combout  & (\inst_decoder|ir[1]~5_combout  & !\inst_decoder|ir[0]~6_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|ir[2]~4_combout ),
	.datac(\inst_decoder|ir[1]~5_combout ),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~0 .lut_mask = 16'h00C0;
defparam \inst_decoder|Equal25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N0
cycloneive_lcell_comb \inst_decoder|reg_en[6]~12 (
// Equation(s):
// \inst_decoder|reg_en[6]~12_combout  = (\inst_decoder|Equal25~0_combout ) # ((\prog_sequencer|Equal0~0_combout  & (\inst_decoder|ir[4]~1_combout  & \prog_memory|altsyncram_component|auto_generated|q_a [5])))

	.dataa(\prog_sequencer|Equal0~0_combout ),
	.datab(\inst_decoder|ir[4]~1_combout ),
	.datac(\inst_decoder|Equal25~0_combout ),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~12 .lut_mask = 16'hF8F0;
defparam \inst_decoder|reg_en[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N2
cycloneive_lcell_comb \inst_decoder|reg_en[6]~13 (
// Equation(s):
// \inst_decoder|reg_en[6]~13_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [7] & (((!\prog_memory|altsyncram_component|auto_generated|q_a [6] & \inst_decoder|reg_en[6]~12_combout )))) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [7] & (\prog_memory|altsyncram_component|auto_generated|q_a [5] & (\prog_memory|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.datad(\inst_decoder|reg_en[6]~12_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~13 .lut_mask = 16'h2C20;
defparam \inst_decoder|reg_en[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N6
cycloneive_lcell_comb \inst_decoder|reg_en[6]~18 (
// Equation(s):
// \inst_decoder|reg_en[6]~18_combout  = (\sync_reset~reg0_q ) # ((!\prog_sequencer|pc_count [0] & (\prog_sequencer|pc_count [1] & \inst_decoder|reg_en[6]~13_combout )))

	.dataa(\prog_sequencer|pc_count [0]),
	.datab(\prog_sequencer|pc_count [1]),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[6]~13_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[6]~18 .lut_mask = 16'hF4F0;
defparam \inst_decoder|reg_en[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N8
cycloneive_lcell_comb \comp_unit|always6~1 (
// Equation(s):
// \comp_unit|always6~1_combout  = (\sync_reset~reg0_q ) # (((\inst_decoder|ir[5]~3_combout  & !\comp_unit|always6~0_combout )) # (!\inst_decoder|reg_en[6]~18_combout ))

	.dataa(\inst_decoder|ir[5]~3_combout ),
	.datab(\comp_unit|always6~0_combout ),
	.datac(\sync_reset~reg0_q ),
	.datad(\inst_decoder|reg_en[6]~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|always6~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always6~1 .lut_mask = 16'hF2FF;
defparam \comp_unit|always6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y50_N7
dffeas \comp_unit|i[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[0]~4_combout ),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[0] .is_wysiwyg = "true";
defparam \comp_unit|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N8
cycloneive_lcell_comb \comp_unit|i[1]~6 (
// Equation(s):
// \comp_unit|i[1]~6_combout  = (\comp_unit|m [1] & ((\comp_unit|i [1] & (\comp_unit|i[0]~5  & VCC)) # (!\comp_unit|i [1] & (!\comp_unit|i[0]~5 )))) # (!\comp_unit|m [1] & ((\comp_unit|i [1] & (!\comp_unit|i[0]~5 )) # (!\comp_unit|i [1] & ((\comp_unit|i[0]~5 
// ) # (GND)))))
// \comp_unit|i[1]~7  = CARRY((\comp_unit|m [1] & (!\comp_unit|i [1] & !\comp_unit|i[0]~5 )) # (!\comp_unit|m [1] & ((!\comp_unit|i[0]~5 ) # (!\comp_unit|i [1]))))

	.dataa(\comp_unit|m [1]),
	.datab(\comp_unit|i [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[0]~5 ),
	.combout(\comp_unit|i[1]~6_combout ),
	.cout(\comp_unit|i[1]~7 ));
// synopsys translate_off
defparam \comp_unit|i[1]~6 .lut_mask = 16'h9617;
defparam \comp_unit|i[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y50_N9
dffeas \comp_unit|i[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[1]~6_combout ),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[1] .is_wysiwyg = "true";
defparam \comp_unit|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N4
cycloneive_lcell_comb \comp_unit|data_bus[0]~0 (
// Equation(s):
// \comp_unit|data_bus[0]~0_combout  = ((\prog_memory|altsyncram_component|auto_generated|q_a [1] & \prog_memory|altsyncram_component|auto_generated|q_a [2])) # (!\inst_decoder|ir[0]~6_combout )

	.dataa(gnd),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~0 .lut_mask = 16'hC0FF;
defparam \comp_unit|data_bus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N22
cycloneive_lcell_comb \comp_unit|data_bus[1]~13 (
// Equation(s):
// \comp_unit|data_bus[1]~13_combout  = (\comp_unit|data_bus[0]~1_combout  & (((\comp_unit|data_bus[0]~0_combout )))) # (!\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|data_bus[0]~0_combout  & (\comp_unit|i [1])) # (!\comp_unit|data_bus[0]~0_combout  & 
// ((\comp_unit|y0 [1])))))

	.dataa(\comp_unit|i [1]),
	.datab(\comp_unit|data_bus[0]~1_combout ),
	.datac(\comp_unit|y0 [1]),
	.datad(\comp_unit|data_bus[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~13 .lut_mask = 16'hEE30;
defparam \comp_unit|data_bus[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N10
cycloneive_lcell_comb \inst_decoder|reg_en[7]~14 (
// Equation(s):
// \inst_decoder|reg_en[7]~14_combout  = (\prog_sequencer|Equal0~0_combout  & ((\prog_memory|altsyncram_component|auto_generated|q_a [7] & (\inst_decoder|ir[3]~0_combout  & !\prog_memory|altsyncram_component|auto_generated|q_a [6])) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [7] & ((\prog_memory|altsyncram_component|auto_generated|q_a [6])))))

	.dataa(\inst_decoder|ir[3]~0_combout ),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~14 .lut_mask = 16'h0C80;
defparam \inst_decoder|reg_en[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N24
cycloneive_lcell_comb \inst_decoder|reg_en[7]~15 (
// Equation(s):
// \inst_decoder|reg_en[7]~15_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|ir[4]~1_combout  & (\inst_decoder|ir[5]~3_combout  & \inst_decoder|reg_en[7]~14_combout )))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\inst_decoder|ir[5]~3_combout ),
	.datad(\inst_decoder|reg_en[7]~14_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[7]~15 .lut_mask = 16'hECCC;
defparam \inst_decoder|reg_en[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \i_pins[2]~input (
	.i(i_pins[2]),
	.ibar(gnd),
	.o(\i_pins[2]~input_o ));
// synopsys translate_off
defparam \i_pins[2]~input .bus_hold = "false";
defparam \i_pins[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X34_Y51_N17
dffeas \comp_unit|x0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[2] .is_wysiwyg = "true";
defparam \comp_unit|x0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N0
cycloneive_lcell_comb \inst_decoder|always3~0 (
// Equation(s):
// \inst_decoder|always3~0_combout  = (!\inst_decoder|ir[3]~0_combout  & (\prog_sequencer|Equal0~0_combout  & (\prog_memory|altsyncram_component|auto_generated|q_a [7] & !\prog_memory|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\inst_decoder|ir[3]~0_combout ),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst_decoder|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|always3~0 .lut_mask = 16'h0040;
defparam \inst_decoder|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N14
cycloneive_lcell_comb \inst_decoder|Equal0~0 (
// Equation(s):
// \inst_decoder|Equal0~0_combout  = (!\inst_decoder|ir[4]~1_combout  & (\inst_decoder|ir[5]~3_combout  & (\inst_decoder|reg_en[0]~2_combout  & !\inst_decoder|ir[7]~2_combout )))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\inst_decoder|ir[5]~3_combout ),
	.datac(\inst_decoder|reg_en[0]~2_combout ),
	.datad(\inst_decoder|ir[7]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal0~0 .lut_mask = 16'h0040;
defparam \inst_decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N16
cycloneive_lcell_comb \inst_decoder|always3~1 (
// Equation(s):
// \inst_decoder|always3~1_combout  = (\prog_sequencer|pc_count [1] & (!\prog_sequencer|pc_count [0] & (!\prog_memory|altsyncram_component|auto_generated|q_a [5] & \prog_memory|altsyncram_component|auto_generated|q_a [4])))

	.dataa(\prog_sequencer|pc_count [1]),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst_decoder|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|always3~1 .lut_mask = 16'h0200;
defparam \inst_decoder|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N4
cycloneive_lcell_comb \inst_decoder|reg_en[2]~7 (
// Equation(s):
// \inst_decoder|reg_en[2]~7_combout  = (\inst_decoder|Equal0~0_combout ) # ((\sync_reset~reg0_q ) # ((\inst_decoder|always3~0_combout  & \inst_decoder|always3~1_combout )))

	.dataa(\inst_decoder|always3~0_combout ),
	.datab(\inst_decoder|Equal0~0_combout ),
	.datac(\inst_decoder|always3~1_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[2]~7 .lut_mask = 16'hFFEC;
defparam \inst_decoder|reg_en[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y51_N31
dffeas \comp_unit|y0[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[2] .is_wysiwyg = "true";
defparam \comp_unit|y0[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N20
cycloneive_lcell_comb \comp_unit|data_bus[2]~20 (
// Equation(s):
// \comp_unit|data_bus[2]~20_combout  = (\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|x0 [2]) # ((\comp_unit|data_bus[0]~0_combout )))) # (!\comp_unit|data_bus[0]~1_combout  & (((\comp_unit|y0 [2] & !\comp_unit|data_bus[0]~0_combout ))))

	.dataa(\comp_unit|x0 [2]),
	.datab(\comp_unit|y0 [2]),
	.datac(\comp_unit|data_bus[0]~1_combout ),
	.datad(\comp_unit|data_bus[0]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~20 .lut_mask = 16'hF0AC;
defparam \comp_unit|data_bus[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N18
cycloneive_lcell_comb \inst_decoder|reg_en[3]~8 (
// Equation(s):
// \inst_decoder|reg_en[3]~8_combout  = (\inst_decoder|ir[5]~3_combout  & (((\inst_decoder|reg_en[0]~2_combout  & !\inst_decoder|ir[7]~2_combout )))) # (!\inst_decoder|ir[5]~3_combout  & (\inst_decoder|always7~0_combout ))

	.dataa(\inst_decoder|always7~0_combout ),
	.datab(\inst_decoder|reg_en[0]~2_combout ),
	.datac(\inst_decoder|ir[5]~3_combout ),
	.datad(\inst_decoder|ir[7]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~8 .lut_mask = 16'h0ACA;
defparam \inst_decoder|reg_en[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N28
cycloneive_lcell_comb \inst_decoder|reg_en[3]~9 (
// Equation(s):
// \inst_decoder|reg_en[3]~9_combout  = (\sync_reset~reg0_q ) # ((\inst_decoder|reg_en[3]~8_combout  & \inst_decoder|ir[4]~1_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|reg_en[3]~8_combout ),
	.datac(\inst_decoder|ir[4]~1_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[3]~9 .lut_mask = 16'hFFC0;
defparam \inst_decoder|reg_en[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y51_N19
dffeas \comp_unit|y1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[2] .is_wysiwyg = "true";
defparam \comp_unit|y1[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \data_mem|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst_decoder|reg_en[7]~15_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\comp_unit|data_bus[3]~33_combout ,\comp_unit|data_bus[2]~26_combout ,\comp_unit|data_bus[1]~19_combout ,\comp_unit|data_bus[0]~12_combout }),
	.portaaddr({\comp_unit|i [3],\comp_unit|i [2],\comp_unit|i [1],\comp_unit|i [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(4'b0000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\data_mem|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_93g1:auto_generated|ALTSYNCRAM";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \data_mem|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X35_Y51_N9
dffeas \comp_unit|y1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[3] .is_wysiwyg = "true";
defparam \comp_unit|y1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N14
cycloneive_lcell_comb \comp_unit|x1[3]~feeder (
// Equation(s):
// \comp_unit|x1[3]~feeder_combout  = \comp_unit|data_bus[3]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[3]~33_combout ),
	.cin(gnd),
	.combout(\comp_unit|x1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y50_N15
dffeas \comp_unit|x1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[3] .is_wysiwyg = "true";
defparam \comp_unit|x1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N24
cycloneive_lcell_comb \comp_unit|data_bus[3]~28 (
// Equation(s):
// \comp_unit|data_bus[3]~28_combout  = (\inst_decoder|ir[2]~4_combout  & (((\inst_decoder|ir[1]~5_combout )))) # (!\inst_decoder|ir[2]~4_combout  & ((\inst_decoder|ir[1]~5_combout  & (\comp_unit|y1 [3])) # (!\inst_decoder|ir[1]~5_combout  & ((\comp_unit|x1 
// [3])))))

	.dataa(\inst_decoder|ir[2]~4_combout ),
	.datab(\comp_unit|y1 [3]),
	.datac(\comp_unit|x1 [3]),
	.datad(\inst_decoder|ir[1]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~28 .lut_mask = 16'hEE50;
defparam \comp_unit|data_bus[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N22
cycloneive_lcell_comb \comp_unit|data_bus[3]~29 (
// Equation(s):
// \comp_unit|data_bus[3]~29_combout  = (\inst_decoder|ir[2]~4_combout  & ((\comp_unit|data_bus[3]~28_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [3]))) # (!\comp_unit|data_bus[3]~28_combout  & (\comp_unit|m [3])))) # 
// (!\inst_decoder|ir[2]~4_combout  & (((\comp_unit|data_bus[3]~28_combout ))))

	.dataa(\inst_decoder|ir[2]~4_combout ),
	.datab(\comp_unit|m [3]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [3]),
	.datad(\comp_unit|data_bus[3]~28_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~29 .lut_mask = 16'hF588;
defparam \comp_unit|data_bus[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y51_N17
dffeas \comp_unit|y0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[3] .is_wysiwyg = "true";
defparam \comp_unit|y0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N20
cycloneive_lcell_comb \comp_unit|data_bus[3]~27 (
// Equation(s):
// \comp_unit|data_bus[3]~27_combout  = (\comp_unit|data_bus[0]~1_combout  & (((\comp_unit|data_bus[0]~0_combout )))) # (!\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|data_bus[0]~0_combout  & (\comp_unit|i [3])) # (!\comp_unit|data_bus[0]~0_combout  & 
// ((\comp_unit|y0 [3])))))

	.dataa(\comp_unit|data_bus[0]~1_combout ),
	.datab(\comp_unit|i [3]),
	.datac(\comp_unit|data_bus[0]~0_combout ),
	.datad(\comp_unit|y0 [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~27 .lut_mask = 16'hE5E0;
defparam \comp_unit|data_bus[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y51_N23
dffeas \comp_unit|x0[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x0[3] .is_wysiwyg = "true";
defparam \comp_unit|x0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N16
cycloneive_lcell_comb \comp_unit|data_bus[3]~30 (
// Equation(s):
// \comp_unit|data_bus[3]~30_combout  = (\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|data_bus[3]~27_combout  & (\comp_unit|data_bus[3]~29_combout )) # (!\comp_unit|data_bus[3]~27_combout  & ((\comp_unit|x0 [3]))))) # (!\comp_unit|data_bus[0]~1_combout  
// & (((\comp_unit|data_bus[3]~27_combout ))))

	.dataa(\comp_unit|data_bus[0]~1_combout ),
	.datab(\comp_unit|data_bus[3]~29_combout ),
	.datac(\comp_unit|data_bus[3]~27_combout ),
	.datad(\comp_unit|x0 [3]),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~30 .lut_mask = 16'hDAD0;
defparam \comp_unit|data_bus[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N22
cycloneive_lcell_comb \comp_unit|x[3]~0 (
// Equation(s):
// \comp_unit|x[3]~0_combout  = (\sync_reset~reg0_q  & (((\comp_unit|x0 [3])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[4]~1_combout  & (\comp_unit|x1 [3])) # (!\inst_decoder|ir[4]~1_combout  & ((\comp_unit|x0 [3])))))

	.dataa(\comp_unit|x1 [3]),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [3]),
	.datad(\inst_decoder|ir[4]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|x[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[3]~0 .lut_mask = 16'hE2F0;
defparam \comp_unit|x[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y51_N7
dffeas \comp_unit|y0[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[0] .is_wysiwyg = "true";
defparam \comp_unit|y0[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N23
dffeas \comp_unit|y1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[0] .is_wysiwyg = "true";
defparam \comp_unit|y1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N6
cycloneive_lcell_comb \comp_unit|y[0]~3 (
// Equation(s):
// \comp_unit|y[0]~3_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [0])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[3]~0_combout  & ((\comp_unit|y1 [0]))) # (!\inst_decoder|ir[3]~0_combout  & (\comp_unit|y0 [0]))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|ir[3]~0_combout ),
	.datac(\comp_unit|y0 [0]),
	.datad(\comp_unit|y1 [0]),
	.cin(gnd),
	.combout(\comp_unit|y[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[0]~3 .lut_mask = 16'hF4B0;
defparam \comp_unit|y[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N4
cycloneive_lcell_comb \comp_unit|x1[2]~feeder (
// Equation(s):
// \comp_unit|x1[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[2]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|x1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|x1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y50_N5
dffeas \comp_unit|x1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[2] .is_wysiwyg = "true";
defparam \comp_unit|x1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N16
cycloneive_lcell_comb \comp_unit|x[2]~1 (
// Equation(s):
// \comp_unit|x[2]~1_combout  = (\inst_decoder|ir[4]~1_combout  & ((\sync_reset~reg0_q  & (\comp_unit|x0 [2])) # (!\sync_reset~reg0_q  & ((\comp_unit|x1 [2]))))) # (!\inst_decoder|ir[4]~1_combout  & (((\comp_unit|x0 [2]))))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [2]),
	.datad(\comp_unit|x1 [2]),
	.cin(gnd),
	.combout(\comp_unit|x[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[2]~1 .lut_mask = 16'hF2D0;
defparam \comp_unit|x[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [3] = (\comp_unit|y[0]~3_combout  & (\comp_unit|x[3]~0_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\comp_unit|y[0]~3_combout  & (((!\comp_unit|x[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[3]~0_combout ),
	.datab(\comp_unit|y[0]~3_combout ),
	.datac(\comp_unit|x[2]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[3] .lut_mask = 16'h4788;
defparam \comp_unit|Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N16
cycloneive_lcell_comb \comp_unit|y[3]~0 (
// Equation(s):
// \comp_unit|y[3]~0_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [3])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[3]~0_combout  & (\comp_unit|y1 [3])) # (!\inst_decoder|ir[3]~0_combout  & ((\comp_unit|y0 [3])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|y1 [3]),
	.datac(\comp_unit|y0 [3]),
	.datad(\inst_decoder|ir[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[3]~0 .lut_mask = 16'hE4F0;
defparam \comp_unit|y[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N30
cycloneive_lcell_comb \comp_unit|y[2]~1 (
// Equation(s):
// \comp_unit|y[2]~1_combout  = (\sync_reset~reg0_q  & (((\comp_unit|y0 [2])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[3]~0_combout  & (\comp_unit|y1 [2])) # (!\inst_decoder|ir[3]~0_combout  & ((\comp_unit|y0 [2])))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\comp_unit|y1 [2]),
	.datac(\comp_unit|y0 [2]),
	.datad(\inst_decoder|ir[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|y[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|y[2]~1 .lut_mask = 16'hE4F0;
defparam \comp_unit|y[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [5] = \comp_unit|y[3]~0_combout  $ (((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))

	.dataa(\comp_unit|y[3]~0_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[5] .lut_mask = 16'h66AA;
defparam \comp_unit|Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N26
cycloneive_lcell_comb \comp_unit|x1[1]~feeder (
// Equation(s):
// \comp_unit|x1[1]~feeder_combout  = \comp_unit|data_bus[1]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[1]~19_combout ),
	.cin(gnd),
	.combout(\comp_unit|x1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x1[1]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|x1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y50_N27
dffeas \comp_unit|x1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|x1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|x1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|x1[1] .is_wysiwyg = "true";
defparam \comp_unit|x1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N10
cycloneive_lcell_comb \comp_unit|x[1]~2 (
// Equation(s):
// \comp_unit|x[1]~2_combout  = (\inst_decoder|ir[4]~1_combout  & ((\sync_reset~reg0_q  & (\comp_unit|x0 [1])) # (!\sync_reset~reg0_q  & ((\comp_unit|x1 [1]))))) # (!\inst_decoder|ir[4]~1_combout  & (((\comp_unit|x0 [1]))))

	.dataa(\inst_decoder|ir[4]~1_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|x0 [1]),
	.datad(\comp_unit|x1 [1]),
	.cin(gnd),
	.combout(\comp_unit|x[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|x[1]~2 .lut_mask = 16'hF2D0;
defparam \comp_unit|x[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [2] = (\comp_unit|y[0]~3_combout  & (\comp_unit|x[2]~1_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\comp_unit|y[0]~3_combout  & (((!\comp_unit|x[1]~2_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[2]~1_combout ),
	.datab(\comp_unit|y[0]~3_combout ),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[2] .lut_mask = 16'h4788;
defparam \comp_unit|Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~0_combout  = (\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le4a [5] & (\comp_unit|Mult0|auto_generated|le3a [2] & VCC))
// \comp_unit|Mult0|auto_generated|op_1~1  = CARRY((\comp_unit|Mult0|auto_generated|le4a [5] & \comp_unit|Mult0|auto_generated|le3a [2]))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [3] & (!\comp_unit|Mult0|auto_generated|op_1~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [3] & ((\comp_unit|Mult0|auto_generated|op_1~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_1~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_1~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [3]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~2 .lut_mask = 16'h3C3F;
defparam \comp_unit|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|cs2a[1]~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|y[2]~1_combout )

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(\comp_unit|y[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .lut_mask = 16'h33CC;
defparam \comp_unit|Mult0|auto_generated|cs2a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [1] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|x[1]~2_combout  $ ((\comp_unit|Mult0|auto_generated|le4a [5])))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (((\comp_unit|Mult0|auto_generated|le4a [5] & !\comp_unit|x[0]~3_combout ))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datad(\comp_unit|x[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[1] .lut_mask = 16'h606C;
defparam \comp_unit|Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [0] = \comp_unit|y[3]~0_combout  $ (((\comp_unit|x[0]~3_combout  & ((\comp_unit|y[2]~1_combout ) # (\comp_unit|Mult0|auto_generated|le3a [5]))) # (!\comp_unit|x[0]~3_combout  & (\comp_unit|y[2]~1_combout  & 
// \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|y[3]~0_combout ),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[0] .lut_mask = 16'h366C;
defparam \comp_unit|Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [1] = (\comp_unit|y[0]~3_combout  & (\comp_unit|x[1]~2_combout  $ (((\comp_unit|Mult0|auto_generated|le3a [5]))))) # (!\comp_unit|y[0]~3_combout  & (((!\comp_unit|x[0]~3_combout  & \comp_unit|Mult0|auto_generated|le3a 
// [5]))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|x[0]~3_combout ),
	.datac(\comp_unit|y[0]~3_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[1] .lut_mask = 16'h53A0;
defparam \comp_unit|Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N14
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~0 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~0_combout  = (\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] $ (VCC))) # (!\comp_unit|Mult0|auto_generated|le3a [0] & (\comp_unit|Mult0|auto_generated|le3a [5] & VCC))
// \comp_unit|Mult0|auto_generated|op_3~1  = CARRY((\comp_unit|Mult0|auto_generated|le3a [0] & \comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [0]),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~1 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N16
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~2 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~2_combout  = (\comp_unit|Mult0|auto_generated|le3a [1] & (!\comp_unit|Mult0|auto_generated|op_3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [1] & ((\comp_unit|Mult0|auto_generated|op_3~1 ) # (GND)))
// \comp_unit|Mult0|auto_generated|op_3~3  = CARRY((!\comp_unit|Mult0|auto_generated|op_3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [1]))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~1 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~3 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~2 .lut_mask = 16'h5A5F;
defparam \comp_unit|Mult0|auto_generated|op_3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N18
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~4_combout  = ((\comp_unit|Mult0|auto_generated|le4a [0] $ (\comp_unit|Mult0|auto_generated|op_1~0_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~5  = CARRY((\comp_unit|Mult0|auto_generated|le4a [0] & ((\comp_unit|Mult0|auto_generated|op_1~0_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~3 ))) # (!\comp_unit|Mult0|auto_generated|le4a [0] & 
// (\comp_unit|Mult0|auto_generated|op_1~0_combout  & !\comp_unit|Mult0|auto_generated|op_3~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [0]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~6_combout  = (\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (\comp_unit|Mult0|auto_generated|op_3~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// (!\comp_unit|Mult0|auto_generated|op_3~5 )))) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & ((\comp_unit|Mult0|auto_generated|le4a [1] & (!\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [1] & 
// ((\comp_unit|Mult0|auto_generated|op_3~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~7  = CARRY((\comp_unit|Mult0|auto_generated|op_1~2_combout  & (!\comp_unit|Mult0|auto_generated|le4a [1] & !\comp_unit|Mult0|auto_generated|op_3~5 )) # (!\comp_unit|Mult0|auto_generated|op_1~2_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [1]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N20
cycloneive_lcell_comb \comp_unit|always11~0 (
// Equation(s):
// \comp_unit|always11~0_combout  = ((\prog_memory|altsyncram_component|auto_generated|q_a [2] & ((\prog_memory|altsyncram_component|auto_generated|q_a [0]) # (\prog_memory|altsyncram_component|auto_generated|q_a [1]))) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [2] & ((!\prog_memory|altsyncram_component|auto_generated|q_a [1]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [0])))) # (!\prog_sequencer|Equal0~0_combout )

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_sequencer|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always11~0 .lut_mask = 16'hBDFF;
defparam \comp_unit|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \comp_unit|always11~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comp_unit|always11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comp_unit|always11~0clkctrl_outclk ));
// synopsys translate_off
defparam \comp_unit|always11~0clkctrl .clock_type = "global clock";
defparam \comp_unit|always11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N2
cycloneive_lcell_comb \comp_unit|alu_out_temp[3] (
// Equation(s):
// \comp_unit|alu_out_temp [3] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [3])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~6_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [3]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~6_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[3] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y52_N30
cycloneive_lcell_comb \inst_decoder|reg_en[4]~10 (
// Equation(s):
// \inst_decoder|reg_en[4]~10_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir[5]~3_combout  & (!\inst_decoder|reg_en[0]~2_combout  & \inst_decoder|ir[7]~2_combout )))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|ir[5]~3_combout ),
	.datac(\inst_decoder|reg_en[0]~2_combout ),
	.datad(\inst_decoder|ir[7]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[4]~10 .lut_mask = 16'hABAA;
defparam \inst_decoder|reg_en[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N18
cycloneive_lcell_comb \comp_unit|always13~0 (
// Equation(s):
// \comp_unit|always13~0_combout  = (!\inst_decoder|ir[1]~5_combout  & (\inst_decoder|ir[2]~4_combout  & (\inst_decoder|reg_en[4]~10_combout  & \inst_decoder|ir[0]~6_combout )))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\inst_decoder|ir[2]~4_combout ),
	.datac(\inst_decoder|reg_en[4]~10_combout ),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|always13~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~0 .lut_mask = 16'h4000;
defparam \comp_unit|always13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~4 (
// Equation(s):
// \comp_unit|alu_out[3]~4_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [1] & (\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [3]) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [2])))) # (!\prog_memory|altsyncram_component|auto_generated|q_a [1] & (!\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [2]) # 
// (\prog_memory|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~4 .lut_mask = 16'hD00E;
defparam \comp_unit|alu_out[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N4
cycloneive_lcell_comb \comp_unit|alu_out[3]~5 (
// Equation(s):
// \comp_unit|alu_out[3]~5_combout  = (!\prog_memory|altsyncram_component|auto_generated|q_a [0] & (\prog_sequencer|Equal0~0_combout  & (\prog_memory|altsyncram_component|auto_generated|q_a [1] & !\comp_unit|alu_out[3]~4_combout )))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\comp_unit|alu_out[3]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~5 .lut_mask = 16'h0040;
defparam \comp_unit|alu_out[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~6 (
// Equation(s):
// \comp_unit|alu_out[3]~6_combout  = ((\comp_unit|alu_out[3]~4_combout ) # ((\prog_memory|altsyncram_component|auto_generated|q_a [2] & \comp_unit|alu_out[3]~5_combout ))) # (!\prog_sequencer|Equal0~0_combout )

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\comp_unit|alu_out[3]~5_combout ),
	.datad(\comp_unit|alu_out[3]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~6 .lut_mask = 16'hFFB3;
defparam \comp_unit|alu_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N14
cycloneive_lcell_comb \comp_unit|alu_out~13 (
// Equation(s):
// \comp_unit|alu_out~13_combout  = (\comp_unit|y[3]~0_combout  & \comp_unit|x[3]~0_combout )

	.dataa(\comp_unit|y[3]~0_combout ),
	.datab(gnd),
	.datac(\comp_unit|x[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~13 .lut_mask = 16'hA0A0;
defparam \comp_unit|alu_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N18
cycloneive_lcell_comb \comp_unit|Add3~0 (
// Equation(s):
// \comp_unit|Add3~0_combout  = (\comp_unit|x[0]~3_combout  & (\comp_unit|y[0]~3_combout  $ (VCC))) # (!\comp_unit|x[0]~3_combout  & (\comp_unit|y[0]~3_combout  & VCC))
// \comp_unit|Add3~1  = CARRY((\comp_unit|x[0]~3_combout  & \comp_unit|y[0]~3_combout ))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|y[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add3~0_combout ),
	.cout(\comp_unit|Add3~1 ));
// synopsys translate_off
defparam \comp_unit|Add3~0 .lut_mask = 16'h6688;
defparam \comp_unit|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N20
cycloneive_lcell_comb \comp_unit|Add3~2 (
// Equation(s):
// \comp_unit|Add3~2_combout  = (\comp_unit|x[1]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add3~1  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )))) # (!\comp_unit|x[1]~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add3~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add3~1 ) # (GND)))))
// \comp_unit|Add3~3  = CARRY((\comp_unit|x[1]~2_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add3~1 )) # (!\comp_unit|x[1]~2_combout  & ((!\comp_unit|Add3~1 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~1 ),
	.combout(\comp_unit|Add3~2_combout ),
	.cout(\comp_unit|Add3~3 ));
// synopsys translate_off
defparam \comp_unit|Add3~2 .lut_mask = 16'h9617;
defparam \comp_unit|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N22
cycloneive_lcell_comb \comp_unit|Add3~4 (
// Equation(s):
// \comp_unit|Add3~4_combout  = ((\comp_unit|x[2]~1_combout  $ (\comp_unit|y[2]~1_combout  $ (!\comp_unit|Add3~3 )))) # (GND)
// \comp_unit|Add3~5  = CARRY((\comp_unit|x[2]~1_combout  & ((\comp_unit|y[2]~1_combout ) # (!\comp_unit|Add3~3 ))) # (!\comp_unit|x[2]~1_combout  & (\comp_unit|y[2]~1_combout  & !\comp_unit|Add3~3 )))

	.dataa(\comp_unit|x[2]~1_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add3~3 ),
	.combout(\comp_unit|Add3~4_combout ),
	.cout(\comp_unit|Add3~5 ));
// synopsys translate_off
defparam \comp_unit|Add3~4 .lut_mask = 16'h698E;
defparam \comp_unit|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N24
cycloneive_lcell_comb \comp_unit|Add3~6 (
// Equation(s):
// \comp_unit|Add3~6_combout  = \comp_unit|y[3]~0_combout  $ (\comp_unit|x[3]~0_combout  $ (\comp_unit|Add3~5 ))

	.dataa(\comp_unit|y[3]~0_combout ),
	.datab(\comp_unit|x[3]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\comp_unit|Add3~5 ),
	.combout(\comp_unit|Add3~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add3~6 .lut_mask = 16'h9696;
defparam \comp_unit|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N24
cycloneive_lcell_comb \comp_unit|Add2~0 (
// Equation(s):
// \comp_unit|Add2~0_combout  = (\comp_unit|y[0]~3_combout  & (\comp_unit|x[0]~3_combout  $ (VCC))) # (!\comp_unit|y[0]~3_combout  & ((\comp_unit|x[0]~3_combout ) # (GND)))
// \comp_unit|Add2~1  = CARRY((\comp_unit|x[0]~3_combout ) # (!\comp_unit|y[0]~3_combout ))

	.dataa(\comp_unit|y[0]~3_combout ),
	.datab(\comp_unit|x[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comp_unit|Add2~0_combout ),
	.cout(\comp_unit|Add2~1 ));
// synopsys translate_off
defparam \comp_unit|Add2~0 .lut_mask = 16'h66DD;
defparam \comp_unit|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N26
cycloneive_lcell_comb \comp_unit|Add2~2 (
// Equation(s):
// \comp_unit|Add2~2_combout  = (\comp_unit|x[1]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Add2~1  & VCC)))) # (!\comp_unit|x[1]~2_combout  & 
// ((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Add2~1 ) # (GND))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Add2~1 ))))
// \comp_unit|Add2~3  = CARRY((\comp_unit|x[1]~2_combout  & (\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Add2~1 )) # (!\comp_unit|x[1]~2_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5]) # (!\comp_unit|Add2~1 ))))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~1 ),
	.combout(\comp_unit|Add2~2_combout ),
	.cout(\comp_unit|Add2~3 ));
// synopsys translate_off
defparam \comp_unit|Add2~2 .lut_mask = 16'h694D;
defparam \comp_unit|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N28
cycloneive_lcell_comb \comp_unit|Add2~4 (
// Equation(s):
// \comp_unit|Add2~4_combout  = ((\comp_unit|y[2]~1_combout  $ (\comp_unit|x[2]~1_combout  $ (\comp_unit|Add2~3 )))) # (GND)
// \comp_unit|Add2~5  = CARRY((\comp_unit|y[2]~1_combout  & (\comp_unit|x[2]~1_combout  & !\comp_unit|Add2~3 )) # (!\comp_unit|y[2]~1_combout  & ((\comp_unit|x[2]~1_combout ) # (!\comp_unit|Add2~3 ))))

	.dataa(\comp_unit|y[2]~1_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Add2~3 ),
	.combout(\comp_unit|Add2~4_combout ),
	.cout(\comp_unit|Add2~5 ));
// synopsys translate_off
defparam \comp_unit|Add2~4 .lut_mask = 16'h964D;
defparam \comp_unit|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N30
cycloneive_lcell_comb \comp_unit|Add2~6 (
// Equation(s):
// \comp_unit|Add2~6_combout  = \comp_unit|y[3]~0_combout  $ (\comp_unit|Add2~5  $ (!\comp_unit|x[3]~0_combout ))

	.dataa(gnd),
	.datab(\comp_unit|y[3]~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[3]~0_combout ),
	.cin(\comp_unit|Add2~5 ),
	.combout(\comp_unit|Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add2~6 .lut_mask = 16'h3CC3;
defparam \comp_unit|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~33 (
// Equation(s):
// \comp_unit|alu_out[3]~33_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [1]) # ((\comp_unit|y[3]~0_combout ) # (!\prog_memory|altsyncram_component|auto_generated|q_a [2]))))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datab(\comp_unit|y[3]~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~33 .lut_mask = 16'hEF00;
defparam \comp_unit|alu_out[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N8
cycloneive_lcell_comb \comp_unit|alu_out[3]~7 (
// Equation(s):
// \comp_unit|alu_out[3]~7_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [2]) # (\prog_memory|altsyncram_component|auto_generated|q_a [1])))

	.dataa(gnd),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~7 .lut_mask = 16'hFC00;
defparam \comp_unit|alu_out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N24
cycloneive_lcell_comb \comp_unit|alu_out[3]~8 (
// Equation(s):
// \comp_unit|alu_out[3]~8_combout  = (!\comp_unit|x[1]~2_combout  & (!\comp_unit|x[0]~3_combout  & !\comp_unit|x[2]~1_combout ))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|x[0]~3_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~8 .lut_mask = 16'h0011;
defparam \comp_unit|alu_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N6
cycloneive_lcell_comb \comp_unit|alu_out[3]~9 (
// Equation(s):
// \comp_unit|alu_out[3]~9_combout  = \comp_unit|x[3]~0_combout  $ (((!\comp_unit|alu_out[3]~8_combout  & !\comp_unit|alu_out[3]~7_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out[3]~8_combout ),
	.datac(\comp_unit|x[3]~0_combout ),
	.datad(\comp_unit|alu_out[3]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~9 .lut_mask = 16'hF0C3;
defparam \comp_unit|alu_out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N10
cycloneive_lcell_comb \comp_unit|alu_out[3]~11 (
// Equation(s):
// \comp_unit|alu_out[3]~11_combout  = (\comp_unit|alu_out[3]~33_combout  & ((\comp_unit|alu_out[3]~7_combout  & ((!\comp_unit|alu_out[3]~9_combout ))) # (!\comp_unit|alu_out[3]~7_combout  & (\comp_unit|Add2~6_combout )))) # 
// (!\comp_unit|alu_out[3]~33_combout  & (((\comp_unit|alu_out[3]~9_combout ))))

	.dataa(\comp_unit|Add2~6_combout ),
	.datab(\comp_unit|alu_out[3]~33_combout ),
	.datac(\comp_unit|alu_out[3]~7_combout ),
	.datad(\comp_unit|alu_out[3]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~11 .lut_mask = 16'h3BC8;
defparam \comp_unit|alu_out[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N16
cycloneive_lcell_comb \comp_unit|alu_out[3]~12 (
// Equation(s):
// \comp_unit|alu_out[3]~12_combout  = (\comp_unit|alu_out[3]~6_combout  & (((\comp_unit|alu_out[3]~5_combout )))) # (!\comp_unit|alu_out[3]~6_combout  & ((\comp_unit|alu_out[3]~5_combout  & (\comp_unit|Add3~6_combout )) # (!\comp_unit|alu_out[3]~5_combout  
// & ((\comp_unit|alu_out[3]~11_combout )))))

	.dataa(\comp_unit|alu_out[3]~6_combout ),
	.datab(\comp_unit|Add3~6_combout ),
	.datac(\comp_unit|alu_out[3]~5_combout ),
	.datad(\comp_unit|alu_out[3]~11_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~12 .lut_mask = 16'hE5E0;
defparam \comp_unit|alu_out[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N6
cycloneive_lcell_comb \comp_unit|alu_out[3]~14 (
// Equation(s):
// \comp_unit|alu_out[3]~14_combout  = (\comp_unit|alu_out[3]~6_combout  & ((\comp_unit|alu_out[3]~12_combout  & ((\comp_unit|alu_out~13_combout ))) # (!\comp_unit|alu_out[3]~12_combout  & (\comp_unit|r [3])))) # (!\comp_unit|alu_out[3]~6_combout  & 
// (((\comp_unit|alu_out[3]~12_combout ))))

	.dataa(\comp_unit|alu_out[3]~6_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|alu_out~13_combout ),
	.datad(\comp_unit|alu_out[3]~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~14 .lut_mask = 16'hF588;
defparam \comp_unit|alu_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N18
cycloneive_lcell_comb \comp_unit|alu_out[3]~32 (
// Equation(s):
// \comp_unit|alu_out[3]~32_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out[3]~14_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[3]~14_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~32 .lut_mask = 16'h3300;
defparam \comp_unit|alu_out[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N22
cycloneive_lcell_comb \comp_unit|r[3]~3 (
// Equation(s):
// \comp_unit|r[3]~3_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [3])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out[3]~32_combout )))

	.dataa(\comp_unit|alu_out_temp [3]),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[3]~32_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~3 .lut_mask = 16'hBB88;
defparam \comp_unit|r[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N20
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [3] = (\comp_unit|x[3]~0_combout  & ((\comp_unit|y[3]~0_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[3]~0_combout ),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|x[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[3] .lut_mask = 16'hEC00;
defparam \comp_unit|Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [4] = (\comp_unit|x[3]~0_combout  & (\comp_unit|y[3]~0_combout  & (\comp_unit|y[2]~1_combout  $ (\comp_unit|Mult0|auto_generated|le3a [5])))) # (!\comp_unit|x[3]~0_combout  & (\comp_unit|y[3]~0_combout  $ 
// (((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5])))))

	.dataa(\comp_unit|x[3]~0_combout ),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|y[3]~0_combout ),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[4] .lut_mask = 16'h34D0;
defparam \comp_unit|Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [2] = (\comp_unit|x[2]~1_combout  & ((\comp_unit|y[3]~0_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|y[2]~1_combout ),
	.datac(\comp_unit|y[3]~0_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[2] .lut_mask = 16'hF800;
defparam \comp_unit|Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N2
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[1] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [1] = (\comp_unit|x[1]~2_combout  & ((\comp_unit|y[3]~0_combout ) # ((\comp_unit|y[2]~1_combout  & \comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|y[2]~1_combout ),
	.datab(\comp_unit|y[3]~0_combout ),
	.datac(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datad(\comp_unit|x[1]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[1] .lut_mask = 16'hEC00;
defparam \comp_unit|Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[3] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [3] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5] $ ((\comp_unit|x[3]~0_combout )))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [5] & ((!\comp_unit|x[2]~1_combout ))))

	.dataa(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(\comp_unit|x[3]~0_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [3]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[3] .lut_mask = 16'h286C;
defparam \comp_unit|Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N0
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[4] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [4] = (\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|y[0]~3_combout ) # (!\comp_unit|x[3]~0_combout )))

	.dataa(\comp_unit|x[3]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(\comp_unit|y[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[4] .lut_mask = 16'hCC44;
defparam \comp_unit|Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N30
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le4a[2] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le4a [2] = (\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & (\comp_unit|Mult0|auto_generated|le4a [5] $ (((\comp_unit|x[2]~1_combout ))))) # (!\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout  & 
// (\comp_unit|Mult0|auto_generated|le4a [5] & (!\comp_unit|x[1]~2_combout )))

	.dataa(\comp_unit|Mult0|auto_generated|cs2a[1]~0_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le4a [5]),
	.datac(\comp_unit|x[1]~2_combout ),
	.datad(\comp_unit|x[2]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le4a [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le4a[2] .lut_mask = 16'h268C;
defparam \comp_unit|Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N4
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~4_combout  = ((\comp_unit|Mult0|auto_generated|le3a [4] $ (\comp_unit|Mult0|auto_generated|le4a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~3 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~5  = CARRY((\comp_unit|Mult0|auto_generated|le3a [4] & ((\comp_unit|Mult0|auto_generated|le4a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~3 ))) # (!\comp_unit|Mult0|auto_generated|le3a [4] & 
// (\comp_unit|Mult0|auto_generated|le4a [2] & !\comp_unit|Mult0|auto_generated|op_1~3 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~3 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N6
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~6_combout  = (\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (\comp_unit|Mult0|auto_generated|op_1~5  & VCC)) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// (!\comp_unit|Mult0|auto_generated|op_1~5 )))) # (!\comp_unit|Mult0|auto_generated|le5a [1] & ((\comp_unit|Mult0|auto_generated|le4a [3] & (!\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le4a [3] & 
// ((\comp_unit|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_1~7  = CARRY((\comp_unit|Mult0|auto_generated|le5a [1] & (!\comp_unit|Mult0|auto_generated|le4a [3] & !\comp_unit|Mult0|auto_generated|op_1~5 )) # (!\comp_unit|Mult0|auto_generated|le5a [1] & 
// ((!\comp_unit|Mult0|auto_generated|op_1~5 ) # (!\comp_unit|Mult0|auto_generated|le4a [3]))))

	.dataa(\comp_unit|Mult0|auto_generated|le5a [1]),
	.datab(\comp_unit|Mult0|auto_generated|le4a [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~5 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N8
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~8_combout  = ((\comp_unit|Mult0|auto_generated|le4a [4] $ (\comp_unit|Mult0|auto_generated|le5a [2] $ (!\comp_unit|Mult0|auto_generated|op_1~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_1~9  = CARRY((\comp_unit|Mult0|auto_generated|le4a [4] & ((\comp_unit|Mult0|auto_generated|le5a [2]) # (!\comp_unit|Mult0|auto_generated|op_1~7 ))) # (!\comp_unit|Mult0|auto_generated|le4a [4] & 
// (\comp_unit|Mult0|auto_generated|le5a [2] & !\comp_unit|Mult0|auto_generated|op_1~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|le4a [4]),
	.datab(\comp_unit|Mult0|auto_generated|le5a [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_1~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_1~10_combout  = \comp_unit|Mult0|auto_generated|le5a [3] $ (\comp_unit|Mult0|auto_generated|op_1~9  $ (!\comp_unit|Mult0|auto_generated|le4a [5]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|le5a [3]),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le4a [5]),
	.cin(\comp_unit|Mult0|auto_generated|op_1~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_1~10 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N10
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le5a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le5a [0] = (\comp_unit|x[0]~3_combout  & ((\comp_unit|y[3]~0_combout ) # ((\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|y[2]~1_combout ))))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(\comp_unit|y[3]~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le5a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le5a[0] .lut_mask = 16'hAA80;
defparam \comp_unit|Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~8 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~8_combout  = ((\comp_unit|Mult0|auto_generated|op_1~4_combout  $ (\comp_unit|Mult0|auto_generated|le5a [0] $ (!\comp_unit|Mult0|auto_generated|op_3~7 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~9  = CARRY((\comp_unit|Mult0|auto_generated|op_1~4_combout  & ((\comp_unit|Mult0|auto_generated|le5a [0]) # (!\comp_unit|Mult0|auto_generated|op_3~7 ))) # (!\comp_unit|Mult0|auto_generated|op_1~4_combout  & 
// (\comp_unit|Mult0|auto_generated|le5a [0] & !\comp_unit|Mult0|auto_generated|op_3~7 )))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~4_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le5a [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~7 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~9 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~8 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N24
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~10 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~10_combout  = (\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (\comp_unit|Mult0|auto_generated|op_3~9  & VCC)) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (!\comp_unit|Mult0|auto_generated|op_3~9 )))) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & ((\comp_unit|Mult0|auto_generated|le3a [5] & (!\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// ((\comp_unit|Mult0|auto_generated|op_3~9 ) # (GND)))))
// \comp_unit|Mult0|auto_generated|op_3~11  = CARRY((\comp_unit|Mult0|auto_generated|op_1~6_combout  & (!\comp_unit|Mult0|auto_generated|le3a [5] & !\comp_unit|Mult0|auto_generated|op_3~9 )) # (!\comp_unit|Mult0|auto_generated|op_1~6_combout  & 
// ((!\comp_unit|Mult0|auto_generated|op_3~9 ) # (!\comp_unit|Mult0|auto_generated|le3a [5]))))

	.dataa(\comp_unit|Mult0|auto_generated|op_1~6_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~9 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~11 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~10 .lut_mask = 16'h9617;
defparam \comp_unit|Mult0|auto_generated|op_3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N26
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~12 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~12_combout  = ((\comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|Mult0|auto_generated|op_1~8_combout  $ (!\comp_unit|Mult0|auto_generated|op_3~11 )))) # (GND)
// \comp_unit|Mult0|auto_generated|op_3~13  = CARRY((\comp_unit|Mult0|auto_generated|le3a [5] & ((\comp_unit|Mult0|auto_generated|op_1~8_combout ) # (!\comp_unit|Mult0|auto_generated|op_3~11 ))) # (!\comp_unit|Mult0|auto_generated|le3a [5] & 
// (\comp_unit|Mult0|auto_generated|op_1~8_combout  & !\comp_unit|Mult0|auto_generated|op_3~11 )))

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|Mult0|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|Mult0|auto_generated|op_3~11 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cout(\comp_unit|Mult0|auto_generated|op_3~13 ));
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~12 .lut_mask = 16'h698E;
defparam \comp_unit|Mult0|auto_generated|op_3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N28
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|op_3~14 (
// Equation(s):
// \comp_unit|Mult0|auto_generated|op_3~14_combout  = \comp_unit|Mult0|auto_generated|op_1~10_combout  $ (\comp_unit|Mult0|auto_generated|op_3~13  $ (!\comp_unit|Mult0|auto_generated|le3a [5]))

	.dataa(gnd),
	.datab(\comp_unit|Mult0|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cin(\comp_unit|Mult0|auto_generated|op_3~13 ),
	.combout(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|op_3~14 .lut_mask = 16'h3CC3;
defparam \comp_unit|Mult0|auto_generated|op_3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N30
cycloneive_lcell_comb \comp_unit|alu_out_temp[7] (
// Equation(s):
// \comp_unit|alu_out_temp [7] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [7])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~14_combout )))

	.dataa(\comp_unit|alu_out_temp [7]),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|op_3~14_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [7]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[7] .lut_mask = 16'hAAF0;
defparam \comp_unit|alu_out_temp[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N20
cycloneive_lcell_comb \comp_unit|always13~1 (
// Equation(s):
// \comp_unit|always13~1_combout  = (\inst_decoder|ir[1]~5_combout  & (!\inst_decoder|ir[2]~4_combout  & (\inst_decoder|reg_en[4]~10_combout  & !\inst_decoder|ir[0]~6_combout )))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\inst_decoder|ir[2]~4_combout ),
	.datac(\inst_decoder|reg_en[4]~10_combout ),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|always13~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|always13~1 .lut_mask = 16'h0020;
defparam \comp_unit|always13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N18
cycloneive_lcell_comb \comp_unit|r[3]~6 (
// Equation(s):
// \comp_unit|r[3]~6_combout  = (!\sync_reset~reg0_q  & (((\prog_memory|altsyncram_component|auto_generated|q_a [5]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [7])) # (!\prog_memory|altsyncram_component|auto_generated|q_a [6])))

	.dataa(\sync_reset~reg0_q ),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\comp_unit|r[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~6 .lut_mask = 16'h5155;
defparam \comp_unit|r[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N26
cycloneive_lcell_comb \comp_unit|r[3]~7 (
// Equation(s):
// \comp_unit|r[3]~7_combout  = (\prog_sequencer|pc_count [0]) # ((!\comp_unit|r[3]~6_combout ) # (!\prog_sequencer|pc_count [1]))

	.dataa(gnd),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_sequencer|pc_count [1]),
	.datad(\comp_unit|r[3]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[3]~7 .lut_mask = 16'hCFFF;
defparam \comp_unit|r[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y51_N23
dffeas \comp_unit|r[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[3]~3_combout ),
	.asdata(\comp_unit|alu_out_temp [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\comp_unit|r[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[3] .is_wysiwyg = "true";
defparam \comp_unit|r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N30
cycloneive_lcell_comb \inst_decoder|Equal17~0 (
// Equation(s):
// \inst_decoder|Equal17~0_combout  = ((\prog_sequencer|pc_count [0]) # (\prog_memory|altsyncram_component|auto_generated|q_a [2] $ (\prog_memory|altsyncram_component|auto_generated|q_a [5]))) # (!\prog_sequencer|pc_count [1])

	.dataa(\prog_sequencer|pc_count [1]),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst_decoder|Equal17~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal17~0 .lut_mask = 16'hDFFD;
defparam \inst_decoder|Equal17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N12
cycloneive_lcell_comb \comp_unit|data_bus[0]~7 (
// Equation(s):
// \comp_unit|data_bus[0]~7_combout  = (\inst_decoder|ir[1]~5_combout  & (\inst_decoder|ir[4]~1_combout  & (\inst_decoder|ir[3]~0_combout  $ (\inst_decoder|ir[0]~6_combout )))) # (!\inst_decoder|ir[1]~5_combout  & (!\inst_decoder|ir[4]~1_combout  & 
// (\inst_decoder|ir[3]~0_combout  $ (\inst_decoder|ir[0]~6_combout ))))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\inst_decoder|ir[3]~0_combout ),
	.datac(\inst_decoder|ir[4]~1_combout ),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~7 .lut_mask = 16'h2184;
defparam \comp_unit|data_bus[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N18
cycloneive_lcell_comb \comp_unit|data_bus[0]~8 (
// Equation(s):
// \comp_unit|data_bus[0]~8_combout  = (\comp_unit|data_bus[0]~6_combout  & (((!\inst_decoder|ir[7]~2_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & (!\inst_decoder|Equal17~0_combout  & ((\comp_unit|data_bus[0]~7_combout ))))

	.dataa(\inst_decoder|Equal17~0_combout ),
	.datab(\inst_decoder|ir[7]~2_combout ),
	.datac(\comp_unit|data_bus[0]~6_combout ),
	.datad(\comp_unit|data_bus[0]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~8 .lut_mask = 16'h3530;
defparam \comp_unit|data_bus[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N24
cycloneive_lcell_comb \comp_unit|data_bus[0]~9 (
// Equation(s):
// \comp_unit|data_bus[0]~9_combout  = (\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[0]~8_combout ) # ((\prog_sequencer|Equal0~0_combout  & !\prog_memory|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\prog_sequencer|Equal0~0_combout ),
	.datab(\comp_unit|data_bus[0]~6_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [6]),
	.datad(\comp_unit|data_bus[0]~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~9 .lut_mask = 16'hCC08;
defparam \comp_unit|data_bus[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N30
cycloneive_lcell_comb \comp_unit|data_bus[3]~31 (
// Equation(s):
// \comp_unit|data_bus[3]~31_combout  = (\comp_unit|data_bus[0]~8_combout  & ((\inst_decoder|ir[3]~0_combout ) # ((!\comp_unit|data_bus[0]~9_combout )))) # (!\comp_unit|data_bus[0]~8_combout  & (((\comp_unit|r [3] & \comp_unit|data_bus[0]~9_combout ))))

	.dataa(\inst_decoder|ir[3]~0_combout ),
	.datab(\comp_unit|r [3]),
	.datac(\comp_unit|data_bus[0]~8_combout ),
	.datad(\comp_unit|data_bus[0]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~31 .lut_mask = 16'hACF0;
defparam \comp_unit|data_bus[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \i_pins[3]~input (
	.i(i_pins[3]),
	.ibar(gnd),
	.o(\i_pins[3]~input_o ));
// synopsys translate_off
defparam \i_pins[3]~input .bus_hold = "false";
defparam \i_pins[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N18
cycloneive_lcell_comb \comp_unit|data_bus[3]~32 (
// Equation(s):
// \comp_unit|data_bus[3]~32_combout  = (\comp_unit|data_bus[0]~6_combout  & (((\comp_unit|data_bus[3]~31_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[3]~31_combout  & ((\i_pins[3]~input_o ))) # 
// (!\comp_unit|data_bus[3]~31_combout  & (\comp_unit|data_bus[3]~30_combout ))))

	.dataa(\comp_unit|data_bus[0]~6_combout ),
	.datab(\comp_unit|data_bus[3]~30_combout ),
	.datac(\comp_unit|data_bus[3]~31_combout ),
	.datad(\i_pins[3]~input_o ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~32 .lut_mask = 16'hF4A4;
defparam \comp_unit|data_bus[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N28
cycloneive_lcell_comb \comp_unit|data_bus[3]~33 (
// Equation(s):
// \comp_unit|data_bus[3]~33_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[3]~32_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|data_bus[3]~32_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[3]~33 .lut_mask = 16'h3300;
defparam \comp_unit|data_bus[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y50_N29
dffeas \comp_unit|m[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[3]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[3] .is_wysiwyg = "true";
defparam \comp_unit|m[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N10
cycloneive_lcell_comb \comp_unit|i[2]~8 (
// Equation(s):
// \comp_unit|i[2]~8_combout  = ((\comp_unit|i [2] $ (\comp_unit|m [2] $ (!\comp_unit|i[1]~7 )))) # (GND)
// \comp_unit|i[2]~9  = CARRY((\comp_unit|i [2] & ((\comp_unit|m [2]) # (!\comp_unit|i[1]~7 ))) # (!\comp_unit|i [2] & (\comp_unit|m [2] & !\comp_unit|i[1]~7 )))

	.dataa(\comp_unit|i [2]),
	.datab(\comp_unit|m [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comp_unit|i[1]~7 ),
	.combout(\comp_unit|i[2]~8_combout ),
	.cout(\comp_unit|i[2]~9 ));
// synopsys translate_off
defparam \comp_unit|i[2]~8 .lut_mask = 16'h698E;
defparam \comp_unit|i[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N12
cycloneive_lcell_comb \comp_unit|i[3]~10 (
// Equation(s):
// \comp_unit|i[3]~10_combout  = \comp_unit|m [3] $ (\comp_unit|i[2]~9  $ (\comp_unit|i [3]))

	.dataa(gnd),
	.datab(\comp_unit|m [3]),
	.datac(gnd),
	.datad(\comp_unit|i [3]),
	.cin(\comp_unit|i[2]~9 ),
	.combout(\comp_unit|i[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|i[3]~10 .lut_mask = 16'hC33C;
defparam \comp_unit|i[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y50_N13
dffeas \comp_unit|i[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[3]~10_combout ),
	.asdata(\comp_unit|data_bus[3]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[3] .is_wysiwyg = "true";
defparam \comp_unit|i[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N18
cycloneive_lcell_comb \comp_unit|data_bus[2]~21 (
// Equation(s):
// \comp_unit|data_bus[2]~21_combout  = (\inst_decoder|ir[1]~5_combout  & (((\inst_decoder|ir[2]~4_combout )))) # (!\inst_decoder|ir[1]~5_combout  & ((\inst_decoder|ir[2]~4_combout  & (\comp_unit|m [2])) # (!\inst_decoder|ir[2]~4_combout  & ((\comp_unit|x1 
// [2])))))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\comp_unit|m [2]),
	.datac(\comp_unit|x1 [2]),
	.datad(\inst_decoder|ir[2]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~21 .lut_mask = 16'hEE50;
defparam \comp_unit|data_bus[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N8
cycloneive_lcell_comb \comp_unit|data_bus[2]~22 (
// Equation(s):
// \comp_unit|data_bus[2]~22_combout  = (\inst_decoder|ir[1]~5_combout  & ((\comp_unit|data_bus[2]~21_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [2]))) # (!\comp_unit|data_bus[2]~21_combout  & (\comp_unit|y1 [2])))) # 
// (!\inst_decoder|ir[1]~5_combout  & (((\comp_unit|data_bus[2]~21_combout ))))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\comp_unit|y1 [2]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|data_bus[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~22 .lut_mask = 16'hF588;
defparam \comp_unit|data_bus[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N30
cycloneive_lcell_comb \comp_unit|data_bus[2]~23 (
// Equation(s):
// \comp_unit|data_bus[2]~23_combout  = (\comp_unit|data_bus[0]~0_combout  & ((\comp_unit|data_bus[2]~20_combout  & ((\comp_unit|data_bus[2]~22_combout ))) # (!\comp_unit|data_bus[2]~20_combout  & (\comp_unit|i [2])))) # (!\comp_unit|data_bus[0]~0_combout  & 
// (\comp_unit|data_bus[2]~20_combout ))

	.dataa(\comp_unit|data_bus[0]~0_combout ),
	.datab(\comp_unit|data_bus[2]~20_combout ),
	.datac(\comp_unit|i [2]),
	.datad(\comp_unit|data_bus[2]~22_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~23 .lut_mask = 16'hEC64;
defparam \comp_unit|data_bus[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N14
cycloneive_lcell_comb \comp_unit|alu_out_temp[2] (
// Equation(s):
// \comp_unit|alu_out_temp [2] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [2])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~4_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [2]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~4_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [2]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[2] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N4
cycloneive_lcell_comb \comp_unit|alu_out~24 (
// Equation(s):
// \comp_unit|alu_out~24_combout  = (\comp_unit|x[2]~1_combout  & \comp_unit|y[2]~1_combout )

	.dataa(\comp_unit|x[2]~1_combout ),
	.datab(gnd),
	.datac(\comp_unit|y[2]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~24 .lut_mask = 16'hA0A0;
defparam \comp_unit|alu_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N14
cycloneive_lcell_comb \comp_unit|alu_out[3]~10 (
// Equation(s):
// \comp_unit|alu_out[3]~10_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [1]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[3]~10 .lut_mask = 16'hF0FF;
defparam \comp_unit|alu_out[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y51_N4
cycloneive_lcell_comb \comp_unit|Add1~0 (
// Equation(s):
// \comp_unit|Add1~0_combout  = \comp_unit|x[2]~1_combout  $ (((\comp_unit|x[1]~2_combout ) # (\comp_unit|x[0]~3_combout )))

	.dataa(\comp_unit|x[1]~2_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(gnd),
	.datad(\comp_unit|x[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|Add1~0 .lut_mask = 16'h3366;
defparam \comp_unit|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N12
cycloneive_lcell_comb \comp_unit|alu_out[2]~21 (
// Equation(s):
// \comp_unit|alu_out[2]~21_combout  = (\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|alu_out[3]~7_combout ) # ((\comp_unit|Add1~0_combout )))) # (!\comp_unit|alu_out[3]~10_combout  & (!\comp_unit|alu_out[3]~7_combout  & ((\comp_unit|Add2~4_combout ))))

	.dataa(\comp_unit|alu_out[3]~10_combout ),
	.datab(\comp_unit|alu_out[3]~7_combout ),
	.datac(\comp_unit|Add1~0_combout ),
	.datad(\comp_unit|Add2~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~21 .lut_mask = 16'hB9A8;
defparam \comp_unit|alu_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N14
cycloneive_lcell_comb \comp_unit|alu_out[2]~22 (
// Equation(s):
// \comp_unit|alu_out[2]~22_combout  = (\comp_unit|alu_out[3]~7_combout  & (\comp_unit|x[2]~1_combout  $ (((\comp_unit|y[2]~1_combout ) # (\comp_unit|alu_out[2]~21_combout ))))) # (!\comp_unit|alu_out[3]~7_combout  & (((\comp_unit|alu_out[2]~21_combout ))))

	.dataa(\comp_unit|y[2]~1_combout ),
	.datab(\comp_unit|x[2]~1_combout ),
	.datac(\comp_unit|alu_out[3]~7_combout ),
	.datad(\comp_unit|alu_out[2]~21_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~22 .lut_mask = 16'h3F60;
defparam \comp_unit|alu_out[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N0
cycloneive_lcell_comb \comp_unit|alu_out[2]~23 (
// Equation(s):
// \comp_unit|alu_out[2]~23_combout  = (\comp_unit|alu_out[3]~6_combout  & (\comp_unit|alu_out[3]~5_combout )) # (!\comp_unit|alu_out[3]~6_combout  & ((\comp_unit|alu_out[3]~5_combout  & ((\comp_unit|Add3~4_combout ))) # (!\comp_unit|alu_out[3]~5_combout  & 
// (\comp_unit|alu_out[2]~22_combout ))))

	.dataa(\comp_unit|alu_out[3]~6_combout ),
	.datab(\comp_unit|alu_out[3]~5_combout ),
	.datac(\comp_unit|alu_out[2]~22_combout ),
	.datad(\comp_unit|Add3~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~23 .lut_mask = 16'hDC98;
defparam \comp_unit|alu_out[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N2
cycloneive_lcell_comb \comp_unit|alu_out[2]~25 (
// Equation(s):
// \comp_unit|alu_out[2]~25_combout  = (\comp_unit|alu_out[3]~6_combout  & ((\comp_unit|alu_out[2]~23_combout  & (\comp_unit|alu_out~24_combout )) # (!\comp_unit|alu_out[2]~23_combout  & ((\comp_unit|r [2]))))) # (!\comp_unit|alu_out[3]~6_combout  & 
// (((\comp_unit|alu_out[2]~23_combout ))))

	.dataa(\comp_unit|alu_out~24_combout ),
	.datab(\comp_unit|r [2]),
	.datac(\comp_unit|alu_out[3]~6_combout ),
	.datad(\comp_unit|alu_out[2]~23_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~25 .lut_mask = 16'hAFC0;
defparam \comp_unit|alu_out[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N20
cycloneive_lcell_comb \comp_unit|alu_out[2]~31 (
// Equation(s):
// \comp_unit|alu_out[2]~31_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out[2]~25_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[2]~25_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[2]~31 .lut_mask = 16'h3300;
defparam \comp_unit|alu_out[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y51_N4
cycloneive_lcell_comb \comp_unit|r[2]~2 (
// Equation(s):
// \comp_unit|r[2]~2_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [2])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out[2]~31_combout )))

	.dataa(\comp_unit|alu_out_temp [2]),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[2]~31_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[2]~2 .lut_mask = 16'hBB88;
defparam \comp_unit|r[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y51_N12
cycloneive_lcell_comb \comp_unit|alu_out_temp[6] (
// Equation(s):
// \comp_unit|alu_out_temp [6] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [6])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~12_combout )))

	.dataa(\comp_unit|alu_out_temp [6]),
	.datab(gnd),
	.datac(\comp_unit|always11~0clkctrl_outclk ),
	.datad(\comp_unit|Mult0|auto_generated|op_3~12_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [6]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[6] .lut_mask = 16'hAFA0;
defparam \comp_unit|alu_out_temp[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y51_N5
dffeas \comp_unit|r[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[2]~2_combout ),
	.asdata(\comp_unit|alu_out_temp [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\comp_unit|r[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[2] .is_wysiwyg = "true";
defparam \comp_unit|r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N22
cycloneive_lcell_comb \comp_unit|data_bus[2]~24 (
// Equation(s):
// \comp_unit|data_bus[2]~24_combout  = (\comp_unit|data_bus[0]~8_combout  & (((\inst_decoder|ir[2]~4_combout ) # (!\comp_unit|data_bus[0]~9_combout )))) # (!\comp_unit|data_bus[0]~8_combout  & (\comp_unit|r [2] & ((\comp_unit|data_bus[0]~9_combout ))))

	.dataa(\comp_unit|r [2]),
	.datab(\comp_unit|data_bus[0]~8_combout ),
	.datac(\inst_decoder|ir[2]~4_combout ),
	.datad(\comp_unit|data_bus[0]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~24 .lut_mask = 16'hE2CC;
defparam \comp_unit|data_bus[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N2
cycloneive_lcell_comb \comp_unit|data_bus[2]~25 (
// Equation(s):
// \comp_unit|data_bus[2]~25_combout  = (\comp_unit|data_bus[0]~6_combout  & (((\comp_unit|data_bus[2]~24_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[2]~24_combout  & (\i_pins[2]~input_o )) # (!\comp_unit|data_bus[2]~24_combout 
//  & ((\comp_unit|data_bus[2]~23_combout )))))

	.dataa(\i_pins[2]~input_o ),
	.datab(\comp_unit|data_bus[0]~6_combout ),
	.datac(\comp_unit|data_bus[2]~23_combout ),
	.datad(\comp_unit|data_bus[2]~24_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~25 .lut_mask = 16'hEE30;
defparam \comp_unit|data_bus[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N0
cycloneive_lcell_comb \comp_unit|data_bus[2]~26 (
// Equation(s):
// \comp_unit|data_bus[2]~26_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[2]~25_combout )

	.dataa(\sync_reset~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[2]~25_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[2]~26 .lut_mask = 16'h5500;
defparam \comp_unit|data_bus[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y50_N1
dffeas \comp_unit|m[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|data_bus[2]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[5]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|m [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|m[2] .is_wysiwyg = "true";
defparam \comp_unit|m[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y50_N11
dffeas \comp_unit|i[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|i[2]~8_combout ),
	.asdata(\comp_unit|data_bus[2]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always6~1_combout ),
	.ena(\inst_decoder|reg_en[6]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|i [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|i[2] .is_wysiwyg = "true";
defparam \comp_unit|i[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N1
dffeas \comp_unit|y1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[3]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y1[1] .is_wysiwyg = "true";
defparam \comp_unit|y1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N30
cycloneive_lcell_comb \comp_unit|data_bus[1]~14 (
// Equation(s):
// \comp_unit|data_bus[1]~14_combout  = (\inst_decoder|ir[2]~4_combout  & ((\comp_unit|m [1]) # ((\inst_decoder|ir[1]~5_combout )))) # (!\inst_decoder|ir[2]~4_combout  & (((\comp_unit|x1 [1] & !\inst_decoder|ir[1]~5_combout ))))

	.dataa(\inst_decoder|ir[2]~4_combout ),
	.datab(\comp_unit|m [1]),
	.datac(\comp_unit|x1 [1]),
	.datad(\inst_decoder|ir[1]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~14 .lut_mask = 16'hAAD8;
defparam \comp_unit|data_bus[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N28
cycloneive_lcell_comb \comp_unit|data_bus[1]~15 (
// Equation(s):
// \comp_unit|data_bus[1]~15_combout  = (\comp_unit|data_bus[1]~14_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [1]) # ((!\inst_decoder|ir[1]~5_combout )))) # (!\comp_unit|data_bus[1]~14_combout  & (((\comp_unit|y1 [1] & 
// \inst_decoder|ir[1]~5_combout ))))

	.dataa(\data_mem|altsyncram_component|auto_generated|q_a [1]),
	.datab(\comp_unit|y1 [1]),
	.datac(\comp_unit|data_bus[1]~14_combout ),
	.datad(\inst_decoder|ir[1]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~15 .lut_mask = 16'hACF0;
defparam \comp_unit|data_bus[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N4
cycloneive_lcell_comb \comp_unit|data_bus[1]~16 (
// Equation(s):
// \comp_unit|data_bus[1]~16_combout  = (\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|data_bus[1]~13_combout  & ((\comp_unit|data_bus[1]~15_combout ))) # (!\comp_unit|data_bus[1]~13_combout  & (\comp_unit|x0 [1])))) # (!\comp_unit|data_bus[0]~1_combout  
// & (((\comp_unit|data_bus[1]~13_combout ))))

	.dataa(\comp_unit|x0 [1]),
	.datab(\comp_unit|data_bus[0]~1_combout ),
	.datac(\comp_unit|data_bus[1]~13_combout ),
	.datad(\comp_unit|data_bus[1]~15_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~16 .lut_mask = 16'hF838;
defparam \comp_unit|data_bus[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N10
cycloneive_lcell_comb \comp_unit|alu_out_temp[1] (
// Equation(s):
// \comp_unit|alu_out_temp [1] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [1])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~2_combout )))

	.dataa(\comp_unit|alu_out_temp [1]),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|op_3~2_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [1]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[1] .lut_mask = 16'hAAF0;
defparam \comp_unit|alu_out_temp[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N16
cycloneive_lcell_comb \comp_unit|alu_out~19 (
// Equation(s):
// \comp_unit|alu_out~19_combout  = (\comp_unit|Mult0|auto_generated|le3a [5] & \comp_unit|x[1]~2_combout )

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(\comp_unit|x[1]~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|alu_out~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~19 .lut_mask = 16'h8888;
defparam \comp_unit|alu_out~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N18
cycloneive_lcell_comb \comp_unit|alu_out~15 (
// Equation(s):
// \comp_unit|alu_out~15_combout  = \comp_unit|Mult0|auto_generated|le3a [5] $ (\comp_unit|x[1]~2_combout )

	.dataa(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|x[1]~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~15 .lut_mask = 16'h55AA;
defparam \comp_unit|alu_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N0
cycloneive_lcell_comb \comp_unit|alu_out[1]~16 (
// Equation(s):
// \comp_unit|alu_out[1]~16_combout  = (\comp_unit|alu_out[3]~10_combout  & (((\comp_unit|alu_out[3]~7_combout )))) # (!\comp_unit|alu_out[3]~10_combout  & ((\comp_unit|alu_out[3]~7_combout  & (\comp_unit|alu_out~15_combout )) # 
// (!\comp_unit|alu_out[3]~7_combout  & ((\comp_unit|Add2~2_combout )))))

	.dataa(\comp_unit|alu_out[3]~10_combout ),
	.datab(\comp_unit|alu_out~15_combout ),
	.datac(\comp_unit|alu_out[3]~7_combout ),
	.datad(\comp_unit|Add2~2_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~16 .lut_mask = 16'hE5E0;
defparam \comp_unit|alu_out[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N28
cycloneive_lcell_comb \comp_unit|alu_out[1]~17 (
// Equation(s):
// \comp_unit|alu_out[1]~17_combout  = (\comp_unit|alu_out[3]~10_combout  & (\comp_unit|x[1]~2_combout  $ (((\comp_unit|x[0]~3_combout ) # (\comp_unit|alu_out[1]~16_combout ))))) # (!\comp_unit|alu_out[3]~10_combout  & (((\comp_unit|alu_out[1]~16_combout 
// ))))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|x[1]~2_combout ),
	.datac(\comp_unit|alu_out[3]~10_combout ),
	.datad(\comp_unit|alu_out[1]~16_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~17 .lut_mask = 16'h3F60;
defparam \comp_unit|alu_out[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N20
cycloneive_lcell_comb \comp_unit|alu_out[1]~18 (
// Equation(s):
// \comp_unit|alu_out[1]~18_combout  = (\comp_unit|alu_out[3]~6_combout  & ((\comp_unit|r [1]) # ((\comp_unit|alu_out[3]~5_combout )))) # (!\comp_unit|alu_out[3]~6_combout  & (((!\comp_unit|alu_out[3]~5_combout  & \comp_unit|alu_out[1]~17_combout ))))

	.dataa(\comp_unit|alu_out[3]~6_combout ),
	.datab(\comp_unit|r [1]),
	.datac(\comp_unit|alu_out[3]~5_combout ),
	.datad(\comp_unit|alu_out[1]~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~18 .lut_mask = 16'hADA8;
defparam \comp_unit|alu_out[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N18
cycloneive_lcell_comb \comp_unit|alu_out[1]~20 (
// Equation(s):
// \comp_unit|alu_out[1]~20_combout  = (\comp_unit|alu_out[3]~5_combout  & ((\comp_unit|alu_out[1]~18_combout  & ((\comp_unit|alu_out~19_combout ))) # (!\comp_unit|alu_out[1]~18_combout  & (\comp_unit|Add3~2_combout )))) # (!\comp_unit|alu_out[3]~5_combout  
// & (((\comp_unit|alu_out[1]~18_combout ))))

	.dataa(\comp_unit|Add3~2_combout ),
	.datab(\comp_unit|alu_out~19_combout ),
	.datac(\comp_unit|alu_out[3]~5_combout ),
	.datad(\comp_unit|alu_out[1]~18_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~20 .lut_mask = 16'hCFA0;
defparam \comp_unit|alu_out[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y51_N22
cycloneive_lcell_comb \comp_unit|alu_out[1]~30 (
// Equation(s):
// \comp_unit|alu_out[1]~30_combout  = (!\sync_reset~reg0_q  & \comp_unit|alu_out[1]~20_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[1]~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out[1]~30 .lut_mask = 16'h3300;
defparam \comp_unit|alu_out[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N30
cycloneive_lcell_comb \comp_unit|r[1]~1 (
// Equation(s):
// \comp_unit|r[1]~1_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [1])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out[1]~30_combout )))

	.dataa(\comp_unit|alu_out_temp [1]),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out[1]~30_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[1]~1 .lut_mask = 16'hBB88;
defparam \comp_unit|r[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N8
cycloneive_lcell_comb \comp_unit|alu_out_temp[5] (
// Equation(s):
// \comp_unit|alu_out_temp [5] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [5])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~10_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [5]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~10_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[5] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y51_N31
dffeas \comp_unit|r[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[1]~1_combout ),
	.asdata(\comp_unit|alu_out_temp [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\comp_unit|r[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[1] .is_wysiwyg = "true";
defparam \comp_unit|r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N28
cycloneive_lcell_comb \comp_unit|data_bus[1]~17 (
// Equation(s):
// \comp_unit|data_bus[1]~17_combout  = (\comp_unit|data_bus[0]~8_combout  & (((\inst_decoder|ir[1]~5_combout ) # (!\comp_unit|data_bus[0]~9_combout )))) # (!\comp_unit|data_bus[0]~8_combout  & (\comp_unit|r [1] & ((\comp_unit|data_bus[0]~9_combout ))))

	.dataa(\comp_unit|r [1]),
	.datab(\comp_unit|data_bus[0]~8_combout ),
	.datac(\inst_decoder|ir[1]~5_combout ),
	.datad(\comp_unit|data_bus[0]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~17 .lut_mask = 16'hE2CC;
defparam \comp_unit|data_bus[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N26
cycloneive_lcell_comb \comp_unit|data_bus[1]~18 (
// Equation(s):
// \comp_unit|data_bus[1]~18_combout  = (\comp_unit|data_bus[0]~6_combout  & (((\comp_unit|data_bus[1]~17_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[1]~17_combout  & (\i_pins[1]~input_o )) # (!\comp_unit|data_bus[1]~17_combout 
//  & ((\comp_unit|data_bus[1]~16_combout )))))

	.dataa(\i_pins[1]~input_o ),
	.datab(\comp_unit|data_bus[0]~6_combout ),
	.datac(\comp_unit|data_bus[1]~16_combout ),
	.datad(\comp_unit|data_bus[1]~17_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~18 .lut_mask = 16'hEE30;
defparam \comp_unit|data_bus[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N2
cycloneive_lcell_comb \comp_unit|data_bus[1]~19 (
// Equation(s):
// \comp_unit|data_bus[1]~19_combout  = (\comp_unit|data_bus[1]~18_combout  & !\sync_reset~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[1]~18_combout ),
	.datad(\sync_reset~reg0_q ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[1]~19 .lut_mask = 16'h00F0;
defparam \comp_unit|data_bus[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y51_N13
dffeas \comp_unit|y0[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[1]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[2]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|y0[1] .is_wysiwyg = "true";
defparam \comp_unit|y0[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N12
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[5] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [5] = (\sync_reset~reg0_q  & (((\comp_unit|y0 [1])))) # (!\sync_reset~reg0_q  & ((\inst_decoder|ir[3]~0_combout  & ((\comp_unit|y1 [1]))) # (!\inst_decoder|ir[3]~0_combout  & (\comp_unit|y0 [1]))))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|ir[3]~0_combout ),
	.datac(\comp_unit|y0 [1]),
	.datad(\comp_unit|y1 [1]),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [5]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[5] .lut_mask = 16'hF4B0;
defparam \comp_unit|Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y51_N22
cycloneive_lcell_comb \comp_unit|Mult0|auto_generated|le3a[0] (
// Equation(s):
// \comp_unit|Mult0|auto_generated|le3a [0] = \comp_unit|Mult0|auto_generated|le3a [5] $ (((\comp_unit|x[0]~3_combout  & \comp_unit|y[0]~3_combout )))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|Mult0|auto_generated|le3a [5]),
	.datac(gnd),
	.datad(\comp_unit|y[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|Mult0|auto_generated|le3a [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|Mult0|auto_generated|le3a[0] .lut_mask = 16'h66CC;
defparam \comp_unit|Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N26
cycloneive_lcell_comb \comp_unit|alu_out_temp[0] (
// Equation(s):
// \comp_unit|alu_out_temp [0] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [0])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~0_combout )))

	.dataa(\comp_unit|alu_out_temp [0]),
	.datab(gnd),
	.datac(\comp_unit|Mult0|auto_generated|op_3~0_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [0]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[0] .lut_mask = 16'hAAF0;
defparam \comp_unit|alu_out_temp[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y51_N2
cycloneive_lcell_comb \comp_unit|alu_out~28 (
// Equation(s):
// \comp_unit|alu_out~28_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [1] & ((!\prog_memory|altsyncram_component|auto_generated|q_a [3]))) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [1] & (\prog_sequencer|Equal0~0_combout )))) # (!\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [1] & 
// (\prog_sequencer|Equal0~0_combout )) # (!\prog_memory|altsyncram_component|auto_generated|q_a [1] & ((!\prog_memory|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datad(\prog_memory|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~28_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~28 .lut_mask = 16'h48ED;
defparam \comp_unit|alu_out~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N16
cycloneive_lcell_comb \inst_decoder|ir[3]~10 (
// Equation(s):
// \inst_decoder|ir[3]~10_combout  = (\prog_sequencer|Equal0~0_combout  & ((\prog_memory|altsyncram_component|auto_generated|q_a [2] & (!\comp_unit|x[0]~3_combout )) # (!\prog_memory|altsyncram_component|auto_generated|q_a [2] & ((\comp_unit|r [0]))))) # 
// (!\prog_sequencer|Equal0~0_combout  & (((\comp_unit|r [0]))))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\prog_sequencer|Equal0~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|r [0]),
	.cin(gnd),
	.combout(\inst_decoder|ir[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[3]~10 .lut_mask = 16'h7F40;
defparam \inst_decoder|ir[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N8
cycloneive_lcell_comb \inst_decoder|ir[3]~9 (
// Equation(s):
// \inst_decoder|ir[3]~9_combout  = (\inst_decoder|ir[2]~4_combout  & (\comp_unit|r [0])) # (!\inst_decoder|ir[2]~4_combout  & ((\comp_unit|x[0]~3_combout )))

	.dataa(\comp_unit|r [0]),
	.datab(gnd),
	.datac(\comp_unit|x[0]~3_combout ),
	.datad(\inst_decoder|ir[2]~4_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[3]~9 .lut_mask = 16'hAAF0;
defparam \inst_decoder|ir[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N6
cycloneive_lcell_comb \inst_decoder|ir[3]~8 (
// Equation(s):
// \inst_decoder|ir[3]~8_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [2] & (\comp_unit|Add3~0_combout )) # (!\prog_memory|altsyncram_component|auto_generated|q_a [2] & ((\comp_unit|Add2~0_combout )))

	.dataa(gnd),
	.datab(\comp_unit|Add3~0_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|Add2~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[3]~8 .lut_mask = 16'hCFC0;
defparam \inst_decoder|ir[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N26
cycloneive_lcell_comb \comp_unit|alu_out~26 (
// Equation(s):
// \comp_unit|alu_out~26_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [0] & ((\prog_memory|altsyncram_component|auto_generated|q_a [1]) # ((\inst_decoder|ir[3]~8_combout )))) # (!\prog_memory|altsyncram_component|auto_generated|q_a [0] & 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [1] & (\inst_decoder|ir[3]~9_combout )))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [0]),
	.datab(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datac(\inst_decoder|ir[3]~9_combout ),
	.datad(\inst_decoder|ir[3]~8_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~26_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~26 .lut_mask = 16'hBA98;
defparam \comp_unit|alu_out~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N0
cycloneive_lcell_comb \inst_decoder|ir[3]~7 (
// Equation(s):
// \inst_decoder|ir[3]~7_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [2] & (\comp_unit|x[0]~3_combout  & (\comp_unit|y[0]~3_combout ))) # (!\prog_memory|altsyncram_component|auto_generated|q_a [2] & (((\comp_unit|Add3~0_combout ))))

	.dataa(\comp_unit|x[0]~3_combout ),
	.datab(\comp_unit|y[0]~3_combout ),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [2]),
	.datad(\comp_unit|Add3~0_combout ),
	.cin(gnd),
	.combout(\inst_decoder|ir[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|ir[3]~7 .lut_mask = 16'h8F80;
defparam \inst_decoder|ir[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N30
cycloneive_lcell_comb \comp_unit|alu_out~27 (
// Equation(s):
// \comp_unit|alu_out~27_combout  = (\prog_memory|altsyncram_component|auto_generated|q_a [1] & ((\comp_unit|alu_out~26_combout  & (\inst_decoder|ir[3]~10_combout )) # (!\comp_unit|alu_out~26_combout  & ((\inst_decoder|ir[3]~7_combout ))))) # 
// (!\prog_memory|altsyncram_component|auto_generated|q_a [1] & (((\comp_unit|alu_out~26_combout ))))

	.dataa(\prog_memory|altsyncram_component|auto_generated|q_a [1]),
	.datab(\inst_decoder|ir[3]~10_combout ),
	.datac(\comp_unit|alu_out~26_combout ),
	.datad(\inst_decoder|ir[3]~7_combout ),
	.cin(gnd),
	.combout(\comp_unit|alu_out~27_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~27 .lut_mask = 16'hDAD0;
defparam \comp_unit|alu_out~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N28
cycloneive_lcell_comb \comp_unit|alu_out~29 (
// Equation(s):
// \comp_unit|alu_out~29_combout  = (!\sync_reset~reg0_q  & ((\comp_unit|alu_out~28_combout  & (\comp_unit|alu_out~27_combout )) # (!\comp_unit|alu_out~28_combout  & ((\comp_unit|r [0])))))

	.dataa(\comp_unit|alu_out~28_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|alu_out~27_combout ),
	.datad(\comp_unit|r [0]),
	.cin(gnd),
	.combout(\comp_unit|alu_out~29_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out~29 .lut_mask = 16'h3120;
defparam \comp_unit|alu_out~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N24
cycloneive_lcell_comb \comp_unit|r[0]~0 (
// Equation(s):
// \comp_unit|r[0]~0_combout  = (\comp_unit|always13~0_combout  & (\comp_unit|alu_out_temp [0])) # (!\comp_unit|always13~0_combout  & ((\comp_unit|alu_out~29_combout )))

	.dataa(\comp_unit|alu_out_temp [0]),
	.datab(\comp_unit|always13~0_combout ),
	.datac(gnd),
	.datad(\comp_unit|alu_out~29_combout ),
	.cin(gnd),
	.combout(\comp_unit|r[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r[0]~0 .lut_mask = 16'hBB88;
defparam \comp_unit|r[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N4
cycloneive_lcell_comb \comp_unit|alu_out_temp[4] (
// Equation(s):
// \comp_unit|alu_out_temp [4] = (GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & (\comp_unit|alu_out_temp [4])) # (!GLOBAL(\comp_unit|always11~0clkctrl_outclk ) & ((\comp_unit|Mult0|auto_generated|op_3~8_combout )))

	.dataa(gnd),
	.datab(\comp_unit|alu_out_temp [4]),
	.datac(\comp_unit|Mult0|auto_generated|op_3~8_combout ),
	.datad(\comp_unit|always11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\comp_unit|alu_out_temp [4]),
	.cout());
// synopsys translate_off
defparam \comp_unit|alu_out_temp[4] .lut_mask = 16'hCCF0;
defparam \comp_unit|alu_out_temp[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y51_N25
dffeas \comp_unit|r[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r[0]~0_combout ),
	.asdata(\comp_unit|alu_out_temp [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comp_unit|always13~1_combout ),
	.ena(\comp_unit|r[3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r[0] .is_wysiwyg = "true";
defparam \comp_unit|r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N10
cycloneive_lcell_comb \comp_unit|data_bus[0]~10 (
// Equation(s):
// \comp_unit|data_bus[0]~10_combout  = (\comp_unit|data_bus[0]~8_combout  & (((!\comp_unit|data_bus[0]~9_combout ) # (!\inst_decoder|ir[0]~6_combout )))) # (!\comp_unit|data_bus[0]~8_combout  & (\comp_unit|r [0] & ((\comp_unit|data_bus[0]~9_combout ))))

	.dataa(\comp_unit|r [0]),
	.datab(\comp_unit|data_bus[0]~8_combout ),
	.datac(\inst_decoder|ir[0]~6_combout ),
	.datad(\comp_unit|data_bus[0]~9_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~10 .lut_mask = 16'h2ECC;
defparam \comp_unit|data_bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y50_N14
cycloneive_lcell_comb \comp_unit|data_bus[0]~2 (
// Equation(s):
// \comp_unit|data_bus[0]~2_combout  = (\comp_unit|data_bus[0]~0_combout  & (((\comp_unit|data_bus[0]~1_combout )))) # (!\comp_unit|data_bus[0]~0_combout  & ((\comp_unit|data_bus[0]~1_combout  & ((\comp_unit|x0 [0]))) # (!\comp_unit|data_bus[0]~1_combout  & 
// (\comp_unit|y0 [0]))))

	.dataa(\comp_unit|y0 [0]),
	.datab(\comp_unit|x0 [0]),
	.datac(\comp_unit|data_bus[0]~0_combout ),
	.datad(\comp_unit|data_bus[0]~1_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~2 .lut_mask = 16'hFC0A;
defparam \comp_unit|data_bus[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N6
cycloneive_lcell_comb \comp_unit|data_bus[0]~3 (
// Equation(s):
// \comp_unit|data_bus[0]~3_combout  = (\inst_decoder|ir[2]~4_combout  & ((\comp_unit|m [0]) # ((\inst_decoder|ir[1]~5_combout )))) # (!\inst_decoder|ir[2]~4_combout  & (((\comp_unit|x1 [0] & !\inst_decoder|ir[1]~5_combout ))))

	.dataa(\inst_decoder|ir[2]~4_combout ),
	.datab(\comp_unit|m [0]),
	.datac(\comp_unit|x1 [0]),
	.datad(\inst_decoder|ir[1]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~3 .lut_mask = 16'hAAD8;
defparam \comp_unit|data_bus[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y50_N20
cycloneive_lcell_comb \comp_unit|data_bus[0]~4 (
// Equation(s):
// \comp_unit|data_bus[0]~4_combout  = (\inst_decoder|ir[1]~5_combout  & ((\comp_unit|data_bus[0]~3_combout  & ((\data_mem|altsyncram_component|auto_generated|q_a [0]))) # (!\comp_unit|data_bus[0]~3_combout  & (\comp_unit|y1 [0])))) # 
// (!\inst_decoder|ir[1]~5_combout  & (((\comp_unit|data_bus[0]~3_combout ))))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\comp_unit|y1 [0]),
	.datac(\data_mem|altsyncram_component|auto_generated|q_a [0]),
	.datad(\comp_unit|data_bus[0]~3_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~4 .lut_mask = 16'hF588;
defparam \comp_unit|data_bus[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N14
cycloneive_lcell_comb \comp_unit|data_bus[0]~5 (
// Equation(s):
// \comp_unit|data_bus[0]~5_combout  = (\comp_unit|data_bus[0]~0_combout  & ((\comp_unit|data_bus[0]~2_combout  & ((\comp_unit|data_bus[0]~4_combout ))) # (!\comp_unit|data_bus[0]~2_combout  & (\comp_unit|i [0])))) # (!\comp_unit|data_bus[0]~0_combout  & 
// (((\comp_unit|data_bus[0]~2_combout ))))

	.dataa(\comp_unit|data_bus[0]~0_combout ),
	.datab(\comp_unit|i [0]),
	.datac(\comp_unit|data_bus[0]~2_combout ),
	.datad(\comp_unit|data_bus[0]~4_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~5 .lut_mask = 16'hF858;
defparam \comp_unit|data_bus[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N0
cycloneive_lcell_comb \comp_unit|data_bus[0]~11 (
// Equation(s):
// \comp_unit|data_bus[0]~11_combout  = (\comp_unit|data_bus[0]~6_combout  & (((\comp_unit|data_bus[0]~10_combout )))) # (!\comp_unit|data_bus[0]~6_combout  & ((\comp_unit|data_bus[0]~10_combout  & (\i_pins[0]~input_o )) # (!\comp_unit|data_bus[0]~10_combout 
//  & ((\comp_unit|data_bus[0]~5_combout )))))

	.dataa(\comp_unit|data_bus[0]~6_combout ),
	.datab(\i_pins[0]~input_o ),
	.datac(\comp_unit|data_bus[0]~10_combout ),
	.datad(\comp_unit|data_bus[0]~5_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~11 .lut_mask = 16'hE5E0;
defparam \comp_unit|data_bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y50_N24
cycloneive_lcell_comb \comp_unit|data_bus[0]~12 (
// Equation(s):
// \comp_unit|data_bus[0]~12_combout  = (!\sync_reset~reg0_q  & \comp_unit|data_bus[0]~11_combout )

	.dataa(gnd),
	.datab(\sync_reset~reg0_q ),
	.datac(gnd),
	.datad(\comp_unit|data_bus[0]~11_combout ),
	.cin(gnd),
	.combout(\comp_unit|data_bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|data_bus[0]~12 .lut_mask = 16'h3300;
defparam \comp_unit|data_bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N18
cycloneive_lcell_comb \inst_decoder|reg_en[8]~16 (
// Equation(s):
// \inst_decoder|reg_en[8]~16_combout  = (\inst_decoder|ir[5]~3_combout  & (\inst_decoder|always3~0_combout )) # (!\inst_decoder|ir[5]~3_combout  & (((!\inst_decoder|ir[7]~2_combout  & !\inst_decoder|reg_en[0]~2_combout ))))

	.dataa(\inst_decoder|always3~0_combout ),
	.datab(\inst_decoder|ir[5]~3_combout ),
	.datac(\inst_decoder|ir[7]~2_combout ),
	.datad(\inst_decoder|reg_en[0]~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~16 .lut_mask = 16'h888B;
defparam \inst_decoder|reg_en[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N20
cycloneive_lcell_comb \inst_decoder|reg_en[8]~17 (
// Equation(s):
// \inst_decoder|reg_en[8]~17_combout  = (\sync_reset~reg0_q ) # ((!\inst_decoder|ir[4]~1_combout  & \inst_decoder|reg_en[8]~16_combout ))

	.dataa(\sync_reset~reg0_q ),
	.datab(\inst_decoder|ir[4]~1_combout ),
	.datac(gnd),
	.datad(\inst_decoder|reg_en[8]~16_combout ),
	.cin(gnd),
	.combout(\inst_decoder|reg_en[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|reg_en[8]~17 .lut_mask = 16'hBBAA;
defparam \inst_decoder|reg_en[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y50_N21
dffeas \comp_unit|o_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\comp_unit|data_bus[0]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst_decoder|reg_en[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[0] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N26
cycloneive_lcell_comb \comp_unit|o_reg[1]~feeder (
// Equation(s):
// \comp_unit|o_reg[1]~feeder_combout  = \comp_unit|data_bus[1]~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[1]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y50_N27
dffeas \comp_unit|o_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[1] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N16
cycloneive_lcell_comb \comp_unit|o_reg[2]~feeder (
// Equation(s):
// \comp_unit|o_reg[2]~feeder_combout  = \comp_unit|data_bus[2]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\comp_unit|data_bus[2]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comp_unit|o_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[2]~feeder .lut_mask = 16'hF0F0;
defparam \comp_unit|o_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y50_N17
dffeas \comp_unit|o_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[2] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N30
cycloneive_lcell_comb \comp_unit|o_reg[3]~feeder (
// Equation(s):
// \comp_unit|o_reg[3]~feeder_combout  = \comp_unit|data_bus[3]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comp_unit|data_bus[3]~33_combout ),
	.cin(gnd),
	.combout(\comp_unit|o_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|o_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \comp_unit|o_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y50_N31
dffeas \comp_unit|o_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|o_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst_decoder|reg_en[8]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|o_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|o_reg[3] .is_wysiwyg = "true";
defparam \comp_unit|o_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N2
cycloneive_lcell_comb \comp_unit|r_eq_0~0 (
// Equation(s):
// \comp_unit|r_eq_0~0_combout  = (\sync_reset~reg0_q ) # ((!\comp_unit|alu_out[2]~25_combout  & (!\comp_unit|alu_out[3]~14_combout  & !\comp_unit|alu_out[1]~20_combout )))

	.dataa(\comp_unit|alu_out[2]~25_combout ),
	.datab(\sync_reset~reg0_q ),
	.datac(\comp_unit|alu_out[3]~14_combout ),
	.datad(\comp_unit|alu_out[1]~20_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~0 .lut_mask = 16'hCCCD;
defparam \comp_unit|r_eq_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y51_N12
cycloneive_lcell_comb \comp_unit|r_eq_0~1 (
// Equation(s):
// \comp_unit|r_eq_0~1_combout  = (\inst_decoder|reg_en[4]~10_combout  & (!\comp_unit|alu_out~29_combout  & ((\comp_unit|r_eq_0~0_combout )))) # (!\inst_decoder|reg_en[4]~10_combout  & (((\comp_unit|r_eq_0~q ))))

	.dataa(\inst_decoder|reg_en[4]~10_combout ),
	.datab(\comp_unit|alu_out~29_combout ),
	.datac(\comp_unit|r_eq_0~q ),
	.datad(\comp_unit|r_eq_0~0_combout ),
	.cin(gnd),
	.combout(\comp_unit|r_eq_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comp_unit|r_eq_0~1 .lut_mask = 16'h7250;
defparam \comp_unit|r_eq_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y51_N13
dffeas \comp_unit|r_eq_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comp_unit|r_eq_0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\sync_reset~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comp_unit|r_eq_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comp_unit|r_eq_0 .is_wysiwyg = "true";
defparam \comp_unit|r_eq_0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N8
cycloneive_lcell_comb \inst_decoder|Equal24~2 (
// Equation(s):
// \inst_decoder|Equal24~2_combout  = (\inst_decoder|ir[3]~0_combout  & (!\inst_decoder|reg_en[0]~2_combout  & (\inst_decoder|ir[7]~2_combout  & !\inst_decoder|ir[5]~3_combout )))

	.dataa(\inst_decoder|ir[3]~0_combout ),
	.datab(\inst_decoder|reg_en[0]~2_combout ),
	.datac(\inst_decoder|ir[7]~2_combout ),
	.datad(\inst_decoder|ir[5]~3_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~2 .lut_mask = 16'h0020;
defparam \inst_decoder|Equal24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y51_N28
cycloneive_lcell_comb \inst_decoder|Equal24~3 (
// Equation(s):
// \inst_decoder|Equal24~3_combout  = (!\inst_decoder|ir[1]~5_combout  & (!\inst_decoder|ir[2]~4_combout  & (\inst_decoder|Equal24~2_combout  & \inst_decoder|ir[0]~6_combout )))

	.dataa(\inst_decoder|ir[1]~5_combout ),
	.datab(\inst_decoder|ir[2]~4_combout ),
	.datac(\inst_decoder|Equal24~2_combout ),
	.datad(\inst_decoder|ir[0]~6_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~3 .lut_mask = 16'h1000;
defparam \inst_decoder|Equal24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N10
cycloneive_lcell_comb \inst_decoder|Equal24~4 (
// Equation(s):
// \inst_decoder|Equal24~4_combout  = (\inst_decoder|Equal24~3_combout  & (((\prog_sequencer|pc_count [0]) # (!\prog_memory|altsyncram_component|auto_generated|q_a [4])) # (!\prog_sequencer|pc_count [1])))

	.dataa(\prog_sequencer|pc_count [1]),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst_decoder|Equal24~3_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal24~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal24~4 .lut_mask = 16'hDF00;
defparam \inst_decoder|Equal24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N22
cycloneive_lcell_comb \inst_decoder|Equal25~1 (
// Equation(s):
// \inst_decoder|Equal25~1_combout  = (\inst_decoder|Equal25~0_combout  & (!\inst_decoder|ir[4]~1_combout  & \inst_decoder|Equal24~2_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|Equal25~0_combout ),
	.datac(\inst_decoder|ir[4]~1_combout ),
	.datad(\inst_decoder|Equal24~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal25~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal25~1 .lut_mask = 16'h0C00;
defparam \inst_decoder|Equal25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N28
cycloneive_lcell_comb \inst_decoder|Equal26~2 (
// Equation(s):
// \inst_decoder|Equal26~2_combout  = (\prog_sequencer|pc_count [1] & (!\prog_sequencer|pc_count [0] & (\prog_memory|altsyncram_component|auto_generated|q_a [4] & \inst_decoder|Equal24~3_combout )))

	.dataa(\prog_sequencer|pc_count [1]),
	.datab(\prog_sequencer|pc_count [0]),
	.datac(\prog_memory|altsyncram_component|auto_generated|q_a [4]),
	.datad(\inst_decoder|Equal24~3_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal26~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal26~2 .lut_mask = 16'h2000;
defparam \inst_decoder|Equal26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y50_N12
cycloneive_lcell_comb \inst_decoder|Equal27~0 (
// Equation(s):
// \inst_decoder|Equal27~0_combout  = (\inst_decoder|Equal25~0_combout  & (\inst_decoder|ir[4]~1_combout  & \inst_decoder|Equal24~2_combout ))

	.dataa(gnd),
	.datab(\inst_decoder|Equal25~0_combout ),
	.datac(\inst_decoder|ir[4]~1_combout ),
	.datad(\inst_decoder|Equal24~2_combout ),
	.cin(gnd),
	.combout(\inst_decoder|Equal27~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_decoder|Equal27~0 .lut_mask = 16'hC000;
defparam \inst_decoder|Equal27~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign o_reg[0] = \o_reg[0]~output_o ;

assign o_reg[1] = \o_reg[1]~output_o ;

assign o_reg[2] = \o_reg[2]~output_o ;

assign o_reg[3] = \o_reg[3]~output_o ;

assign zero_flag = \zero_flag~output_o ;

assign pm_address[0] = \pm_address[0]~output_o ;

assign pm_address[1] = \pm_address[1]~output_o ;

assign pm_address[2] = \pm_address[2]~output_o ;

assign pm_address[3] = \pm_address[3]~output_o ;

assign pm_address[4] = \pm_address[4]~output_o ;

assign pm_address[5] = \pm_address[5]~output_o ;

assign pm_address[6] = \pm_address[6]~output_o ;

assign pm_address[7] = \pm_address[7]~output_o ;

assign pm_data[0] = \pm_data[0]~output_o ;

assign pm_data[1] = \pm_data[1]~output_o ;

assign pm_data[2] = \pm_data[2]~output_o ;

assign pm_data[3] = \pm_data[3]~output_o ;

assign pm_data[4] = \pm_data[4]~output_o ;

assign pm_data[5] = \pm_data[5]~output_o ;

assign pm_data[6] = \pm_data[6]~output_o ;

assign pm_data[7] = \pm_data[7]~output_o ;

assign reg_enables[0] = \reg_enables[0]~output_o ;

assign reg_enables[1] = \reg_enables[1]~output_o ;

assign reg_enables[2] = \reg_enables[2]~output_o ;

assign reg_enables[3] = \reg_enables[3]~output_o ;

assign reg_enables[4] = \reg_enables[4]~output_o ;

assign reg_enables[5] = \reg_enables[5]~output_o ;

assign reg_enables[6] = \reg_enables[6]~output_o ;

assign reg_enables[7] = \reg_enables[7]~output_o ;

assign reg_enables[8] = \reg_enables[8]~output_o ;

assign from_CU[0] = \from_CU[0]~output_o ;

assign from_CU[1] = \from_CU[1]~output_o ;

assign from_CU[2] = \from_CU[2]~output_o ;

assign from_CU[3] = \from_CU[3]~output_o ;

assign from_CU[4] = \from_CU[4]~output_o ;

assign from_CU[5] = \from_CU[5]~output_o ;

assign from_CU[6] = \from_CU[6]~output_o ;

assign from_CU[7] = \from_CU[7]~output_o ;

assign x0[0] = \x0[0]~output_o ;

assign x0[1] = \x0[1]~output_o ;

assign x0[2] = \x0[2]~output_o ;

assign x0[3] = \x0[3]~output_o ;

assign x1[0] = \x1[0]~output_o ;

assign x1[1] = \x1[1]~output_o ;

assign x1[2] = \x1[2]~output_o ;

assign x1[3] = \x1[3]~output_o ;

assign y0[0] = \y0[0]~output_o ;

assign y0[1] = \y0[1]~output_o ;

assign y0[2] = \y0[2]~output_o ;

assign y0[3] = \y0[3]~output_o ;

assign y1[0] = \y1[0]~output_o ;

assign y1[1] = \y1[1]~output_o ;

assign y1[2] = \y1[2]~output_o ;

assign y1[3] = \y1[3]~output_o ;

assign m[0] = \m[0]~output_o ;

assign m[1] = \m[1]~output_o ;

assign m[2] = \m[2]~output_o ;

assign m[3] = \m[3]~output_o ;

assign r[0] = \r[0]~output_o ;

assign r[1] = \r[1]~output_o ;

assign r[2] = \r[2]~output_o ;

assign r[3] = \r[3]~output_o ;

assign i[0] = \i[0]~output_o ;

assign i[1] = \i[1]~output_o ;

assign i[2] = \i[2]~output_o ;

assign i[3] = \i[3]~output_o ;

assign ir[0] = \ir[0]~output_o ;

assign ir[1] = \ir[1]~output_o ;

assign ir[2] = \ir[2]~output_o ;

assign ir[3] = \ir[3]~output_o ;

assign ir[4] = \ir[4]~output_o ;

assign ir[5] = \ir[5]~output_o ;

assign ir[6] = \ir[6]~output_o ;

assign ir[7] = \ir[7]~output_o ;

assign from_ID[0] = \from_ID[0]~output_o ;

assign from_ID[1] = \from_ID[1]~output_o ;

assign from_ID[2] = \from_ID[2]~output_o ;

assign from_ID[3] = \from_ID[3]~output_o ;

assign from_ID[4] = \from_ID[4]~output_o ;

assign from_ID[5] = \from_ID[5]~output_o ;

assign from_ID[6] = \from_ID[6]~output_o ;

assign from_ID[7] = \from_ID[7]~output_o ;

assign NOPC8 = \NOPC8~output_o ;

assign NOPCF = \NOPCF~output_o ;

assign NOPD8 = \NOPD8~output_o ;

assign NOPDF = \NOPDF~output_o ;

assign pc[0] = \pc[0]~output_o ;

assign pc[1] = \pc[1]~output_o ;

assign pc[2] = \pc[2]~output_o ;

assign pc[3] = \pc[3]~output_o ;

assign pc[4] = \pc[4]~output_o ;

assign pc[5] = \pc[5]~output_o ;

assign pc[6] = \pc[6]~output_o ;

assign pc[7] = \pc[7]~output_o ;

assign from_PS[0] = \from_PS[0]~output_o ;

assign from_PS[1] = \from_PS[1]~output_o ;

assign from_PS[2] = \from_PS[2]~output_o ;

assign from_PS[3] = \from_PS[3]~output_o ;

assign from_PS[4] = \from_PS[4]~output_o ;

assign from_PS[5] = \from_PS[5]~output_o ;

assign from_PS[6] = \from_PS[6]~output_o ;

assign from_PS[7] = \from_PS[7]~output_o ;

assign pc_count[0] = \pc_count[0]~output_o ;

assign pc_count[1] = \pc_count[1]~output_o ;

assign run = \run~output_o ;

assign sync_reset = \sync_reset~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
