# Thu Nov 02 12:00:17 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 185MB peak: 187MB)

@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDO_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug.v":217:33:217:36|Tristate driver UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) on net UTDODRV_OUT (in view: COREJTAGDEBUG_LIB.COREJTAGDEBUG_85_1s(verilog)) has its enable tied to GND.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_3_client_xact_id (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_2_client_xact_id (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_1_client_xact_id (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mmio_tile_link_manager.v":390:2:390:7|Register bit xact_buffer_0_client_xact_id (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MMIO_TILE_LINK_MANAGER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\fabosc_0\hpms_0_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.HPMS_0_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_a_type_0_[0] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[0] because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_is_builtin_type_0_ because it is equivalent to instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance HPMS_0_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_target[31:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_taken (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_mask (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_entry (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bridx (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bht_value[1:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_btb_resp_bht_history (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_target[31:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_taken (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_mask (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_entry (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bridx (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bht_value[1:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_btb_resp_bht_history (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":111:9:111:14|Removing sequential instance CORERISCV_AXI4_0.debugBusRespFifo.genblk1\.reset_sync_reg[1:0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 186MB peak: 197MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_1.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":171:12:171:17|Register bit CORERISCV_AXI4_0.debugBusRespFifo.genblk2\.fifoMem\[0\][1] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_async_fifo.v":171:12:171:17|Register bit CORERISCV_AXI4_0.debugBusRespFifo.genblk2\.fifoMem\[1\][1] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.PROC_SUBSYSTEM(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_6.masterDataInProg[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":68:4:68:9|Removing sequential instance U_ApbAddrData.haddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[8] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[9] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[10] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[11] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[16] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[17] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[18] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[19] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[20] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[21] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[22] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[23] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[24] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[25] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[26] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[27] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[28] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[29] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[30] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":97:4:97:9|Removing sequential instance U_ApbAddrData.nextHaddrReg[31] (in view: COREAHBTOAPB3_LIB.COREAHBTOAPB3_24s_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine ahbToApbSMState[4:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[2:0] (in view: COREAHBTOAPB3_LIB.CoreAHBtoAPB3_PenableScheduler_0s_0_1_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[10:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AXISlaveCtrl_Z9(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   0101 -> 00000100000
   0110 -> 00001000000
   0111 -> 00010000000
   1000 -> 00100000000
   1001 -> 01000000000
   1010 -> 10000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":260:0:260:5|Register bit BURSTReg[1] (in view view:COREAXITOAHBL.COREAXITOAHBL_AXISlaveCtrl_Z9(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_0(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":277:0:277:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_rdFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ram_syncwrasyncrd.v":68:0:68:5|RAM U_wrFIFORAM.mem[63:0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine currState[14:0] (in view: COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_1(verilog))
original code -> new code
   0000 -> 000000000000001
   0001 -> 000000000000010
   0010 -> 000000000000100
   0011 -> 000000000001000
   0100 -> 000000000010000
   0101 -> 000000000100000
   0110 -> 000000001000000
   0111 -> 000000010000000
   1000 -> 000000100000000
   1001 -> 000001000000000
   1010 -> 000010000000000
   1011 -> 000100000000000
   1100 -> 001000000000000
   1101 -> 010000000000000
   1110 -> 100000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_ahbmasterctrl.v":277:0:277:5|Register bit HSIZEInt[2] (in view view:COREAXITOAHBL.COREAXITOAHBL_AHBMasterCtrl_Z10_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v":249:2:249:7|Register bit uncore.outmemsys.Queue_9_1.ram_is_builtin_type_0_ (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_burst_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.Queue_21_1.ram_id[1:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.Queue_21_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.Queue_20_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.Queue_20_1.ram_strb[7:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.Queue_20_1.ram_last (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.outmemsys.Queue_13_1.ram_id[1:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_13.v":255:2:255:7|RAM uncore.outmemsys.Queue_13_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.outmemsys.Queue_12_1.ram_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.outmemsys.Queue_12_1.ram_strb[7:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 8 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|RAM uncore.outmemsys.Queue_12_1.ram_last (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is 2 words by 1 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.Queue_22_1.ram_id_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_addr_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_19_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.Queue_18_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance uncore.outmemsys.Queue_14_1.ram_id_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_addr_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_11_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Removing sequential instance uncore.outmemsys.Queue_10_1.ram_len_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_18_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.Queue_19_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_id_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_len_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_11_1.ram_size_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_10.v":389:2:389:7|Register bit uncore.outmemsys.Queue_10_1.ram_id_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_9.v":249:2:249:7|Register bit uncore.outmemsys.Queue_9_1.ram_g_type_0_[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|RAM core.T_6999_1[31:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is 32 words by 32 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|RAM core.T_6999[31:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is 32 words by 32 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[15] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[16] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[17] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[18] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[19] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[14] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[13] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[12] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.wb_reg_inst[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.mem_reg_inst[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Removing sequential instance core.ex_reg_inst[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.ex_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.mem_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_pc[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_pc[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[30] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[29] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[28] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[27] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[26] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[25] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[24] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[23] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[22] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[21] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[20] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[19] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[18] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[17] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[16] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[15] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[14] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[13] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[12] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[11] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[10] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[9] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rocket.v":4692:2:4692:7|Register bit core.wb_reg_cause[5] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROCKET_TILE_1610612736(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5584[57:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5573[57:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog) instance T_5581[5:0] 
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":208:17:208:31|Found 32 by 32 bit equality operator ('==') T_241 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":212:17:212:31|Found 32 by 32 bit equality operator ('==') T_274 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":239:17:239:31|Found 32 by 32 bit equality operator ('==') T_345 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_breakpoint_unit.v":243:17:243:31|Found 32 by 32 bit equality operator ('==') T_378 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_BREAKPOINT_UNIT(verilog))
Encoding state machine state[5:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV(verilog))
original code -> new code
   000 -> 000000
   001 -> 000011
   010 -> 000101
   011 -> 001001
   100 -> 010001
   101 -> 100001
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":402:2:402:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_MUL_DIV(verilog) instance count[5:0] 
Encoding state machine state[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|There are no possible illegal states for state machine state[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)); safe FSM implementation is not required.
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|RAM tag_array_0[18:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|RAM T_974[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":364:17:364:32|Found 19 by 19 bit equality operator ('==') T_962 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_I_CACHE(verilog))
Encoding state machine release_state[6:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
original code -> new code
   000 -> 0000000
   010 -> 0000011
   011 -> 0000101
   100 -> 0001001
   101 -> 0010001
   110 -> 0100001
   111 -> 1000001
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit release_state[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit release_state[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog) instance T_4508[6:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog) instance meta.rst_cnt[7:0] 
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|RAM meta.T_1676_0[20:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is 128 words by 21 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance pstore2_addr[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance pstore2_addr[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_cmd[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s1_req_tag[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[4] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[3] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_cmd[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Register bit s2_req_tag[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1641:18:1641:34|Found 11 by 11 bit equality operator ('==') T_3076 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1644:18:1644:34|Found 11 by 11 bit equality operator ('==') T_3079 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":1476:18:1476:46|Found 19 by 19 bit equality operator ('==') T_2398 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog))
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance s2_probe_state_state[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_d_cache.v":2218:2:2218:7|Removing sequential instance s2_probe_state_state[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_D_CACHE(verilog)) because it does not drive other instances.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_header_src_0_[0] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :|RAM TileLinkEnqueuer_4.Queue_2_1.ram_header_dst[5:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 6 bits.
@N: MF135 :|RAM TileLinkEnqueuer_4.Queue_3_1.ram_header_src[9:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 10 bits.
@N: MF135 :|RAM TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src[6:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 7 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_1_1.Queue_7_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_1_1.Queue_7_1.ram_payload_is_builtin_type (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_3_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_3.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_3_1.ram_payload_is_builtin_type (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 1 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_2_1.ram_payload_data[63:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 64 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|RAM TileLinkEnqueuer_4.Queue_2_1.ram_payload_addr_block[25:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is 2 words by 26 bits.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_header_dst_0_[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[8] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[7] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO161 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_1_1.Queue_4_1.ram_payload_union_0_[6] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_4.Queue_4.ram_header_dst_0_[1] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Register bit TileLinkEnqueuer_4.Queue_4.ram_payload_a_type_0_[2] (in view view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v":184:2:184:7|RAM ram_manager_xact_id[1:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1(verilog)) is 2 words by 2 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_finish_queue_1.v":184:2:184:7|RAM ram_manager_id (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_FINISH_QUEUE_1(verilog)) is 2 words by 1 bits.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter.v":327:2:327:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_1.v":317:2:317:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_1(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_3.v":317:2:317:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_3(verilog)); safe FSM implementation is not required.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_4.v":195:2:195:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_4(verilog)); safe FSM implementation is not required.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|RAM T_31 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_1(verilog)) is 4 words by 1 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance T_31_ram1_[0] (in view: CORERISCV_AXI4_LIB.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance T_31_ram3_[0] (in view: CORERISCV_AXI4_LIB.SYNRAM4X1(decomp)) because it does not drive other instances.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|RAM T_229_addr_beat[2:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2(verilog)) is 4 words by 3 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|RAM T_229_subblock (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_2(verilog)) is 4 words by 1 bits.
Encoding state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_rr_arbiter_7.v":289:2:289:7|There are no possible illegal states for state machine lastGrant[3:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_LOCKING_RR_ARBITER_7(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[8] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[37] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[38] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[39] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[40] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[41] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[42] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[43] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[44] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[45] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[46] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[47] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[48] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[49] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[50] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[51] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[52] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[53] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[54] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[55] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[56] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[57] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[58] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[59] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[60] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[61] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[62] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_data_0_[63] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[9] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[10] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PLIC(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :|RAM ramMem[9:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) is 4 words by 10 bits.
@N: MF135 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) is 4 words by 18 bits.
@N: MF135 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) is 4 words by 18 bits.
@N: MF135 :|RAM ramMem[17:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_MODULE(verilog)) is 4 words by 18 bits.
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_prci.v":398:2:398:7|Found counter in view:CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog) instance time\$[63:0] 
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[10] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[11] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[12] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[13] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[14] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[15] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[16] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[17] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[18] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[19] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_beat_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[1] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[9] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[10] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_union_0_[11] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PRCI(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[3] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[4] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[7] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[8] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[9] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[10] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[11] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[12] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[13] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[14] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[15] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[16] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[17] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[18] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[19] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[20] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[21] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[22] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[23] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[24] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance acq.ram_addr_block_0_[25] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_ROM_SLAVE(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v":201:2:201:7|RAM T_184_addr_beat[2:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3(verilog)) is 4 words by 3 bits.
@N: MF135 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_3.v":201:2:201:7|RAM T_184_subblock (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_REORDER_QUEUE_3(verilog)) is 4 words by 1 bits.
Encoding state machine jtagStateReg[15:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG_Z13(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_debug_transport_module_jtag.v":196:3:196:8|There are no possible illegal states for state machine jtagStateReg[15:0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_DEBUG_TRANSPORT_MODULE_JTAG_Z13(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":262:4:262:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance Count[31:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v":211:4:211:9|Found counter in view:CORETIMER_LIB.CoreTimer_32s_1s_24s_0s(verilog) instance PreScale[9:0] 
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\clock_gen.v":283:6:283:11|Found counter in view:work.PROC_SUBSYSTEM_CoreUARTapb_0_Clock_gen_0s_0s(verilog) instance genblk1\.baud_cntr[12:0] 
Encoding state machine xmit_state[5:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog))
original code -> new code
   00000000000000000000000000000000 -> 000001
   00000000000000000000000000000001 -> 000010
   00000000000000000000000000000010 -> 000100
   00000000000000000000000000000011 -> 001000
   00000000000000000000000000000100 -> 010000
   00000000000000000000000000000101 -> 100000
Encoding state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreuartapb_0\rtl\vlog\core\rx_async.v":286:0:286:5|There are no possible illegal states for state machine rx_state[3:0] (in view: work.PROC_SUBSYSTEM_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_1.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.HPMS_0_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[6] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[4] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[2] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt[0] (in view view:work.HPMS_0_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[28:0] (in view: work.CoreConfigMaster_Z15(verilog))
original code -> new code
   000000 -> 00000000000000000000000000001
   000001 -> 00000000000000000000000000010
   000010 -> 00000000000000000000000000100
   000011 -> 00000000000000000000000001000
   000100 -> 00000000000000000000000010000
   000101 -> 00000000000000000000000100000
   000110 -> 00000000000000000000001000000
   000111 -> 00000000000000000000010000000
   001001 -> 00000000000000000000100000000
   001010 -> 00000000000000000001000000000
   001011 -> 00000000000000000010000000000
   001100 -> 00000000000000000100000000000
   001101 -> 00000000000000001000000000000
   001110 -> 00000000000000010000000000000
   001111 -> 00000000000000100000000000000
   010000 -> 00000000000001000000000000000
   010001 -> 00000000000010000000000000000
   010010 -> 00000000000100000000000000000
   010011 -> 00000000001000000000000000000
   010100 -> 00000000010000000000000000000
   010101 -> 00000000100000000000000000000
   010110 -> 00000001000000000000000000000
   100000 -> 00000010000000000000000000000
   100001 -> 00000100000000000000000000000
   100010 -> 00001000000000000000000000000
   100011 -> 00010000000000000000000000000
   100100 -> 00100000000000000000000000000
   100101 -> 01000000000000000000000000000
   100110 -> 10000000000000000000000000000
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Found counter in view:work.CoreConfigMaster_Z15(verilog) instance pause_count[4:0] 
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Register bit HSIZE[2] (in view view:work.CoreConfigMaster_Z15(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":573:21:573:46|Found 32 by 32 bit equality operator ('==') d_state152 (in view: work.CoreConfigMaster_Z15(verilog))
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine state[2:0] (in view: work.CoreConfigP_Z19(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[16] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[17] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[18] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[19] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[20] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[21] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[22] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[23] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[24] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[25] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[26] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[27] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[28] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[29] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[30] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance pwdata[31] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Removing sequential instance paddr[11] (in view: work.CoreConfigP_Z19(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":255:4:255:9|Register bit paddr[16] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[31] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[30] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[29] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[28] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[27] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[26] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[25] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[24] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[23] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[22] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[21] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[20] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigp\7.1.100\rtl\vlog\core\coreconfigp.v":546:4:546:9|Register bit FIC_2_APB_M_PRDATA[19] (in view view:work.CoreConfigP_Z19(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z20(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Found counter in view:work.CoreResetP_Z20(verilog) instance count_ddr[13:0] 
Encoding state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog))
original code -> new code
   01 -> 0
   10 -> 1
@N: MO225 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\user\usercore\mirslv2mirmstrbridge_ahb\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v":120:0:120:5|There are no possible illegal states for state machine currState[1:0] (in view: MIRSLV2MIRMSTRBRIDGE_AHB_LIB.MIRSLV2MIRMSTRBRIDGE_AHB_1s_0s_1_2(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 235MB peak: 243MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":301:0:301:5|Removing sequential instance U_AXISlaveCtrl.IDReg[0] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axislavectrl.v":301:0:301:5|Removing sequential instance U_AXISlaveCtrl.IDReg[2] (in view: COREAXITOAHBL.COREAXITOAHBL_5s_0s_0s_0s_2s_0(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_csr_file.v":3242:2:3242:7|Removing sequential instance reg_mcause[5] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_CSR_FILE(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Removing sequential instance TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src.TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src_ram1_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Removing sequential instance TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src.TileLinkEnqueuer_1_1.Queue_7_1.ram_header_src_ram0_[6] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Removing sequential instance TileLinkEnqueuer_4.Queue_3_1.ram_header_src.TileLinkEnqueuer_4.Queue_3_1.ram_header_src_ram1_[9] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Removing sequential instance TileLinkEnqueuer_4.Queue_3_1.ram_header_src.TileLinkEnqueuer_4.Queue_3_1.ram_header_src_ram0_[9] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_PORTED_TILE_LINK_CROSSBAR(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance uncore.outmemsys.Queue_8_1.ram_union_0_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Removing sequential instance uncore.outmemsys.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.roq.T_229_addr_beat.T_229_addr_beat_ram1_[0] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_8.v":281:2:281:7|Removing sequential instance uncore.outmemsys.Queue_8_1.ram_a_type_0_[2] (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter_1.v":177:2:177:7|Removing sequential instance uncore.NastiIOTileLinkIOConverter_1_1.gnt_arb.T_638 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_locking_arbiter.v":177:2:177:7|Removing sequential instance uncore.outmemsys.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.gnt_arb.T_768 (in view: CORERISCV_AXI4_LIB.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_TOP_1610612736(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.HPMS_0_sb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.HPMS_0_sb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:18s; CPU Time elapsed 0h:00m:18s; Memory used current: 294MB peak: 325MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance HPMS_0_sb_0.CORERESETP_0.DDR_READY_int (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_1.U_AXIOutReg.BID[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_1.U_AXIOutReg.RID[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue.v":333:2:333:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_4.Queue_4.ram_payload_union_0_[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_metadata_array.v":154:2:154:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.DCache_1.meta.GEN_3[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.roq.T_243_3 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue_2.v":201:2:201:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.PROC_SUBSYSTEM_CORERISCV_AXI4_0_CORERISCV_AXI4_NASTI_IO_TILE_LINK_IO_CONVERTER_1.roq.T_243_1 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: FF150 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_mul_div.v":277:32:277:56|Multiplier CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.div.T_156[48:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreaxitoahbl\3.0.101\rtl\vlog\core\coreaxitoahbl_axioutreg.v":105:0:105:5|Removing sequential instance COREAXITOAHBL_0.U_AXIOutReg.BID[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_13_1.ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram1_[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_12.v":255:2:255:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_13_1.ram_id.uncore.outmemsys.Queue_13_1.ram_id_ram0_[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_14.v":169:2:169:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.Queue_14_1.ram_id_0_[0] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.ClientTileLinkIOUnwrapper_1.acqRoq.T_45_3 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_reorder_queue.v":172:2:172:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.ClientTileLinkIOUnwrapper_1.acqRoq.T_45_1 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 296MB peak: 325MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 291MB peak: 335MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_7.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance CoreAHBLite_1.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:37s; CPU Time elapsed 0h:00m:36s; Memory used current: 297MB peak: 335MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:53s; CPU Time elapsed 0h:00m:53s; Memory used current: 299MB peak: 335MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:54s; CPU Time elapsed 0h:00m:54s; Memory used current: 293MB peak: 335MB)

@N: MO106 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_rom_slave.v":415:18:415:50|Found ROM .delname. (in view: work.PROC_SUBSYSTEM(verilog)) with 51 words by 56 bits.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreconfigmaster\2.1.102\rtl\vlog\core\coreconfigmaster.v":723:4:723:9|Removing sequential instance HPMS_0_sb_0.ConfigMaster_0.state[8] (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 294MB peak: 335MB)

@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_queue_2.v":339:2:339:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.uncore.outmemsys.l1tol2net.TileLinkEnqueuer_1_1.Queue_6_1.T_1012 (in view: work.PROC_SUBSYSTEM(verilog)) because it does not drive other instances.

Finished technology mapping (Real Time elapsed 0h:01m:09s; CPU Time elapsed 0h:01m:09s; Memory used current: 364MB peak: 374MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:10s		    -7.88ns		16410 /     10008
   2		0h:01m:11s		    -6.85ns		14671 /     10008
   3		0h:01m:12s		    -6.85ns		14655 /     10008
   4		0h:01m:12s		    -6.85ns		14655 /     10008

   5		0h:01m:17s		    -6.78ns		14663 /     10008
   6		0h:01m:17s		    -5.74ns		14665 /     10008
   7		0h:01m:17s		    -5.26ns		14666 /     10008
   8		0h:01m:18s		    -4.91ns		14667 /     10008
   9		0h:01m:18s		    -4.74ns		14667 /     10008
  10		0h:01m:18s		    -4.57ns		14667 /     10008
  11		0h:01m:19s		    -4.25ns		14668 /     10008
  12		0h:01m:19s		    -4.26ns		14666 /     10008
@N: FX271 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Replicating instance CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel (in view: work.PROC_SUBSYSTEM(verilog)) with 43 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


  13		0h:01m:21s		    -4.00ns		14661 /     10010
  14		0h:01m:21s		    -4.25ns		14661 /     10010
  15		0h:01m:21s		    -4.02ns		14661 /     10010
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[57] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[58] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[59] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[60] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[61] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[62] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[63] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[42] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[43] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[44] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[45] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[46] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[47] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[48] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[49] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[50] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[51] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[52] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[53] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[54] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[55] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[56] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[27] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[28] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[29] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[30] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[31] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[32] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[33] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[34] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[35] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[36] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[37] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[38] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[39] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[40] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[41] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[12] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[13] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[14] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[15] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[16] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[17] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[18] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[19] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[20] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[21] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[22] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[23] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[24] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[25] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[26] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[0] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[1] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[2] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[3] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[4] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[5] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[6] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[7] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[8] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[9] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[10] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: BN362 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\proc_subsystem\coreriscv_axi4_0\rtl\vlog\core\coreriscv_axi4_i_cache.v":490:2:490:7|Removing sequential instance CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.icache.T_1001_0[11] (in view: work.PROC_SUBSYSTEM(verilog)) of type view:ACG4.SLE(PRIM) because it does not drive other instances.
@N: FP130 |Promoting Net HPMS_0_sb_0_INIT_DONE on CLKINT  I_3616 
@N: FP130 |Promoting Net un1_HPMS_0_sb_0_7 on CLKINT  I_3617 
@N: FP130 |Promoting Net COREJTAGDEBUG_0.TGT_TRSTB on CLKINT  I_3618 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_3619 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_3620 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_3621 
@N: FP130 |Promoting Net HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_3622 
@N: FP130 |Promoting Net CORERISCV_AXI4_0.debugBusReqFifo.rd_reset_i on CLKINT  I_3623 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:26s; CPU Time elapsed 0h:01m:25s; Memory used current: 373MB peak: 389MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 387MB peak: 389MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 114 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 9877 clock pin(s) of sequential element(s)
0 instances converted, 9877 sequential instances remain driven by gated/generated clocks

=============================================================== Non-Gated/Non-Generated Clocks ================================================================
Clock Tree ID     Driving Element                                 Drive Element Type                     Fanout     Sample Instance                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_0.genblk1.UJTAG_0                 UJTAG                                  16         COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.pauselow 
@K:CKID0004       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     clock definition on MSS_025            76         HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST
@K:CKID0005       HPMS_0_sb_0.FABOSC_0.I_RCOSC_25_50MHZ           clock definition on RCOSC_25_50MHZ     22         HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     
===============================================================================================================================================================
================================================================================================== Gated/Generated Clocks ===================================================================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                                              Explanation                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       HPMS_0_sb_0.CCC_0.CCC_INST                       CCC                    9685       HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                  No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0002       COREJTAGDEBUG_0.genblk1.UJ_JTAG_0.un1_duttck     CFG4                   192        CORERISCV_AXI4_0.debugBusRespFifo.genblk2.rdAddrReg_r[1]     No gated clock conversion method for cell cell:ACG4.SLE    
=============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:28s; Memory used current: 278MB peak: 389MB)

Writing Analyst data base C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\synwork\PROC_SUBSYSTEM_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:33s; CPU Time elapsed 0h:01m:32s; Memory used current: 352MB peak: 389MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\synthesis\PROC_SUBSYSTEM.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:36s; Memory used current: 357MB peak: 389MB)


Start final timing analysis (Real Time elapsed 0h:01m:37s; CPU Time elapsed 0h:01m:37s; Memory used current: 342MB peak: 389MB)

@W: MT246 :"c:\users\ciaran.lappin\downloads\creativeres\m2gl025-creative-board-master\modify_the_fpga_design\coreriscv_axi4_basedesign\component\work\hpms_0_sb\ccc_0\hpms_0_sb_ccc_0_fccc.v":23:36:23:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@N: MT615 |Found clock CLK0_PAD with period 20.00ns 
@N: MT615 |Found clock TCK with period 166.67ns 
@N: MT615 |Found clock HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB with period 60.61ns 
@N: MT615 |Found clock HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns 
@N: MT615 |Found clock HPMS_0_sb_0/CCC_0/GL0 with period 15.15ns 
@W: MT420 |Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.iUDRCK"
@W: MT420 |Found inferred clock uj_jtag_85|un1_duttck_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_duttck"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Nov 02 12:01:55 2017
#


Top view:               PROC_SUBSYSTEM
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\ciaran.lappin\Downloads\CreativeRes\M2GL025-Creative-Board-master\Modify_The_FPGA_Design\CoreRISCV_AXI4_BaseDesign\designer\PROC_SUBSYSTEM\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.220

                                                 Requested     Estimated     Requested     Estimated                Clock                         Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type                          Group              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
CLK0_PAD                                         50.0 MHz      NA            20.000        NA            NA         declared                      default_clkgroup   
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock        100.0 MHz     114.1 MHz     10.000        8.761         0.619      inferred                      Inferred_clkgroup_1
HPMS_0_sb_0/CCC_0/GL0                            66.0 MHz      67.2 MHz      15.152        14.879        0.272      generated (from CLK0_PAD)     default_clkgroup   
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      372.7 MHz     20.000        2.683         17.317     declared                      default_clkgroup   
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB      16.5 MHz      86.7 MHz      60.606        11.538        24.534     declared                      default_clkgroup   
TCK                                              6.0 MHz       NA            166.670       NA            NA         declared                      default_clkgroup   
uj_jtag_85|un1_duttck_inferred_clock             100.0 MHz     80.4 MHz      10.000        12.441        -1.220     inferred                      Inferred_clkgroup_0
System                                           100.0 MHz     133.3 MHz     10.000        7.502         2.498      system                        system_clkgroup    
=====================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  No paths    -      |  10.000      4.239   |  No paths    -     
System                                        COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      2.498   |  No paths    -      |  10.000      5.838   |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  20.000      17.317  |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  HPMS_0_sb_0/CCC_0/GL0                         |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  60.606      52.938  |  No paths    -      |  30.303      27.991  |  30.303      24.534
HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   HPMS_0_sb_0/CCC_0/GL0                         |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT  |  0.690       False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB   |  15.152      False   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         HPMS_0_sb_0/CCC_0/GL0                         |  15.152      0.272   |  No paths    -      |  No paths    -       |  No paths    -     
HPMS_0_sb_0/CCC_0/GL0                         uj_jtag_85|un1_duttck_inferred_clock          |  Diff grp    -       |  No paths    -      |  Diff grp    -       |  No paths    -     
uj_jtag_85|un1_duttck_inferred_clock          HPMS_0_sb_0/CCC_0/GL0                         |  Diff grp    -       |  No paths    -      |  No paths    -       |  Diff grp    -     
uj_jtag_85|un1_duttck_inferred_clock          uj_jtag_85|un1_duttck_inferred_clock          |  10.000      5.567   |  10.000      4.352  |  5.000       -1.221  |  5.000       0.935 
uj_jtag_85|un1_duttck_inferred_clock          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  Diff grp    -       |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     System                                        |  10.000      8.775   |  No paths    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     uj_jtag_85|un1_duttck_inferred_clock          |  No paths    -       |  Diff grp    -      |  No paths    -       |  No paths    -     
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     |  10.000      3.559   |  No paths    -      |  5.000       0.619   |  No paths    -     
=====================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                    Arrival          
Instance                                        Reference                                     Type     Pin     Net          Time        Slack
                                                Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[0]     0.108       0.619
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[1]     0.108       0.701
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[1]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[1]     0.108       0.802
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[2]     0.108       0.820
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[0]     0.108       0.850
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       state[3]     0.108       0.920
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[3]     0.108       0.944
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[4]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[4]     0.108       1.635
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[2]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[2]     0.108       1.666
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[5]     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      Q       count[5]     0.108       2.699
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                                  Starting                                                                        Required          
Instance                                          Reference                                     Type     Pin     Net              Time         Slack
                                                  Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift     COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       endofshift_2     4.745        0.619
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tmsenb         COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_i_0[3]     4.745        3.386
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[0]      9.745        3.559
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[1]      9.745        3.698
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[3]      9.745        3.754
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[4]      9.745        3.761
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       state_20[2]      9.745        3.785
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo          COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       tckgo_10         9.745        3.880
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[3]      9.745        4.525
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]       COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock     SLE      D       count_16[0]      9.745        4.563
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      4.125
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.619

    Number of logic level(s):                4
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / Q
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift / D
    The start point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]                 SLE      Q        Out     0.108     0.108       -         
state[0]                                                    Net      -        -       0.976     -           12        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext                CFG3     C        In      -         1.084       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext                CFG3     Y        Out     0.210     1.294       -         
countnext                                                   Net      -        -       0.812     -           8         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext_1[0]           CFG3     B        In      -         2.106       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.countnext_1[0]           CFG3     Y        Out     0.165     2.270       -         
countnext_1[0]                                              Net      -        -       0.715     -           4         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_N_5L8_0     CFG3     C        In      -         2.985       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2_N_5L8_0     CFG3     Y        Out     0.223     3.208       -         
endofshift_2_N_5L8_0                                        Net      -        -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2             CFG4     C        In      -         3.764       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift_2             CFG4     Y        Out     0.203     3.967       -         
endofshift_2                                                Net      -        -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.endofshift               SLE      D        In      -         4.125       -         
======================================================================================================================
Total path delay (propagation time + setup) of 4.381 is 1.164(26.6%) logic and 3.217(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/CCC_0/GL0
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                      Arrival          
Instance                                                          Reference                 Type        Pin                Net                                  Time        Slack
                                                                  Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                       HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     3.920       0.272
COREAXITOAHBL_1.U_AHBMasterCtrl.currState[2]                      HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  currState[2]                         0.108       0.401
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.icache.s2_pc[2]          HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  icache_io_cpu_resp_bits_pc[2]        0.108       0.470
COREAXITOAHBL_1.U_AHBMasterCtrl.currState[9]                      HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  currState[9]                         0.108       0.470
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.wb_reg_inst[25]     HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  wb_reg_inst[25]                      0.108       0.547
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.wb_reg_inst[29]     HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  wb_reg_inst[29]                      0.108       0.559
COREAXITOAHBL_1.U_AHBMasterCtrl.currState[12]                     HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  currState[12]                        0.108       0.569
CORERISCV_AXI4_0.ChiselTop0.RocketTile_1.core.wb_reg_inst[28]     HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  wb_reg_inst[28]                      0.108       0.586
COREAXITOAHBL_1.U_AHBMasterCtrl.currState[13]                     HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  currState[13]                        0.108       0.618
COREAXITOAHBL_1.U_AHBMasterCtrl.currState[5]                      HPMS_0_sb_0/CCC_0/GL0     SLE         Q                  currState[5]                         0.108       0.618
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                Starting                                                              Required          
Instance                                        Reference                 Type        Pin                Net          Time         Slack
                                                Clock                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[13]     N_1474_i     14.004       0.272
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[15]     N_394_i      14.005       0.273
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[12]     N_1475_i     14.101       0.369
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[9]      N_1478_i     14.104       0.372
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[14]     N_1473_i     14.118       0.387
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[16]     N_447_i      14.130       0.398
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[8]      N_1479_i     14.131       0.399
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[11]     N_1476_i     14.132       0.400
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[7]      N_1480_i     14.146       0.414
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/CCC_0/GL0     MSS_025     F_FM0_ADDR[4]      N_283_i      14.148       0.416
========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      15.152
    - Setup time:                            1.148
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         14.004

    - Propagation time:                      13.731
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.272

    Number of logic level(s):                7
    Starting point:                          HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_READYOUT
    Ending point:                            HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_ADDR[13]
    The start point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE
    The end   point is clocked by            HPMS_0_sb_0/CCC_0/GL0 [rising] on pin CLK_BASE

Instance / Net                                                                                         Pin                Pin               Arrival     No. of    
Name                                                                                       Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                MSS_025     F_FM0_READYOUT     Out     3.920     3.920       -         
CoreAHBLite_0_AHBmslave16_HREADY                                                           Net         -                  -       1.142     -           18        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt_RNI5UGJ6_0[16]              CFG4        C                  In      -         5.062       -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SDATASELInt_RNI5UGJ6_0[16]              CFG4        Y                  Out     0.203     5.265       -         
CoreAHBLite_0_AHBmslave6_HREADY                                                            Net         -                  -       0.933     -           17        
MIRSLV2MIRMSTRBRIDGE_AHB_0.driveMaster4                                                    CFG4        D                  In      -         6.198       -         
MIRSLV2MIRMSTRBRIDGE_AHB_0.driveMaster4                                                    CFG4        Y                  Out     0.271     6.470       -         
driveMaster4                                                                               Net         -                  -       1.097     -           41        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[31]                     CFG4        B                  In      -         7.566       -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.PREGATEDHADDR_0[31]                     CFG4        Y                  Out     0.165     7.731       -         
M1GATEDHADDR[31]                                                                           Net         -                  -       0.792     -           7         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_N_3_mux_i_a0                   CFG4        D                  In      -         8.523       -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.masterstage_1.SADDRSEL_N_3_mux_i_a0                   CFG4        Y                  Out     0.326     8.849       -         
N_75_i                                                                                     Net         -                  -       0.846     -           10        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m2_i     CFG4        B                  In      -         9.695       -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m2_i     CFG4        Y                  Out     0.148     9.844       -         
masterAddrInProg[0]                                                                        Net         -                  -       1.211     -           74        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0_i_m2                          CFG3        C                  In      -         11.055      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0_i_m2                          CFG3        Y                  Out     0.226     11.281      -         
HADDR_i_m2                                                                                 Net         -                  -       1.046     -           31        
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0_i_m2_0_RNIS9E62               CFG4        D                  In      -         12.326      -         
HPMS_0_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HADDR_0_0_i_m2_0_RNIS9E62               CFG4        Y                  Out     0.288     12.614      -         
N_1474_i                                                                                   Net         -                  -       1.117     -           1         
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST                                                MSS_025     F_FM0_ADDR[13]     In      -         13.731      -         
==================================================================================================================================================================
Total path delay (propagation time + setup) of 14.879 is 6.695(45.0%) logic and 8.184(55.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                           Arrival           
Instance                                  Reference                                        Type     Pin     Net              Time        Slack 
                                          Clock                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[0]     0.108       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[1]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[1]     0.108       17.392
HPMS_0_sb_0.CORERESETP_0.count_ddr[2]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[2]     0.108       17.408
HPMS_0_sb_0.CORERESETP_0.count_ddr[3]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[3]     0.108       17.424
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[4]     0.108       17.441
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[5]     0.108       17.457
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[6]     0.108       17.473
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[7]     0.108       17.490
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[8]     0.108       17.506
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      Q       count_ddr[9]     0.108       17.522
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                                              Required           
Instance                                   Reference                                        Type     Pin     Net                 Time         Slack 
                                           Clock                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[13]     19.745       17.317
HPMS_0_sb_0.CORERESETP_0.count_ddr[12]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[12]     19.745       17.333
HPMS_0_sb_0.CORERESETP_0.count_ddr[11]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[11]     19.745       17.350
HPMS_0_sb_0.CORERESETP_0.count_ddr[10]     HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[10]     19.745       17.366
HPMS_0_sb_0.CORERESETP_0.count_ddr[9]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[9]      19.745       17.382
HPMS_0_sb_0.CORERESETP_0.count_ddr[8]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[8]      19.745       17.398
HPMS_0_sb_0.CORERESETP_0.count_ddr[7]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[7]      19.745       17.415
HPMS_0_sb_0.CORERESETP_0.count_ddr[6]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[6]      19.745       17.431
HPMS_0_sb_0.CORERESETP_0.count_ddr[5]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[5]      19.745       17.447
HPMS_0_sb_0.CORERESETP_0.count_ddr[4]      HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT     SLE      D       count_ddr_s[4]      19.745       17.464
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.317

    Number of logic level(s):                14
    Starting point:                          HPMS_0_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            HPMS_0_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                   Net      -        -       0.733     -           3         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_3602      ARI1     B        In      -         0.841       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s_3602      ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_3602_FCO                           Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                               Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                              Net      -        -       0.000     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
HPMS_0_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                Net      -        -       1.117     -           1         
HPMS_0_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=========================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB
====================================



Starting Points with Worst Slack
********************************

                                                Starting                                                                                                                         Arrival           
Instance                                        Reference                                       Type        Pin                       Net                                        Time        Slack 
                                                Clock                                                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                  HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         psel                                       0.108       24.534
HPMS_0_sb_0.CORECONFIGP_0.state[1]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[1]                                   0.087       27.991
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PENABLE          HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         CORECONFIGP_0_MDDR_APBmslave_PENABLE       0.108       28.628
HPMS_0_sb_0.CORECONFIGP_0.paddr[15]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[15]                                  0.108       28.712
HPMS_0_sb_0.CORECONFIGP_0.paddr[13]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[13]                                  0.108       28.855
HPMS_0_sb_0.CORECONFIGP_0.state[0]              HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         state[0]                                   0.087       28.904
HPMS_0_sb_0.CORECONFIGP_0.paddr[12]             HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE         Q                         paddr[12]                                  0.108       28.948
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[0]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[0]     5.340       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PRDATA[1]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]     5.233       52.938
HPMS_0_sb_0.HPMS_0_sb_HPMS_0.MSS_ADLIB_INST     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     MSS_025     MDDR_FABRIC_PREADY        CORECONFIGP_0_MDDR_APBmslave_PREADY        5.029       53.005
===================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                     Starting                                                                        Required           
Instance                                             Reference                                       Type     Pin     Net            Time         Slack 
                                                     Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[5]      30.048       24.534
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[0]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[0]      30.048       24.837
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[1]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[1]      30.048       24.944
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[3]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[3]      30.048       25.167
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[16]     HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[16]     30.048       25.235
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[2]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[2]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[4]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[4]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[6]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[6]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[7]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[7]      30.048       25.274
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[8]      HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB     SLE      D       prdata[8]      30.048       25.274
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      30.303
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         30.048

    - Propagation time:                      5.514
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 24.534

    Number of logic level(s):                5
    Starting point:                          HPMS_0_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5] / D
    The start point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [falling] on pin CLK
    The end   point is clocked by            HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                                Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
HPMS_0_sb_0.CORECONFIGP_0.psel                      SLE      Q        Out     0.108     0.108       -         
psel                                                Net      -        -       0.814     -           5         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     D        In      -         0.923       -         
HPMS_0_sb_0.CORECONFIGP_0.MDDR_PSEL                 CFG4     Y        Out     0.288     1.210       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                  Net      -        -       1.143     -           20        
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     B        In      -         2.353       -         
HPMS_0_sb_0.CORECONFIGP_0.un1_R_SDIF3_PSEL_1        CFG4     Y        Out     0.148     2.501       -         
un1_R_SDIF3_PSEL_1                                  Net      -        -       0.745     -           5         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     D        In      -         3.246       -         
HPMS_0_sb_0.CORECONFIGP_0.int_prdata_4_sqmuxa       CFG4     Y        Out     0.271     3.518       -         
int_prdata_4_sqmuxa                                 Net      -        -       0.933     -           17        
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     A        In      -         4.451       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv_RNO[5]        CFG2     Y        Out     0.077     4.528       -         
soft_reset_reg_m[5]                                 Net      -        -       0.556     -           1         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     D        In      -         5.084       -         
HPMS_0_sb_0.CORECONFIGP_0.prdata_0_iv[5]            CFG4     Y        Out     0.271     5.355       -         
prdata[5]                                           Net      -        -       0.159     -           1         
HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA[5]     SLE      D        In      -         5.514       -         
==============================================================================================================
Total path delay (propagation time + setup) of 5.769 is 1.420(24.6%) logic and 4.349(75.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: uj_jtag_85|un1_duttck_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                      Arrival           
Instance                                                       Reference                                Type     Pin     Net                 Time        Slack 
                                                               Clock                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[3]            0.108       -1.220
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[2]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[2]            0.108       -1.172
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[4]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[4]            0.108       -0.757
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[1]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[1]            0.108       -0.575
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[0]            uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       irReg[0]            0.108       -0.556
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[0]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[0]     0.087       0.935 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[1]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[1]     0.087       1.010 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[3]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[3]     0.108       1.076 
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[2]     uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       jtagStateReg[2]     0.087       1.161 
CORERISCV_AXI4_0.debugTransportModuleJtag0.skipOpReg           uj_jtag_85|un1_duttck_inferred_clock     SLE      Q       skipOpReg           0.087       2.450 
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                            Starting                                                                      Required           
Instance                                                    Reference                                Type     Pin     Net                 Time         Slack 
                                                            Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[1]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[1]      4.745        -1.220
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[3]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[3]      4.745        -1.220
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[5]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[5]      4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[7]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[7]      4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[9]      uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[9]      4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[10]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[10]     4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[13]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[13]     4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[14]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[14]     4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[15]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[15]     4.745        -1.212
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[18]     uj_jtag_85|un1_duttck_inferred_clock     SLE      D       shiftReg_11[18]     4.745        -1.212
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      5.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.221

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[1] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]                         SLE      Q        Out     0.108     0.108       -         
irReg[3]                                                                    Net      -        -       0.674     -           2         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     B        In      -         0.783       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     Y        Out     0.148     0.931       -         
un6_dtm_resp_ready_0_a2_1                                                   Net      -        -       0.556     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     B        In      -         1.487       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     Y        Out     0.165     1.651       -         
un6_dtm_resp_ready_i                                                        Net      -        -       1.134     -           22        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     D        In      -         2.785       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     Y        Out     0.271     3.057       -         
shiftReg_4_sqmuxa                                                           Net      -        -       1.101     -           42        
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     C        In      -         4.158       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     Y        Out     0.226     4.384       -         
shiftReg_11_5_1[3]                                                          Net      -        -       1.097     -           41        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11[1]                   CFG4     D        In      -         5.480       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_11[1]                   CFG4     Y        Out     0.326     5.807       -         
shiftReg_11[1]                                                              Net      -        -       0.159     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[1]                      SLE      D        In      -         5.965       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 6.221 is 1.500(24.1%) logic and 4.720(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      5.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.221

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[3] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]                         SLE      Q        Out     0.108     0.108       -         
irReg[3]                                                                    Net      -        -       0.674     -           2         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     B        In      -         0.783       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     Y        Out     0.148     0.931       -         
un6_dtm_resp_ready_0_a2_1                                                   Net      -        -       0.556     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     B        In      -         1.487       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     Y        Out     0.165     1.651       -         
un6_dtm_resp_ready_i                                                        Net      -        -       1.134     -           22        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     D        In      -         2.785       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     Y        Out     0.271     3.057       -         
shiftReg_4_sqmuxa                                                           Net      -        -       1.101     -           42        
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     C        In      -         4.158       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     Y        Out     0.226     4.384       -         
shiftReg_11_5_1[3]                                                          Net      -        -       1.097     -           41        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[3]                  CFG4     D        In      -         5.480       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[3]                  CFG4     Y        Out     0.326     5.807       -         
shiftReg_11[3]                                                              Net      -        -       0.159     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[3]                      SLE      D        In      -         5.965       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 6.221 is 1.500(24.1%) logic and 4.720(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      5.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.212

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[29] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]                         SLE      Q        Out     0.108     0.108       -         
irReg[3]                                                                    Net      -        -       0.674     -           2         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     B        In      -         0.783       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     Y        Out     0.148     0.931       -         
un6_dtm_resp_ready_0_a2_1                                                   Net      -        -       0.556     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     B        In      -         1.487       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     Y        Out     0.165     1.651       -         
un6_dtm_resp_ready_i                                                        Net      -        -       1.134     -           22        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     D        In      -         2.785       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     Y        Out     0.271     3.057       -         
shiftReg_4_sqmuxa                                                           Net      -        -       1.101     -           42        
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     C        In      -         4.158       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     Y        Out     0.226     4.384       -         
shiftReg_11_5_1[3]                                                          Net      -        -       1.097     -           41        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[29]                 CFG4     D        In      -         5.480       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[29]                 CFG4     Y        Out     0.317     5.798       -         
shiftReg_11[29]                                                             Net      -        -       0.159     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[29]                     SLE      D        In      -         5.956       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 6.212 is 1.491(24.0%) logic and 4.720(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      5.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.212

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[30] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]                         SLE      Q        Out     0.108     0.108       -         
irReg[3]                                                                    Net      -        -       0.674     -           2         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     B        In      -         0.783       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     Y        Out     0.148     0.931       -         
un6_dtm_resp_ready_0_a2_1                                                   Net      -        -       0.556     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     B        In      -         1.487       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     Y        Out     0.165     1.651       -         
un6_dtm_resp_ready_i                                                        Net      -        -       1.134     -           22        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     D        In      -         2.785       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     Y        Out     0.271     3.057       -         
shiftReg_4_sqmuxa                                                           Net      -        -       1.101     -           42        
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     C        In      -         4.158       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     Y        Out     0.226     4.384       -         
shiftReg_11_5_1[3]                                                          Net      -        -       1.097     -           41        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[30]                 CFG4     D        In      -         5.480       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[30]                 CFG4     Y        Out     0.317     5.798       -         
shiftReg_11[30]                                                             Net      -        -       0.159     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[30]                     SLE      D        In      -         5.956       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 6.212 is 1.491(24.0%) logic and 4.720(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      5.956
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.212

    Number of logic level(s):                5
    Starting point:                          CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3] / Q
    Ending point:                            CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[5] / D
    The start point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [rising] on pin CLK
    The end   point is clocked by            uj_jtag_85|un1_duttck_inferred_clock [falling] on pin CLK

Instance / Net                                                                       Pin      Pin               Arrival     No. of    
Name                                                                        Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg[3]                         SLE      Q        Out     0.108     0.108       -         
irReg[3]                                                                    Net      -        -       0.674     -           2         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     B        In      -         0.783       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNI77HF[2]                 CFG2     Y        Out     0.148     0.931       -         
un6_dtm_resp_ready_0_a2_1                                                   Net      -        -       0.556     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     B        In      -         1.487       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.irReg_RNIFVQ61[1]                CFG4     Y        Out     0.165     1.651       -         
un6_dtm_resp_ready_i                                                        Net      -        -       1.134     -           22        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     D        In      -         2.785       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_4_sqmuxa                CFG4     Y        Out     0.271     3.057       -         
shiftReg_4_sqmuxa                                                           Net      -        -       1.101     -           42        
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     C        In      -         4.158       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.un1_shiftReg21_0_a2_RNISMH82     CFG4     Y        Out     0.226     4.384       -         
shiftReg_11_5_1[3]                                                          Net      -        -       1.097     -           41        
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[5]                  CFG4     D        In      -         5.480       -         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg_RNO[5]                  CFG4     Y        Out     0.317     5.798       -         
shiftReg_11[5]                                                              Net      -        -       0.159     -           1         
CORERISCV_AXI4_0.debugTransportModuleJtag0.shiftReg[5]                      SLE      D        In      -         5.956       -         
======================================================================================================================================
Total path delay (propagation time + setup) of 6.212 is 1.491(24.0%) logic and 4.720(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                              Arrival          
Instance                             Reference     Type      Pin          Net              Time        Slack
                                     Clock                                                                  
------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[1]     UIREG_OUT[1]     0.000       2.498
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRCAP       UDRCAP_OUT       0.000       2.517
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[4]     UIREG_OUT[4]     0.000       2.556
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[0]     UIREG_OUT[0]     0.000       2.586
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[2]     UIREG_OUT[2]     0.000       2.625
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[6]     UIREG_OUT[6]     0.000       2.639
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[7]     UIREG_OUT[7]     0.000       2.689
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[5]     UIREG_OUT[5]     0.000       3.399
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UIREG[3]     UIREG_OUT[3]     0.000       3.448
COREJTAGDEBUG_0.genblk1\.UJTAG_0     System        UJTAG     UDRSH        UDRSH_OUT        0.000       3.693
============================================================================================================


Ending Points with Worst Slack
******************************

                                                               Starting                                              Required          
Instance                                                       Reference     Type     Pin     Net                    Time         Slack
                                                               Clock                                                                   
---------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]                    System        SLE      D       state_20[0]            9.745        2.498
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[1]                    System        SLE      D       state_20[1]            9.745        2.501
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[4]                    System        SLE      D       state_20[4]            9.745        2.635
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[3]                    System        SLE      D       state_20[3]            9.745        3.257
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[2]                    System        SLE      D       state_20[2]            9.745        3.375
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.tckgo                       System        SLE      D       tckgo_10               9.745        4.091
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[0]     System        SLE      D       jtagStateReg_ns[0]     9.745        4.239
CORERISCV_AXI4_0.debugTransportModuleJtag0.jtagStateReg[2]     System        SLE      D       jtagStateReg_ns[2]     9.745        4.674
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[3]                    System        SLE      D       count_16[3]            9.745        4.751
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.count[0]                    System        SLE      D       count_16[0]            9.745        4.789
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.247
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 2.498

    Number of logic level(s):                7
    Starting point:                          COREJTAGDEBUG_0.genblk1\.UJTAG_0 / UIREG[1]
    Ending point:                            COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock [rising] on pin CLK

Instance / Net                                                          Pin          Pin               Arrival     No. of    
Name                                                          Type      Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_0.genblk1\.UJTAG_0                              UJTAG     UIREG[1]     Out     0.000     0.000       -         
UIREG_OUT[1]                                                  Net       -            -       1.117     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                   CFG3      C            In      -         1.117       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6_4                   CFG3      Y            Out     0.223     1.340       -         
state6_4                                                      Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                     CFG4      D            In      -         1.896       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state6                     CFG4      Y            Out     0.271     2.167       -         
state6                                                        Net       -            -       0.715     -           4         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_udrupd                 CFG3      C            In      -         2.882       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.un1_udrupd                 CFG3      Y            Out     0.203     3.085       -         
un1_udrupd                                                    Net       -            -       0.812     -           8         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNIRB9T1           CFG4      D            In      -         3.897       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state85_RNIRB9T1           CFG4      Y            Out     0.326     4.223       -         
un1_state_0_sqmuxa_2_0                                        Net       -            -       0.933     -           17        
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state87_0_RNIKMJS2         CFG4      C            In      -         5.157       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state87_0_RNIKMJS2         CFG4      Y            Out     0.223     5.380       -         
un1_state_0_sqmuxa_4_s7_1                                     Net       -            -       0.678     -           3         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_ns_RNO_0[0]     CFG4      D            In      -         6.058       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_ns_RNO_0[0]     CFG4      Y            Out     0.271     6.330       -         
state_0_2_iv_1[0]                                             Net       -            -       0.556     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_ns[0]           CFG4      C            In      -         6.885       -         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state_20_m_ns[0]           CFG4      Y            Out     0.203     7.088       -         
state_20[0]                                                   Net       -            -       0.159     -           1         
COREJTAGDEBUG_0.genblk1\.UJ_JTAG_0.state[0]                   SLE       D            In      -         7.247       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 7.502 is 1.977(26.3%) logic and 5.526(73.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/users/ciaran.lappin/downloads/creativeres/m2gl025-creative-board-master/modify_the_fpga_design/coreriscv_axi4_basedesign/designer/proc_subsystem/synthesis.fdc":15:0:15:0|Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/ciaran.lappin/downloads/creativeres/m2gl025-creative-board-master/modify_the_fpga_design/coreriscv_axi4_basedesign/designer/proc_subsystem/synthesis.fdc":16:0:16:0|Timing constraint (from [get_cells { HPMS_0_sb_0.CORERESETP_0.MSS_HPMS_READY_int HPMS_0_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { HPMS_0_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/ciaran.lappin/downloads/creativeres/m2gl025-creative-board-master/modify_the_fpga_design/coreriscv_axi4_basedesign/designer/proc_subsystem/synthesis.fdc":18:0:18:0|Timing constraint (from [get_clocks { TCK }] to [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT447 :"c:/users/ciaran.lappin/downloads/creativeres/m2gl025-creative-board-master/modify_the_fpga_design/coreriscv_axi4_basedesign/designer/proc_subsystem/synthesis.fdc":19:0:19:0|Timing constraint (from [get_clocks { HPMS_0_sb_0/CCC_0/GL0 }] to [get_clocks { TCK }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
@W: MT443 :"c:/users/ciaran.lappin/downloads/creativeres/m2gl025-creative-board-master/modify_the_fpga_design/coreriscv_axi4_basedesign/designer/proc_subsystem/synthesis.fdc":20:0:20:0|Timing constraint (through [get_nets { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PSEL HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PENABLE }] to [get_cells { HPMS_0_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY* HPMS_0_sb_0.CORECONFIGP_0.state[0] }]) (max delay 0.000000) was not applied to the design because none of the paths specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:38s; Memory used current: 344MB peak: 389MB)


Finished timing report (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:38s; Memory used current: 344MB peak: 389MB)

---------------------------------------
Resource Usage Report for PROC_SUBSYSTEM 

Mapping to part: m2gl025vf256std
Cell usage:
CCC             1 use
CLKINT          12 uses
MSS_025         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
UJTAG           1 use
CFG1           23 uses
CFG2           1566 uses
CFG3           3457 uses
CFG4           5452 uses

Carry cells:
ARI1            941 uses - used for arithmetic functions
ARI1            3113 uses - used for Wide-Mux implementation
Total ARI1      4054 uses


Sequential Cells: 
SLE            9946 uses

DSP Blocks:    2 of 34 (5%)
 MACC:         1 Mult
 MACC:         1 MultAdd

I/O ports: 67
I/O primitives: 58
BIBUF          18 uses
BIBUF_DIFF     2 uses
INBUF          5 uses
OUTBUF         32 uses
OUTBUF_DIFF    1 use


Global Clock Buffers: 12 of 8 (150%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 8 of 31 (25%)
Total Block RAMs (RAM64x18) : 17 of 34 (50%)

Total LUTs:    14552

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 612; LUTs = 612;
RAM1K18  Interface Logic : SLEs = 288; LUTs = 288;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  9946 + 612 + 288 + 72 = 10918;
Total number of LUTs after P&R:  14552 + 612 + 288 + 72 = 15524;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:38s; CPU Time elapsed 0h:01m:38s; Memory used current: 79MB peak: 389MB)

Process took 0h:01m:38s realtime, 0h:01m:38s cputime
# Thu Nov 02 12:01:56 2017

###########################################################]
