

================================================================
== Vitis HLS Report for 'bin_dense'
================================================================
* Date:           Fri Dec 13 13:11:58 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      153|     4801|  1.530 us|  48.010 us|  153|  4801|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225  |bin_dense_Pipeline_LOOP_DENSE_I  |       11|       67|  0.110 us|  0.670 us|   11|   67|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_DENSE_O  |      152|     4800|   19 ~ 75|          -|          -|  8 ~ 64|        no|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      370|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      166|     1770|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|      263|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      429|     2293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225  |bin_dense_Pipeline_LOOP_DENSE_I  |        0|   0|  166|  1770|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                 |        0|   0|  166|  1770|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +------------------------------------+-------------------------------+--------------+
    |              Instance              |             Module            |  Expression  |
    +------------------------------------+-------------------------------+--------------+
    |mac_muladd_20s_16s_28s_34_4_1_U396  |mac_muladd_20s_16s_28s_34_4_1  |  i0 + i1 * i2|
    +------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln1495_3_fu_334_p2    |         +|   0|  0|  14|           7|           7|
    |add_ln608_fu_301_p2       |         +|   0|  0|  27|          20|          20|
    |o_V_fu_311_p2             |         +|   0|  0|  23|          16|           1|
    |o_offset_V_fu_347_p2      |         +|   0|  0|  13|           6|           6|
    |ret_V_fu_329_p2           |         +|   0|  0|  24|          17|          17|
    |and_ln1649_fu_681_p2      |       and|   0|  0|   2|           1|           1|
    |cmp_i_i508_fu_261_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln1019_fu_386_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1649_1_fu_669_p2   |      icmp|   0|  0|  15|          22|          22|
    |icmp_ln1649_fu_441_p2     |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln608_fu_306_p2      |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln653_1_fu_502_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln653_2_fu_507_p2    |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln653_fu_497_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln804_fu_545_p2      |      icmp|   0|  0|  13|          16|          16|
    |or_ln1649_fu_686_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln653_fu_520_p2        |        or|   0|  0|   2|           1|           1|
    |best_out_V_2_fu_691_p3    |    select|   0|  0|  16|           1|          16|
    |ki_V_2_fu_560_p3          |    select|   0|  0|  16|           1|          16|
    |nc_V_12_fu_534_p3         |    select|   0|  0|  16|           1|          16|
    |o_word_V_1_fu_614_p3      |    select|   0|  0|  63|           1|          64|
    |prediction_V_1_fu_699_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1019_fu_607_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln653_1_fu_526_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln653_fu_512_p3    |    select|   0|  0|  16|           1|          16|
    |xor_ln1649_fu_675_p2      |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 370|         158|         289|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  54|         10|    1|         10|
    |best_out_V_fu_128  |   9|          2|   16|         32|
    |dmem_V_address0    |  26|          5|   12|         60|
    |dmem_V_ce0         |  14|          3|    1|          3|
    |dmem_V_ce1         |   9|          2|    1|          2|
    |dmem_V_d0          |  14|          3|   64|        192|
    |phi_mul_fu_124     |   9|          2|   20|         40|
    |ret_fu_132         |   9|          2|    8|         16|
    |rhs_fu_136         |   9|          2|   16|         32|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 153|         31|  139|        387|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                |   9|   0|    9|          0|
    |best_out_V_fu_128                                        |  16|   0|   16|          0|
    |cmp_i_i508_reg_800                                       |   1|   0|    1|          0|
    |dmem_V_addr_4_reg_790                                    |   1|   0|   12|         11|
    |dmem_V_addr_reg_839                                      |  12|   0|   12|          0|
    |grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1649_reg_881                                      |   1|   0|    1|          0|
    |kh_off_V_1_reg_870                                       |   1|   0|    1|          0|
    |kh_off_V_reg_863                                         |   2|   0|    2|          0|
    |lhs_reg_785                                              |  16|   0|   17|          1|
    |o_V_1_reg_821                                            |  16|   0|   16|          0|
    |o_offset_V_reg_834                                       |   6|   0|    6|          0|
    |o_word_V_3_reg_847                                       |  64|   0|   64|          0|
    |phi_mul_fu_124                                           |  20|   0|   20|          0|
    |phi_mul_load_reg_816                                     |  20|   0|   20|          0|
    |prediction_V_reg_853                                     |   8|   0|    8|          0|
    |ret_fu_132                                               |   8|   0|    8|          0|
    |rhs_fu_136                                               |  16|   0|   16|          0|
    |select_ln1019_reg_896                                    |  16|   0|   16|          0|
    |trunc_ln1495_1_reg_811                                   |   7|   0|    7|          0|
    |trunc_ln1495_reg_806                                     |   6|   0|    6|          0|
    |zext_ln617_reg_795                                       |  16|   0|   20|          4|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 263|   0|  279|         16|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|     bin_dense|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|     bin_dense|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|     bin_dense|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|     bin_dense|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|     bin_dense|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|     bin_dense|  return value|
|layer_type         |   in|    2|     ap_none|    layer_type|        scalar|
|d_i_idx            |   in|    1|     ap_none|       d_i_idx|        scalar|
|d_o_idx            |   in|    1|     ap_none|       d_o_idx|        scalar|
|o_index            |   in|   16|     ap_none|       o_index|        scalar|
|n_inputs           |   in|   16|     ap_none|      n_inputs|        scalar|
|n_outputs          |   in|   16|     ap_none|     n_outputs|        scalar|
|dmem_V_address0    |  out|   12|   ap_memory|        dmem_V|         array|
|dmem_V_ce0         |  out|    1|   ap_memory|        dmem_V|         array|
|dmem_V_we0         |  out|    1|   ap_memory|        dmem_V|         array|
|dmem_V_d0          |  out|   64|   ap_memory|        dmem_V|         array|
|dmem_V_q0          |   in|   64|   ap_memory|        dmem_V|         array|
|dmem_V_address1    |  out|   12|   ap_memory|        dmem_V|         array|
|dmem_V_ce1         |  out|    1|   ap_memory|        dmem_V|         array|
|dmem_V_q1          |   in|   64|   ap_memory|        dmem_V|         array|
|wt_mem_V_address0  |  out|   13|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_ce0       |  out|    1|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_q0        |   in|   64|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_address1  |  out|   13|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_ce1       |  out|    1|   ap_memory|      wt_mem_V|         array|
|wt_mem_V_q1        |   in|   64|   ap_memory|      wt_mem_V|         array|
|kh_mem_V_address0  |  out|    6|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_ce0       |  out|    1|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_q0        |   in|   64|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_address1  |  out|    6|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_ce1       |  out|    1|   ap_memory|      kh_mem_V|         array|
|kh_mem_V_q1        |   in|   64|   ap_memory|      kh_mem_V|         array|
+-------------------+-----+-----+------------+--------------+--------------+

