// Seed: 4001159366
module module_0 (
    output wand id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    input wire id_8
);
  wire id_10;
  assign id_0 = id_8;
  wire id_11, id_12;
  always id_10 = !1;
  wire id_13;
  always id_0 = 1;
  id_14(
      .id_0(id_7), .id_1(1), .id_2(1'b0), .id_3(id_6)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output tri0 id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    input tri id_12,
    input wor id_13,
    output tri0 id_14,
    inout tri0 id_15,
    output tri0 id_16,
    input wand id_17,
    output wire id_18,
    input tri1 id_19,
    input supply0 id_20,
    input wand id_21,
    input wand id_22,
    output supply1 id_23,
    input tri0 id_24,
    input uwire id_25,
    input wand id_26
);
  assign id_2 = id_6;
  module_0(
      id_18, id_0, id_25, id_22, id_26, id_10, id_8, id_24, id_15
  );
  wire id_28;
endmodule
