Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Aug 23 18:24:55 2021
| Host         : DESKTOP-G5MGV6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CatchMeIfYouCan_timing_summary_routed.rpt -pb CatchMeIfYouCan_timing_summary_routed.pb -rpx CatchMeIfYouCan_timing_summary_routed.rpx -warn_on_violation
| Design       : CatchMeIfYouCan
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (18)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (4)

1. checking no_clock (51)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: catchme/PS_reg[4]_inv/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: clkDiv/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clkDiv2/sclk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mode/Q_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: s_seg/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (4)
----------------------------
 There are 4 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.940        0.000                      0                  136        0.254        0.000                      0                  136        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.940        0.000                      0                  136        0.254        0.000                      0                  136        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 clkDiv2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.871ns (33.590%)  route 3.699ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.632     5.153    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  clkDiv2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  clkDiv2/count_reg[5]/Q
                         net (fo=2, routed)           0.594     6.203    clkDiv2/count_reg[5]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv2/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv2/count_reg[0]_i_10_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv2/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv2/count_reg[0]_i_15_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.195 f  clkDiv2/count_reg[0]_i_16/O[0]
                         net (fo=1, routed)           1.004     8.199    clkDiv2/count_reg[0]_i_16_n_7
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.299     8.498 r  clkDiv2/count[0]_i_7/O
                         net (fo=2, routed)           1.031     9.529    clkDiv2/count[0]_i_7_n_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  clkDiv2/count[0]_i_1__0/O
                         net (fo=30, routed)          1.071    10.723    clkDiv2/count[0]_i_1__0_n_0
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    clkDiv2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 clkDiv2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.871ns (33.590%)  route 3.699ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.632     5.153    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  clkDiv2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  clkDiv2/count_reg[5]/Q
                         net (fo=2, routed)           0.594     6.203    clkDiv2/count_reg[5]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv2/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv2/count_reg[0]_i_10_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv2/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv2/count_reg[0]_i_15_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.195 f  clkDiv2/count_reg[0]_i_16/O[0]
                         net (fo=1, routed)           1.004     8.199    clkDiv2/count_reg[0]_i_16_n_7
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.299     8.498 r  clkDiv2/count[0]_i_7/O
                         net (fo=2, routed)           1.031     9.529    clkDiv2/count[0]_i_7_n_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  clkDiv2/count[0]_i_1__0/O
                         net (fo=30, routed)          1.071    10.723    clkDiv2/count[0]_i_1__0_n_0
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    clkDiv2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 clkDiv2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.871ns (33.590%)  route 3.699ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.632     5.153    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  clkDiv2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  clkDiv2/count_reg[5]/Q
                         net (fo=2, routed)           0.594     6.203    clkDiv2/count_reg[5]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv2/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv2/count_reg[0]_i_10_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv2/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv2/count_reg[0]_i_15_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.195 f  clkDiv2/count_reg[0]_i_16/O[0]
                         net (fo=1, routed)           1.004     8.199    clkDiv2/count_reg[0]_i_16_n_7
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.299     8.498 r  clkDiv2/count[0]_i_7/O
                         net (fo=2, routed)           1.031     9.529    clkDiv2/count[0]_i_7_n_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  clkDiv2/count[0]_i_1__0/O
                         net (fo=30, routed)          1.071    10.723    clkDiv2/count[0]_i_1__0_n_0
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    clkDiv2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 clkDiv2/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.871ns (33.590%)  route 3.699ns (66.410%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.632     5.153    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  clkDiv2/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 r  clkDiv2/count_reg[5]/Q
                         net (fo=2, routed)           0.594     6.203    clkDiv2/count_reg[5]
    SLICE_X58Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.859 r  clkDiv2/count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.859    clkDiv2/count_reg[0]_i_10_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.973 r  clkDiv2/count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.973    clkDiv2/count_reg[0]_i_15_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.195 f  clkDiv2/count_reg[0]_i_16/O[0]
                         net (fo=1, routed)           1.004     8.199    clkDiv2/count_reg[0]_i_16_n_7
    SLICE_X62Y37         LUT6 (Prop_lut6_I3_O)        0.299     8.498 r  clkDiv2/count[0]_i_7/O
                         net (fo=2, routed)           1.031     9.529    clkDiv2/count[0]_i_7_n_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.653 r  clkDiv2/count[0]_i_1__0/O
                         net (fo=30, routed)          1.071    10.723    clkDiv2/count[0]_i_1__0_n_0
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.512    14.853    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  clkDiv2/count_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDRE (Setup_fdre_C_R)       -0.429    14.663    clkDiv2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.272ns (40.661%)  route 3.316ns (59.339%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.972    10.737    clkDiv/clear
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.685    clkDiv/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.272ns (40.661%)  route 3.316ns (59.339%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.972    10.737    clkDiv/clear
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[1]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.685    clkDiv/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.272ns (40.661%)  route 3.316ns (59.339%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.972    10.737    clkDiv/clear
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[2]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.685    clkDiv/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.588ns  (logic 2.272ns (40.661%)  route 3.316ns (59.339%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.972    10.737    clkDiv/clear
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.510    14.851    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism              0.298    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y32         FDRE (Setup_fdre_C_R)       -0.429    14.685    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.272ns (41.342%)  route 3.224ns (58.658%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.879    10.645    clkDiv/clear
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[4]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    clkDiv/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 clkDiv/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.496ns  (logic 2.272ns (41.342%)  route 3.224ns (58.658%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.628     5.149    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  clkDiv/count_reg[0]/Q
                         net (fo=3, routed)           0.544     6.149    clkDiv/count_reg[0]
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.744 r  clkDiv/count_reg[0]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     6.744    clkDiv/count_reg[0]_i_9__0_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.861 r  clkDiv/count_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     6.861    clkDiv/count_reg[0]_i_10__0_n_0
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.978 r  clkDiv/count_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     6.978    clkDiv/count_reg[0]_i_15__0_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.095 r  clkDiv/count_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.095    clkDiv/count_reg[0]_i_16__0_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.212 r  clkDiv/count_reg[0]_i_12__0/CO[3]
                         net (fo=1, routed)           0.000     7.212    clkDiv/count_reg[0]_i_12__0_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.535 r  clkDiv/count_reg[0]_i_11__0/O[1]
                         net (fo=1, routed)           0.981     8.516    clkDiv/count_reg[0]_i_11__0_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I1_O)        0.306     8.822 r  clkDiv/count[0]_i_4__0/O
                         net (fo=2, routed)           0.819     9.641    clkDiv/count[0]_i_4__0_n_0
    SLICE_X62Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.765 r  clkDiv/count[0]_i_1__1/O
                         net (fo=30, routed)          0.879    10.645    clkDiv/clear
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[5]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X61Y33         FDRE (Setup_fdre_C_R)       -0.429    14.662    clkDiv/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  4.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.471    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  s_seg/CLK_DIV/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.750    s_seg/CLK_DIV/count_reg_n_0_[10]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  s_seg/CLK_DIV/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    s_seg/CLK_DIV/count_reg[8]_i_1_n_5
    SLICE_X64Y31         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  s_seg/CLK_DIV/count_reg[10]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.134     1.605    s_seg/CLK_DIV/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.470    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  s_seg/CLK_DIV/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.749    s_seg/CLK_DIV/count_reg_n_0_[6]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  s_seg/CLK_DIV/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    s_seg/CLK_DIV/count_reg[4]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  s_seg/CLK_DIV/count_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    s_seg/CLK_DIV/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 s_seg/CLK_DIV/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_seg/CLK_DIV/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.586     1.469    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  s_seg/CLK_DIV/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.748    s_seg/CLK_DIV/count_reg_n_0_[2]
    SLICE_X64Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  s_seg/CLK_DIV/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    s_seg/CLK_DIV/count_reg[0]_i_1_n_5
    SLICE_X64Y29         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     1.982    s_seg/CLK_DIV/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  s_seg/CLK_DIV/count_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y29         FDRE (Hold_fdre_C_D)         0.134     1.603    s_seg/CLK_DIV/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clkDiv/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.732    clkDiv/count_reg[7]
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clkDiv/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.840    clkDiv/count_reg[4]_i_1__1_n_4
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y33         FDRE                                         r  clkDiv/count_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    clkDiv/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.475    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  clkDiv/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clkDiv/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.735    clkDiv/count_reg[27]
    SLICE_X61Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkDiv/count_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    clkDiv/count_reg[24]_i_1__0_n_4
    SLICE_X61Y38         FDRE                                         r  clkDiv/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     1.989    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y38         FDRE                                         r  clkDiv/count_reg[27]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y38         FDRE (Hold_fdre_C_D)         0.105     1.580    clkDiv/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.475    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clkDiv2/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y38         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clkDiv2/count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.735    clkDiv2/count_reg[19]
    SLICE_X59Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkDiv2/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkDiv2/count_reg[16]_i_1_n_4
    SLICE_X59Y38         FDRE                                         r  clkDiv2/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     1.989    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y38         FDRE                                         r  clkDiv2/count_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y38         FDRE (Hold_fdre_C_D)         0.105     1.580    clkDiv2/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.592     1.475    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clkDiv2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clkDiv2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.735    clkDiv2/count_reg[23]
    SLICE_X59Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clkDiv2/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    clkDiv2/count_reg[20]_i_1_n_4
    SLICE_X59Y39         FDRE                                         r  clkDiv2/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.862     1.989    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y39         FDRE                                         r  clkDiv2/count_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X59Y39         FDRE (Hold_fdre_C_D)         0.105     1.580    clkDiv2/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.590     1.473    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  clkDiv/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clkDiv/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.733    clkDiv/count_reg[11]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkDiv/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkDiv/count_reg[8]_i_1__1_n_4
    SLICE_X61Y34         FDRE                                         r  clkDiv/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     1.985    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  clkDiv/count_reg[11]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.105     1.578    clkDiv/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.471    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clkDiv/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.731    clkDiv/count_reg[3]
    SLICE_X61Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clkDiv/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.839    clkDiv/count_reg[0]_i_2__0_n_4
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    clkDiv/clk_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  clkDiv/count_reg[3]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDRE (Hold_fdre_C_D)         0.105     1.576    clkDiv/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkDiv2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkDiv2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.593     1.476    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clkDiv2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clkDiv2/count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.736    clkDiv2/count_reg[27]
    SLICE_X59Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clkDiv2/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    clkDiv2/count_reg[24]_i_1_n_4
    SLICE_X59Y40         FDRE                                         r  clkDiv2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.863     1.990    clkDiv2/clk_IBUF_BUFG
    SLICE_X59Y40         FDRE                                         r  clkDiv2/count_reg[27]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.105     1.581    clkDiv2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y32   clkDiv/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   clkDiv/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   clkDiv/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clkDiv/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clkDiv/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clkDiv/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   clkDiv/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clkDiv/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   clkDiv/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   clkDiv/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   clkDiv/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   clkDiv/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   clkDiv/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   clkDiv/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   clkDiv/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y36   clkDiv/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   clkDiv/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   clkDiv/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   clkDiv/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   clkDiv/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y32   clkDiv/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clkDiv/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y33   clkDiv/count_reg[5]/C



