#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Dec  3 16:30:53 2024
# Process ID: 2488
# Current directory: /home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/vivado.log
# Journal file: /home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/vivado.jou
# Running On        :eecs-digital-14
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency     :1923.916 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :13491 MB
# Swap memory       :4294 MB
# Total Virtual     :17786 MB
# Available Virtual :16724 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 8
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1392.477 ; gain = 62.840 ; free physical = 9988 ; free virtual = 15571
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2509
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2143.035 ; gain = 412.746 ; free physical = 8908 ; free virtual = 14527
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:3]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:38]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:38]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:45]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:45]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:45]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/counter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'spi_con' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/spi_con.sv:1]
	Parameter DATA_WIDTH bound to: 17 - type: integer 
	Parameter DATA_CLK_PERIOD bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'spi_con' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/spi_con.sv:1]
INFO: [Synth 8-6157] synthesizing module 'audio_processing' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/audio_processing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'bandpass' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/bandpass.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/bandpass.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'bandpass' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/bandpass.sv:2]
INFO: [Synth 8-6157] synthesizing module 'yinner' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/yinner.sv:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/divider.sv:4]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/divider.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/yinner.sv:106]
INFO: [Synth 8-6155] done synthesizing module 'yinner' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/yinner.sv:3]
WARNING: [Synth 8-689] width (32) of port connection 'sig_in' does not match port width (9) of module 'yinner' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/audio_processing.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'audio_processing' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/audio_processing.sv:2]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:211]
INFO: [Synth 8-6157] synthesizing module 'pong' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/pong.sv:2]
INFO: [Synth 8-6157] synthesizing module 'block_sprite' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/block_sprite.sv:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/block_sprite.sv:1]
INFO: [Synth 8-6157] synthesizing module 'block_sprite__parameterized0' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/block_sprite.sv:1]
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter HEIGHT bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'block_sprite__parameterized0' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/block_sprite.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'pong' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/pong.sv:2]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'lower_index_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/yinner.sv:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'upper_index_reg' and it is trimmed from '10' to '9' bits. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/yinner.sv:52]
WARNING: [Synth 8-6014] Unused sequential element audio_sample_reg was removed.  [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:109]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:8]
WARNING: [Synth 8-3848] Net spkl in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:11]
WARNING: [Synth 8-3848] Net spkr in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:11]
WARNING: [Synth 8-3848] Net uart_txd in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/hdl/top_level.sv:15]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port puck_speed_in[3] in module pong is either unconnected or has no load
WARNING: [Synth 8-7129] Port puck_speed_in[2] in module pong is either unconnected or has no load
WARNING: [Synth 8-7129] Port puck_speed_in[1] in module pong is either unconnected or has no load
WARNING: [Synth 8-7129] Port puck_speed_in[0] in module pong is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2455.973 ; gain = 725.684 ; free physical = 8557 ; free virtual = 14181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2461.910 ; gain = 731.621 ; free physical = 8558 ; free virtual = 14181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2461.910 ; gain = 731.621 ; free physical = 8558 ; free virtual = 14181
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2464.879 ; gain = 0.000 ; free physical = 8558 ; free virtual = 14181
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[7]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 8552 ; free virtual = 14190
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 8552 ; free virtual = 14191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2568.660 ; gain = 838.371 ; free physical = 8553 ; free virtual = 14191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8553 ; free virtual = 14191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8553 ; free virtual = 14191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8568 ; free virtual = 14209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   64 Bit       Adders := 1     
	   2 Input   36 Bit       Adders := 1     
	   2 Input   35 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   8 Input   32 Bit       Adders := 3     
	   3 Input   28 Bit       Adders := 2     
	   4 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 5     
	   2 Input   12 Bit       Adders := 2     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   6 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 39    
+---Registers : 
	              102 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 13    
	               28 Bit    Registers := 80    
	               17 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 503   
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Multipliers : 
	              32x32  Multipliers := 1     
	              13x36  Multipliers := 1     
	               9x32  Multipliers := 1     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   6 Input   35 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 5     
	   6 Input   32 Bit        Muxes := 2     
	   7 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   6 Input   28 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 13    
	   6 Input   10 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 5     
	   6 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 11    
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 640   
	   6 Input    1 Bit        Muxes := 590   
	   3 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP product0, operation Mode is: A*B2.
DSP Report: register product_reg is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: operator product0 is absorbed into DSP product0.
DSP Report: Generating DSP bandpasser/acc2, operation Mode is: (A:0x63d)*B2.
DSP Report: register bandpasser/acc2 is absorbed into DSP bandpasser/acc2.
DSP Report: operator bandpasser/acc2 is absorbed into DSP bandpasser/acc2.
DSP Report: Generating DSP bandpasser/acc1, operation Mode is: A*B.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: Generating DSP bandpasser/acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: Generating DSP bandpasser/acc1, operation Mode is: A*B.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: Generating DSP bandpasser/acc1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: operator bandpasser/acc1 is absorbed into DSP bandpasser/acc1.
DSP Report: Generating DSP bandpasser/acc3, operation Mode is: A*B.
DSP Report: operator bandpasser/acc3 is absorbed into DSP bandpasser/acc3.
DSP Report: operator bandpasser/acc3 is absorbed into DSP bandpasser/acc3.
DSP Report: Generating DSP bandpasser/acc3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator bandpasser/acc3 is absorbed into DSP bandpasser/acc3.
DSP Report: operator bandpasser/acc3 is absorbed into DSP bandpasser/acc3.
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkl in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port spkr in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_txd in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port uart_rxd in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8570 ; free virtual = 14231
---------------------------------------------------------------------------------
 Sort Area is audio_processing__GC0 bandpasser/acc1_a : 0 0 : 2701 5354 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc1_a : 0 1 : 2653 5354 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc1_c : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc1_c : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is yinner__GB0 p_1_out_0 : 0 0 : 2701 3645 : Used 1 time 0
 Sort Area is yinner__GB0 p_1_out_0 : 0 1 : 944 3645 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc3_7 : 0 0 : 1223 2275 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc3_7 : 0 1 : 1052 2275 : Used 1 time 0
 Sort Area is yinner__GB0 p_1_out_3 : 0 0 : 1670 1670 : Used 1 time 0
 Sort Area is yinner__GB0 product0_5 : 0 0 : 1623 1623 : Used 1 time 0
 Sort Area is audio_processing__GC0 bandpasser/acc2_f : 0 0 : 387 387 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yinner      | A*B            | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yinner      | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yinner      | (PCIN>>17)+A*B | 11     | 11     | -      | -      | 11     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|yinner      | A*B2           | 25     | 9      | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|bandpass    | (A:0x63d)*B2   | 9      | 12     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | A*B            | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level   | (PCIN>>17)+A*B | 15     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8556 ; free virtual = 14224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8557 ; free virtual = 14225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8557 ; free virtual = 14225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |    57|
|3     |LUT1       |    32|
|4     |LUT2       |   109|
|5     |LUT3       |    42|
|6     |LUT4       |    68|
|7     |LUT5       |    36|
|8     |LUT6       |    19|
|9     |MMCME2_ADV |     1|
|10    |OSERDESE2  |     6|
|12    |PLLE2_ADV  |     1|
|13    |FDRE       |   119|
|14    |FDSE       |    10|
|15    |IBUF       |    10|
|16    |OBUF       |     9|
|17    |OBUFDS     |     4|
|18    |OBUFT      |    19|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.664 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2576.664 ; gain = 739.625 ; free physical = 8560 ; free virtual = 14229
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 2576.672 ; gain = 846.375 ; free physical = 8561 ; free virtual = 14229
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.672 ; gain = 0.000 ; free physical = 8561 ; free virtual = 14229
INFO: [Netlist 29-17] Analyzing 63 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'ss0_an[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_an[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_an[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[4]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[5]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss0_c[6]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[0]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[1]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[2]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[3]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[4]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[5]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[6]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ss1_c[7]'. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2632.691 ; gain = 0.000 ; free physical = 8860 ; free virtual = 14531
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: 82de2f8b
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 136 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 2632.691 ; gain = 1234.277 ; free physical = 8860 ; free virtual = 14531
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2304.741; main = 2006.438; forked = 449.494
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3610.133; main = 2632.695; forked = 1033.465
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8860 ; free virtual = 14532
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8860 ; free virtual = 14532
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8860 ; free virtual = 14532
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8859 ; free virtual = 14531
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8859 ; free virtual = 14531
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8859 ; free virtual = 14531
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8859 ; free virtual = 14531
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2664.707 ; gain = 0.000 ; free physical = 8819 ; free virtual = 14507
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2696.723 ; gain = 32.016 ; free physical = 8820 ; free virtual = 14508

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 166433400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.723 ; gain = 0.000 ; free physical = 8820 ; free virtual = 14508

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 166433400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 166433400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Phase 1 Initialization | Checksum: 166433400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 166433400

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 166433400

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Phase 2 Timer Update And Timing Data Collection | Checksum: 166433400

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22a2e67ab

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Retarget | Checksum: 22a2e67ab
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22a2e67ab

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Constant propagation | Checksum: 22a2e67ab
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1cf27db15

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Sweep | Checksum: 1cf27db15
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1cf27db15

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
BUFG optimization | Checksum: 1cf27db15
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1cf27db15

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Shift Register Optimization | Checksum: 1cf27db15
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1cf27db15

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Post Processing Netlist | Checksum: 1cf27db15
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Phase 9.2 Verifying Netlist Connectivity | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Phase 9 Finalization | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
Ending Netlist Obfuscation Task | Checksum: 224a2d4e6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2764.707 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14398
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.723 ; gain = 0.000 ; free physical = 8712 ; free virtual = 14402
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15a2831be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.723 ; gain = 0.000 ; free physical = 8712 ; free virtual = 14402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.723 ; gain = 0.000 ; free physical = 8712 ; free virtual = 14402

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1208e8e4f

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2796.723 ; gain = 0.000 ; free physical = 8709 ; free virtual = 14402

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f6c5ffd5

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8709 ; free virtual = 14403

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f6c5ffd5

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8709 ; free virtual = 14403
Phase 1 Placer Initialization | Checksum: 1f6c5ffd5

Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8709 ; free virtual = 14403

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e956e013

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8684 ; free virtual = 14379

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c1fae2cc

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8710 ; free virtual = 14405

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c1fae2cc

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8710 ; free virtual = 14405

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1c15c714f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8733 ; free virtual = 14428

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8731 ; free virtual = 14429

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b4678aeb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8733 ; free virtual = 14431
Phase 2.4 Global Placement Core | Checksum: 2098c9a23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8732 ; free virtual = 14430
Phase 2 Global Placement | Checksum: 2098c9a23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8732 ; free virtual = 14430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26e32d7a8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8731 ; free virtual = 14429

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27315a08a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8731 ; free virtual = 14429

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b9c5f927

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8731 ; free virtual = 14429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29b44333a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8731 ; free virtual = 14429

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d8fcee58

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 20a367145

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2ecb4a772

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
Phase 3 Detail Placement | Checksum: 2ecb4a772

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2be3c44ef

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.902 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 2327f0c68

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8729 ; free virtual = 14428
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 31cc7598e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8729 ; free virtual = 14428
Phase 4.1.1.1 BUFG Insertion | Checksum: 2be3c44ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.902. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2b91945be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
Phase 4.1 Post Commit Optimization | Checksum: 2b91945be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b91945be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2b91945be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
Phase 4.3 Placer Reporting | Checksum: 2b91945be

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8729 ; free virtual = 14428

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a5f26406

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
Ending Placer Task | Checksum: 23f25d4ae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2803.750 ; gain = 7.027 ; free physical = 8729 ; free virtual = 14428
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8722 ; free virtual = 14421
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8721 ; free virtual = 14421
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8721 ; free virtual = 14421
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8721 ; free virtual = 14421
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8721 ; free virtual = 14421
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8720 ; free virtual = 14420
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8720 ; free virtual = 14420
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: aba6a879 ConstDB: 0 ShapeSum: e8edf8ff RouteDB: aa913336
Post Restoration Checksum: NetGraph: 6a75472b | NumContArr: eb3bd61f | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2db031284

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2db031284

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2db031284

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 35c674355

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.904  | TNS=0.000  | WHS=-0.135 | THS=-1.815 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 307
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 307
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 384265609

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 384265609

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 289732a5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407
Phase 4 Initial Routing | Checksum: 289732a5f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.768  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 229f4b7d9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14407

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.768  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 275a1350f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Phase 5 Rip-up And Reroute | Checksum: 275a1350f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 275a1350f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 275a1350f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Phase 6 Delay and Skew Optimization | Checksum: 275a1350f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.860  | TNS=0.000  | WHS=0.131  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 258fb03fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Phase 7 Post Hold Fix | Checksum: 258fb03fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0861038 %
  Global Horizontal Routing Utilization  = 0.0826392 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 258fb03fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 258fb03fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 3061a3154

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 3061a3154

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=3.862  | TNS=0.000  | WHS=0.132  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 36a8d598a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 11.02 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 182011ee5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 182011ee5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8706 ; free virtual = 14408
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8705 ; free virtual = 14407
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8705 ; free virtual = 14407
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8704 ; free virtual = 14407
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.750 ; gain = 0.000 ; free physical = 8704 ; free virtual = 14407
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/temp/4d19999961904de0a3bdb191c4805674/final_project/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14244896 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 2957.109 ; gain = 113.328 ; free physical = 8514 ; free virtual = 14230
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 16:32:36 2024...
