\subsection{rx\+\_\+pct\+\_\+data\+\_\+v2 Entity Reference}
\label{classrx__pct__data__v2}\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}


Inheritance diagram for rx\+\_\+pct\+\_\+data\+\_\+v2\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d0/d69/classrx__pct__data__v2__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for rx\+\_\+pct\+\_\+data\+\_\+v2\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{d4/dcf/classrx__pct__data__v2__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
{\bf arch} architecture
\end{DoxyCompactItemize}
\subsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
{\bf ieee} 
\item 
{\bf lpm} 
\end{DoxyCompactItemize}
\subsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
{\bf std\+\_\+logic\+\_\+1164}   
\item 
{\bf numeric\+\_\+std}   
\item 
{\bf  all }   
\end{DoxyCompactItemize}
\subsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
{\bf infifo\+\_\+rdsize} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }}}
\item 
{\bf outfifo\+\_\+wrsize} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }}}
\item 
{\bf ch\+\_\+num} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\item 
{\bf pct\+\_\+size} {\bfseries {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }}}
\end{DoxyCompactItemize}
\subsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
{\bf clk}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf diq0}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf infifo\+\_\+empty}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf infifo\+\_\+rdusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf infifo\+\_\+rdsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf infifo\+\_\+rd}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+full}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+wrusedw}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+wr}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+data}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+wr\+\_\+end}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clr\+\_\+smpl\+\_\+nr}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 18} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}! all @{ all }}
\index{ all @{ all }!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{ all }]{\setlength{\rightskip}{0pt plus 5cm}{\bf  all }\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pct__data__v2_a470a86ce8776f637b0483eabf2d92ad2}


Definition at line {\bf 13} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf ch\+\_\+num}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_ac6f35edba31976028a83a821781fcf1a}


Definition at line {\bf 40} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!ch\+\_\+num@{ch\+\_\+num}}
\index{ch\+\_\+num@{ch\+\_\+num}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{ch\+\_\+num}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+num} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pct__data__v2_abafab72bb6917998129b758f19755c4c}


Definition at line {\bf 21} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!clk@{clk}}
\index{clk@{clk}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a4a4609c199d30b3adebbeb3a01276ec5}


Definition at line {\bf 26} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}}
\index{clr\+\_\+smpl\+\_\+nr@{clr\+\_\+smpl\+\_\+nr}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{clr\+\_\+smpl\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clr\+\_\+smpl\+\_\+nr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a7dc04539ef5d77088c29f5be14be5a27}


Definition at line {\bf 50} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!diq0@{diq0}}
\index{diq0@{diq0}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{diq0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf diq0} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a73203f091dff22ec6dc4d7cd85858bea}


Definition at line {\bf 28} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!en@{en}}
\index{en@{en}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_adcf9c6f5161d039addbda5819bee64a3}


Definition at line {\bf 39} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!ieee@{ieee}}
\index{ieee@{ieee}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{ieee}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__pct__data__v2_a0a6af6eef40212dbaf130d57ce711256}


Definition at line {\bf 8} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!infifo\+\_\+empty@{infifo\+\_\+empty}}
\index{infifo\+\_\+empty@{infifo\+\_\+empty}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{infifo\+\_\+empty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+empty} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a3de861a34ca7fc77684a376b2ea7d898}


Definition at line {\bf 30} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!infifo\+\_\+rd@{infifo\+\_\+rd}}
\index{infifo\+\_\+rd@{infifo\+\_\+rd}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{infifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+rd} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_ae5309ccc8bd3a300879eab2d1430d27a}


Definition at line {\bf 32} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!infifo\+\_\+rdsize@{infifo\+\_\+rdsize}}
\index{infifo\+\_\+rdsize@{infifo\+\_\+rdsize}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{infifo\+\_\+rdsize}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+rdsize} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pct__data__v2_a174e66c48d4776bee8c3ed7303e7eaf1}


Definition at line {\bf 19} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!infifo\+\_\+rdusedw@{infifo\+\_\+rdusedw}}
\index{infifo\+\_\+rdusedw@{infifo\+\_\+rdusedw}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{infifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+rdusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf infifo\+\_\+rdsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_af9ec805f6f7f7726a9b23304bc261076}


Definition at line {\bf 31} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!lpm@{lpm}}
\index{lpm@{lpm}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{lpm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm}\hspace{0.3cm}{\ttfamily [Library]}}\label{classrx__pct__data__v2_ad199d1d41d7313661bf2028e50b8f485}


Definition at line {\bf 12} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a0c57670aee4f9fbfa3c286573012965a}


Definition at line {\bf 41} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!numeric\+\_\+std@{numeric\+\_\+std}}
\index{numeric\+\_\+std@{numeric\+\_\+std}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{numeric\+\_\+std}]{\setlength{\rightskip}{0pt plus 5cm}{\bf numeric\+\_\+std}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pct__data__v2_a2edc34402b573437d5f25fa90ba4013e}


Definition at line {\bf 10} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!outfifo\+\_\+data@{outfifo\+\_\+data}}
\index{outfifo\+\_\+data@{outfifo\+\_\+data}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{outfifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+data} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a243c8bedad3d0c5828234465888833a5}


Definition at line {\bf 37} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!outfifo\+\_\+full@{outfifo\+\_\+full}}
\index{outfifo\+\_\+full@{outfifo\+\_\+full}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{outfifo\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+full} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a56878858fd1d43b7b1c21ffadede9609}


Definition at line {\bf 34} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!outfifo\+\_\+wr@{outfifo\+\_\+wr}}
\index{outfifo\+\_\+wr@{outfifo\+\_\+wr}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{outfifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wr} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a0c41b293e5ec9e2c01bc187521edce25}


Definition at line {\bf 36} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!outfifo\+\_\+wrsize@{outfifo\+\_\+wrsize}}
\index{outfifo\+\_\+wrsize@{outfifo\+\_\+wrsize}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{outfifo\+\_\+wrsize}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wrsize} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pct__data__v2_a06b60aec13f536086f69204668808e37}


Definition at line {\bf 20} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!outfifo\+\_\+wrusedw@{outfifo\+\_\+wrusedw}}
\index{outfifo\+\_\+wrusedw@{outfifo\+\_\+wrusedw}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{outfifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wrusedw} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a82efeb81bf2012ca2fcdd0900b55b2c4}


Definition at line {\bf 35} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!pct\+\_\+size@{pct\+\_\+size}}
\index{pct\+\_\+size@{pct\+\_\+size}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{pct\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+size} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4096} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}\label{classrx__pct__data__v2_a44633f4d858b81a59880e530dc864e81}


Definition at line {\bf 23} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!pct\+\_\+wr\+\_\+end@{pct\+\_\+wr\+\_\+end}}
\index{pct\+\_\+wr\+\_\+end@{pct\+\_\+wr\+\_\+end}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{pct\+\_\+wr\+\_\+end}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+wr\+\_\+end} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_ad036e2e9a8d9a18943f7fc9fa60e5507}


Definition at line {\bf 46} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a446ea52ed8c4a84181a47d9165ce41a5}


Definition at line {\bf 27} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_aa4357f9a7d7e21fa49f9ce61eec07e23}


Definition at line {\bf 42} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classrx__pct__data__v2_acd03516902501cd1c7296a98e22c6fcb}


Definition at line {\bf 9} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!tx\+\_\+pct\+\_\+loss@{tx\+\_\+pct\+\_\+loss}}
\index{tx\+\_\+pct\+\_\+loss@{tx\+\_\+pct\+\_\+loss}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{tx\+\_\+pct\+\_\+loss}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a999a990d5db233ac1fd5f9524a2d1f5a}


Definition at line {\bf 43} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}!tx\+\_\+pct\+\_\+loss\+\_\+clr@{tx\+\_\+pct\+\_\+loss\+\_\+clr}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+clr@{tx\+\_\+pct\+\_\+loss\+\_\+clr}!rx\+\_\+pct\+\_\+data\+\_\+v2@{rx\+\_\+pct\+\_\+data\+\_\+v2}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+clr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classrx__pct__data__v2_a83b4174e47ecaf72e6a38d049a483891}


Definition at line {\bf 45} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+packets/{\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}\end{DoxyCompactItemize}
