verilog xil_defaultlib --include "../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/header" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/ip/Sram/sim/Sram.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_addr_decoder.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_slave_mux.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/bus_top.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/data_init.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/data_mux.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/gpio.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/slot/memory_slot.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/spi.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/timer.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_rx.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_top.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/perips/uart_tx.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sources_1/new/soc_core.v" \
"../../../../Soc.gen/sources_1/ip/bus4LZU_0/sim/bus4LZU_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
