0.6
2017.4
Dec 15 2017
21:07:18
E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v,1576757677,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v,,ALU,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Branch.v,1576717504,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v,,Branch,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Decode.v,1576999971,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v,,Decode,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/EX.v,1576999979,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v,,EX,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/ID.v,1576999872,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v,,ID,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/IF.v,1576766625,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v,,IF,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/InstructionROM.v,1570776346,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v,,InstructionROM,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/RBWRegisters.v,1576506865,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v,,RBWRegisters,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Register.v,1576768664,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v,,Register,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU.v,1576922134,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v,,Risc5CPU,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU_tb.v,1576743874,verilog,,,,Risc5CPU_tb_v,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v,,adder,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_32bits.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v,,adder_32bits,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bits.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v,,adder_4bits,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/adder_4bitsx2.v,1573225484,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v,,adder_4bitsx2,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/dffre.v,1576670091,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v,,dffre,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux.v,1576671441,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v,,mux,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/src/mux32.v,1576671611,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/Risc5CPU_tb.v,,mux32,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
E:/codetest/Verilogtest/lab30_Risc5CPU/vivado/Risc5CPU.sim/sim_1/impl/timing/xsim/Risc5CPU_tb_v_time_impl.v,1577118483,verilog,,E:/codetest/Verilogtest/lab30_Risc5CPU/src/ALU.v,,DCM_PLL;DCM_PLL_DCM_PLL_clk_wiz;DataRAM;DataRAM__dist_mem_gen_v8_0_12;DataRAM__dist_mem_gen_v8_0_12_synth;DataRAM__spram;DisplayROM;DisplayROM_dist_mem_gen_v8_0_12;DisplayROM_dist_mem_gen_v8_0_12_synth;DisplayROM_rom;NumberCnt;NumberCnt_2;NumberCnt_3;NumberCnt_4;NumberCnt_5;PipelineCPUTest;RAM32M_HD32;RAM32M_HD33;RAM32M_HD34;RAM32M_HD35;RAM32M_HD36;RAM32M_HD37;RAM32M_HD38;RAM32M_HD39;RAM32M_HD40;RAM32M_HD41;RAM32M_HD42;RAM32M_UNIQ_BASE_;RAM64X1S_HD1;RAM64X1S_HD10;RAM64X1S_HD11;RAM64X1S_HD12;RAM64X1S_HD13;RAM64X1S_HD14;RAM64X1S_HD15;RAM64X1S_HD16;RAM64X1S_HD17;RAM64X1S_HD18;RAM64X1S_HD19;RAM64X1S_HD2;RAM64X1S_HD20;RAM64X1S_HD21;RAM64X1S_HD22;RAM64X1S_HD23;RAM64X1S_HD24;RAM64X1S_HD25;RAM64X1S_HD26;RAM64X1S_HD27;RAM64X1S_HD28;RAM64X1S_HD29;RAM64X1S_HD3;RAM64X1S_HD30;RAM64X1S_HD31;RAM64X1S_HD4;RAM64X1S_HD5;RAM64X1S_HD6;RAM64X1S_HD7;RAM64X1S_HD8;RAM64X1S_HD9;RAM64X1S_UNIQ_BASE_;TMDSencode;brute_force_synchronizer;button_process_unit;counter_n;debouncer;dff;dff_0;dff_1;dffre_0;dffre_13;dffre_14;dffre_18;dffre_19;dffre_21;dffre_4;dffre_5;dffre_8;dffre_9;dffre_HDI_0;dffre__parameterized0;dffre__parameterized0_1;dffre__parameterized0_10;dffre__parameterized0_11;dffre__parameterized0_12;dffre__parameterized0_16;dffre__parameterized0_17;dffre__parameterized0_2;dffre__parameterized0_3;dffre__parameterized0_HDI_1;dffre__parameterized1;dffre__parameterized2;dffre__parameterized3;dffre__parameterized3_15;dffre__parameterized3_20;dffre__parameterized3_6;dffre__parameterized3_7;encode;encode_0;encode_1;glbl;one_pulse;syncGenarator;vga_data,,,../../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
