The following files were generated for 'surf5_ila' in directory
C:\cygwin\home\barawn\repositories\github\firmware-surf5\par\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * surf5_ila.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * surf5_ila.cdc
   * surf5_ila.constraints/surf5_ila.ucf
   * surf5_ila.constraints/surf5_ila.xdc
   * surf5_ila.ncf
   * surf5_ila.ngc
   * surf5_ila.ucf
   * surf5_ila.v
   * surf5_ila.veo
   * surf5_ila.xdc
   * surf5_ila_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * surf5_ila.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * surf5_ila.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * surf5_ila.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * surf5_ila.gise
   * surf5_ila.xise

Deliver Readme:
   Readme file for the IP.

   * surf5_ila_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * surf5_ila_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

