INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_cdc_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module xpm_cdc_handshake
INFO: [VRFC 10-311] analyzing module xpm_cdc_pulse
INFO: [VRFC 10-311] analyzing module xpm_cdc_array_single
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/seg7.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/bcd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xadc_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/seg_display.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_display
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sources_1/new/sonar.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sonar
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "W:/Sonar/Sonar.srcs/sim_1/new/sonar_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sonar_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "W:/Sonar/Sonar.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
