
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.075908                       # Number of seconds simulated
sim_ticks                                 75907942500                       # Number of ticks simulated
final_tick                                75907942500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 170450                       # Simulator instruction rate (inst/s)
host_op_rate                                   197619                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               65240020                       # Simulator tick rate (ticks/s)
host_mem_usage                                 711472                       # Number of bytes of host memory used
host_seconds                                  1163.52                       # Real time elapsed on the host
sim_insts                                   198322084                       # Number of instructions simulated
sim_ops                                     229933403                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          271936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          350016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       845056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1467008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       271936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        271936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         7232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            7232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             4249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             5469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        13204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22922                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           113                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                113                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3582445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4611059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      11132643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              19326146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3582445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3582445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           95273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                95273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           95273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3582445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4611059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     11132643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19421420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22922                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        113                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22922                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      113                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1464512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    5568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1467008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 7232                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   75907862500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22922                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  113                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   10504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    256.100401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   138.172757                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.989664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3048     53.13%     53.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1239     21.60%     74.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          280      4.88%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          131      2.28%     81.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          119      2.07%     83.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           92      1.60%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      0.94%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           42      0.73%     87.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          732     12.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean           4538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    432.155776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   9276.352381                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023            4     80.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             5                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.358321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.341641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2     40.00%     40.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     40.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     20.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             5                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1661326998                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2090383248                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  114415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     72600.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                91350.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        19.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     19.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.78                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      48                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3295327.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 23490600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12477960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91763280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 454140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2743752960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            631731570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            171968640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5598367290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      4328535840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      12840517485                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            26443675035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            348.365061                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74073398358                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    352639000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1168518000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  50524022500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  11272242692                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     313338892                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12277181416                       # Time in different power states
system.mem_ctrls_1.actEnergy                 17521560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  9293955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                71621340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1690874640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            401847720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            105578880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      3544250880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      2606686560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      14880605205                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            23328552240                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            307.326895                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74750871061                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    215298000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     720006000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  60190421250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   6788214897                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     221482189                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   7772520164                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                43738950                       # Number of BP lookups
system.cpu.branchPred.condPredicted          24853906                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1825678                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             23300522                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19493462                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.661053                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6796959                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             208295                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2231834                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2166456                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            65378                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        96012                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        151815886                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3204873                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      249669812                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    43738950                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28456877                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     146158772                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3674748                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 4640                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1439                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         8538                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  84753681                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 42231                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          151215636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.913047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.047159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12485096      8.26%      8.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 52597793     34.78%     43.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21713378     14.36%     57.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 64419369     42.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            151215636                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.288105                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.644557                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 10368496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              18719420                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113153939                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               7198143                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1775638                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18565636                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63940                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              270731109                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               7347047                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1775638                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 19281575                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 8719543                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         521396                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 111139368                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9778116                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              263481998                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3471823                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2845689                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2588186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 287982                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1387486                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           350421474                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1244505961                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        348291771                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305748935                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 44672539                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9231                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6245                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  14963477                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30265902                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24099317                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1198268                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5908218                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  259933327                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11989                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244090480                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2155923                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30011912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     91636681                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            474                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     151215636                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.015050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            27815017     18.39%     18.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            33320418     22.04%     40.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61030067     40.36%     80.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27491002     18.18%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1558738      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 394      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       151215636                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38762519     75.20%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1198      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8211700     15.93%     91.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4573291      8.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             189715030     77.72%     77.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1783623      0.73%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29800981     12.21%     90.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22787874      9.34%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244090480                       # Type of FU issued
system.cpu.iq.rate                           1.607806                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    51548724                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.211187                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          693101195                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         289970013                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    239607754                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295639172                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           705791                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4654767                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5111                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        12929                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2298051                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1090528                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         60946                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1775638                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2755965                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                126162                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           259945417                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30265902                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24099317                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6238                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20520                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 90491                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          12929                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1068932                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       765425                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1834357                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             241582035                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28883242                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2508445                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           101                       # number of nop insts executed
system.cpu.iew.exec_refs                     51308575                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35946236                       # Number of branches executed
system.cpu.iew.exec_stores                   22425333                       # Number of stores executed
system.cpu.iew.exec_rate                     1.591283                       # Inst execution rate
system.cpu.iew.wb_sent                      239762839                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     239607770                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 156178717                       # num instructions producing a value
system.cpu.iew.wb_consumers                 362766997                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.578279                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.430521                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        26577591                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1763942                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    147027087                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.563885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     44757709     30.44%     30.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     49939315     33.97%     64.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24639737     16.76%     81.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9551682      6.50%     87.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6396805      4.35%     92.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3590003      2.44%     94.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2630189      1.79%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1431977      0.97%     97.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4089670      2.78%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    147027087                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322084                       # Number of instructions committed
system.cpu.commit.committedOps              229933403                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412401                       # Number of memory references committed
system.cpu.commit.loads                      25611135                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34642995                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035071                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279490                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897036     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621010      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611135     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801250      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933403                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4089670                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    399447449                       # The number of ROB reads
system.cpu.rob.rob_writes                   517217453                       # The number of ROB writes
system.cpu.timesIdled                           10654                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          600250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322084                       # Number of Instructions Simulated
system.cpu.committedOps                     229933403                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.765502                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.765502                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.306333                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.306333                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                299153527                       # number of integer regfile reads
system.cpu.int_regfile_writes               171232322                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 825006397                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142070661                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48799670                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  11379                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689616                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.279607                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46494977                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690640                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.321581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          75399500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.279607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999296                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          525                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96447306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96447306                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25761503                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25761503                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20721860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20721860                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5900                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46483363                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46483363                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46483363                       # number of overall hits
system.cpu.dcache.overall_hits::total        46483363                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       692797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        692797                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       690430                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       690430                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          154                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1383227                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1383227                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1383227                       # number of overall misses
system.cpu.dcache.overall_misses::total       1383227                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   7046989500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7046989500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   6097896214                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6097896214                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       911000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       911000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  13144885714                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  13144885714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  13144885714                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  13144885714                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26454300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26454300                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412290                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47866590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47866590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47866590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47866590                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.026188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026188                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032245                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032245                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.025438                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025438                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.028898                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028898                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.028898                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028898                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10171.795634                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10171.795634                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8832.026728                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8832.026728                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  5915.584416                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5915.584416                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9503.057498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9503.057498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9503.057498                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9503.057498                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          905                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       424952                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54208                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.458128                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.839286                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689616                       # number of writebacks
system.cpu.dcache.writebacks::total            689616                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       187185                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       187185                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       505390                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       505390                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          154                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       692575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       692575                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       692575                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       692575                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       505612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       505612                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       185040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       185040                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690652                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   5087384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5087384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1758714868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1758714868                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6846098868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6846098868                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   6846098868                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6846098868                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008642                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014429                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014429                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014429                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014429                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10061.833975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10061.833975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9504.511824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9504.511824                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  9912.515808                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9912.515808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  9912.515808                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9912.515808                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            112300                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.656345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            84634268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            112812                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            750.223983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         830315500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.656345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999329                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         169620064                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        169620064                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     84634268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        84634268                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      84634268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         84634268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     84634268                       # number of overall hits
system.cpu.icache.overall_hits::total        84634268                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       119352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        119352                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       119352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         119352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       119352                       # number of overall misses
system.cpu.icache.overall_misses::total        119352                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1484105759                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1484105759                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1484105759                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1484105759                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1484105759                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1484105759                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     84753620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     84753620                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     84753620                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     84753620                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     84753620                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     84753620                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001408                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.001408                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001408                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.001408                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001408                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12434.695347                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12434.695347                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12434.695347                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12434.695347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12434.695347                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12434.695347                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       167360                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              7782                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.506040                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       112300                       # number of writebacks
system.cpu.icache.writebacks::total            112300                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6527                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6527                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         6527                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6527                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         6527                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6527                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       112825                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       112825                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       112825                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       112825                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       112825                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       112825                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1309355776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1309355776                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1309355776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1309355776                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1309355776                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1309355776                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11605.191899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11605.191899                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11605.191899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11605.191899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11605.191899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11605.191899                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1440312                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1440679                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  322                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                175801                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       192                       # number of replacements
system.l2.tags.tagsinuse                 14608.984194                       # Cycle average of tags in use
system.l2.tags.total_refs                      721011                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18048                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     39.949634                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14169.726782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   439.257412                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.432426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.013405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.445831                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           481                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         17375                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          784                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3360                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8632                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.014679                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.530243                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13627856                       # Number of tag accesses
system.l2.tags.data_accesses                 13627856                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       677853                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           677853                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       120695                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           120695                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             181615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                181615                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          108559                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             108559                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         502341                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            502341                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                108559                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                683956                       # number of demand (read+write) hits
system.l2.demand_hits::total                   792515                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               108559                       # number of overall hits
system.l2.overall_hits::cpu.data               683956                       # number of overall hits
system.l2.overall_hits::total                  792515                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             3430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3430                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          4254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4254                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         3254                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3254                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                4254                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                6684                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10938                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               4254                       # number of overall misses
system.l2.overall_misses::cpu.data               6684                       # number of overall misses
system.l2.overall_misses::total                 10938                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    274165500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     274165500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    482926000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    482926000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1040954500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1040954500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     482926000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1315120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1798046000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    482926000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1315120000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1798046000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       677853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       677853                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       120695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       120695                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         185045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            185045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       112813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         112813                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       505595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        505595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            112813                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               803453                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           112813                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              803453                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.018536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.018536                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.037708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037708                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.006436                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006436                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.037708                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.009678                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013614                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.037708                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.009678                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013614                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 79931.632653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79931.632653                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 113522.802069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 113522.802069                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 319899.969269                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 319899.969269                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 113522.802069                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 196756.433273                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164385.262388                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 113522.802069                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 196756.433273                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164385.262388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         4                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                  113                       # number of writebacks
system.l2.writebacks::total                       113                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          1184                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1184                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data           31                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             1215                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1220                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            1215                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1220                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       198661                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         198661                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2246                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2246                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         4249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4249                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         3223                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3223                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           4249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           5469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          4249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          5469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       198661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           208379                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   1164583099                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1164583099                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       188000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       188000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    227516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    227516500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    457145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    457145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1018211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1018211000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    457145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1245727500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1702873000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    457145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1245727500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   1164583099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2867456099                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.012138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.037664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037664                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.006375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.037664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.007919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012095                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.037664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.007919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259354                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher  5862.162674                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total  5862.162674                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15666.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 101298.530721                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101298.530721                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 107588.962109                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107588.962109                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 315920.260627                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 315920.260627                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 107588.962109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 227779.758640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 175228.750772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 107588.962109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 227779.758640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher  5862.162674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 13760.772914                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         23126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          113                       # Transaction distribution
system.membus.trans_dist::CleanEvict               79                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2246                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20676                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        46048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1474240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1474240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22934                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22934    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22934                       # Request fanout histogram
system.membus.reqLayer0.occupancy            33447307                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120374271                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1605393                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       801942                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185457                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  75907942500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            618419                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       677966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       124063                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              79                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           201637                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           185045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          185045                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        112825                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       505595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       337937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2070920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2408857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14407168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88336384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              102743552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          201841                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1005306                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390614                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 816432     81.21%     81.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 188874     18.79%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1005306                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1604612500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         169298874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1036027377                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
