{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1688374464594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688374464594 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Timer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Timer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688374464623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688374464667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688374464667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688374465018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688374465038 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1688374465823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1688374465823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1688374465845 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1688374465845 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688374465846 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688374465846 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688374465846 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1688374465846 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688374465851 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "71 " "The Timing Analyzer is analyzing 71 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1688374466995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Timer.sdc " "Synopsys Design Constraints File file not found: 'Timer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1688374466996 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1688374466996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~2\|combout " "Node \"my_count_down\|blink_hr~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467012 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~9\|datad " "Node \"my_count_down\|blink_hr~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467012 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~9\|combout " "Node \"my_count_down\|blink_hr~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467012 ""} { "Warning" "WSTA_SCC_NODE" "my_count_down\|blink_hr~2\|datac " "Node \"my_count_down\|blink_hr~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467012 ""}  } { { "count_down.v" "" { Text "C:/intelFPGA_lite/18.0/cc/count_down.v" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467012 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~62\|combout " "Node \"init\|Add1~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[31\]~2\|datac " "Node \"init\|count\[31\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[31\]~2\|combout " "Node \"init\|count\[31\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~62\|dataa " "Node \"init\|Add1~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~60\|dataa " "Node \"init\|Add1~60\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~60\|combout " "Node \"init\|Add1~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[30\]~7\|datac " "Node \"init\|count\[30\]~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[30\]~7\|combout " "Node \"init\|count\[30\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~58\|dataa " "Node \"init\|Add1~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~58\|combout " "Node \"init\|Add1~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[29\]~12\|datac " "Node \"init\|count\[29\]~12\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[29\]~12\|combout " "Node \"init\|count\[29\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~56\|dataa " "Node \"init\|Add1~56\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~56\|combout " "Node \"init\|Add1~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[28\]~17\|datac " "Node \"init\|count\[28\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[28\]~17\|combout " "Node \"init\|count\[28\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~54\|dataa " "Node \"init\|Add1~54\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~54\|combout " "Node \"init\|Add1~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[27\]~22\|datac " "Node \"init\|count\[27\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[27\]~22\|combout " "Node \"init\|count\[27\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~52\|dataa " "Node \"init\|Add1~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~52\|combout " "Node \"init\|Add1~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[26\]~27\|datac " "Node \"init\|count\[26\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[26\]~27\|combout " "Node \"init\|count\[26\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~50\|combout " "Node \"init\|Add1~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[25\]~32\|datac " "Node \"init\|count\[25\]~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[25\]~32\|combout " "Node \"init\|count\[25\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~50\|dataa " "Node \"init\|Add1~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~48\|combout " "Node \"init\|Add1~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[24\]~37\|datac " "Node \"init\|count\[24\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[24\]~37\|combout " "Node \"init\|count\[24\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~48\|dataa " "Node \"init\|Add1~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~46\|combout " "Node \"init\|Add1~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[23\]~42\|datac " "Node \"init\|count\[23\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[23\]~42\|combout " "Node \"init\|count\[23\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~46\|dataa " "Node \"init\|Add1~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467014 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467014 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~44\|combout " "Node \"init\|Add1~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[22\]~47\|datac " "Node \"init\|count\[22\]~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[22\]~47\|combout " "Node \"init\|count\[22\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~44\|dataa " "Node \"init\|Add1~44\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~42\|dataa " "Node \"init\|Add1~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~42\|combout " "Node \"init\|Add1~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[21\]~52\|datac " "Node \"init\|count\[21\]~52\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[21\]~52\|combout " "Node \"init\|count\[21\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~40\|dataa " "Node \"init\|Add1~40\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~40\|combout " "Node \"init\|Add1~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[20\]~57\|datac " "Node \"init\|count\[20\]~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[20\]~57\|combout " "Node \"init\|count\[20\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~38\|dataa " "Node \"init\|Add1~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~38\|combout " "Node \"init\|Add1~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[19\]~62\|datac " "Node \"init\|count\[19\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[19\]~62\|combout " "Node \"init\|count\[19\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~36\|combout " "Node \"init\|Add1~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[18\]~67\|datac " "Node \"init\|count\[18\]~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[18\]~67\|combout " "Node \"init\|count\[18\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~36\|dataa " "Node \"init\|Add1~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~34\|combout " "Node \"init\|Add1~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[17\]~72\|datac " "Node \"init\|count\[17\]~72\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[17\]~72\|combout " "Node \"init\|count\[17\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~34\|dataa " "Node \"init\|Add1~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~32\|combout " "Node \"init\|Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[16\]~77\|datac " "Node \"init\|count\[16\]~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[16\]~77\|combout " "Node \"init\|count\[16\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~32\|dataa " "Node \"init\|Add1~32\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~30\|combout " "Node \"init\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[15\]~82\|datac " "Node \"init\|count\[15\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[15\]~82\|combout " "Node \"init\|count\[15\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~30\|dataa " "Node \"init\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467015 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467015 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~28\|dataa " "Node \"init\|Add1~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~28\|combout " "Node \"init\|Add1~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[14\]~87\|datac " "Node \"init\|count\[14\]~87\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[14\]~87\|combout " "Node \"init\|count\[14\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~26\|dataa " "Node \"init\|Add1~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~26\|combout " "Node \"init\|Add1~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[13\]~92\|datac " "Node \"init\|count\[13\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[13\]~92\|combout " "Node \"init\|count\[13\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~24\|dataa " "Node \"init\|Add1~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~24\|combout " "Node \"init\|Add1~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[12\]~97\|datac " "Node \"init\|count\[12\]~97\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[12\]~97\|combout " "Node \"init\|count\[12\]~97\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~22\|combout " "Node \"init\|Add1~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[11\]~102\|datac " "Node \"init\|count\[11\]~102\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[11\]~102\|combout " "Node \"init\|count\[11\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~22\|dataa " "Node \"init\|Add1~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~20\|combout " "Node \"init\|Add1~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[10\]~107\|datac " "Node \"init\|count\[10\]~107\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[10\]~107\|combout " "Node \"init\|count\[10\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~20\|dataa " "Node \"init\|Add1~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~18\|dataa " "Node \"init\|Add1~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~18\|combout " "Node \"init\|Add1~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[9\]~112\|datac " "Node \"init\|count\[9\]~112\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[9\]~112\|combout " "Node \"init\|count\[9\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~16\|dataa " "Node \"init\|Add1~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~16\|combout " "Node \"init\|Add1~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[8\]~117\|datac " "Node \"init\|count\[8\]~117\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[8\]~117\|combout " "Node \"init\|count\[8\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~14\|dataa " "Node \"init\|Add1~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~14\|combout " "Node \"init\|Add1~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[7\]~122\|datac " "Node \"init\|count\[7\]~122\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[7\]~122\|combout " "Node \"init\|count\[7\]~122\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~12\|dataa " "Node \"init\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~12\|combout " "Node \"init\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[6\]~127\|datac " "Node \"init\|count\[6\]~127\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[6\]~127\|combout " "Node \"init\|count\[6\]~127\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~10\|dataa " "Node \"init\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~10\|combout " "Node \"init\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[5\]~137\|datac " "Node \"init\|count\[5\]~137\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[5\]~137\|combout " "Node \"init\|count\[5\]~137\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~8\|dataa " "Node \"init\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~8\|combout " "Node \"init\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[4\]~142\|datac " "Node \"init\|count\[4\]~142\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[4\]~142\|combout " "Node \"init\|count\[4\]~142\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467016 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467016 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~6\|dataa " "Node \"init\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~6\|combout " "Node \"init\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[3\]~147\|datac " "Node \"init\|count\[3\]~147\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[3\]~147\|combout " "Node \"init\|count\[3\]~147\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~4\|dataa " "Node \"init\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~4\|combout " "Node \"init\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[2\]~152\|datac " "Node \"init\|count\[2\]~152\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[2\]~152\|combout " "Node \"init\|count\[2\]~152\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~2\|dataa " "Node \"init\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~2\|combout " "Node \"init\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[1\]~157\|datac " "Node \"init\|count\[1\]~157\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[1\]~157\|combout " "Node \"init\|count\[1\]~157\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init\|Add1~0\|dataa " "Node \"init\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|Add1~0\|combout " "Node \"init\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[0\]~132\|datac " "Node \"init\|count\[0\]~132\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init\|count\[0\]~132\|combout " "Node \"init\|count\[0\]~132\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 141 -1 0 } } { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~66\|combout " "Node \"init_time_down_buffer\[0\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~118\|dataa " "Node \"init_time_down_buffer\[0\]~118\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~118\|combout " "Node \"init_time_down_buffer\[0\]~118\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[0\]~66\|datad " "Node \"init_time_down_buffer\[0\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~62\|combout " "Node \"init_time_down_buffer\[1\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~113\|dataa " "Node \"init_time_down_buffer\[1\]~113\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~113\|combout " "Node \"init_time_down_buffer\[1\]~113\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[1\]~62\|datad " "Node \"init_time_down_buffer\[1\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~58\|combout " "Node \"init_time_down_buffer\[2\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~112\|dataa " "Node \"init_time_down_buffer\[2\]~112\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~112\|combout " "Node \"init_time_down_buffer\[2\]~112\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[2\]~58\|datad " "Node \"init_time_down_buffer\[2\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~54\|combout " "Node \"init_time_down_buffer\[3\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~111\|dataa " "Node \"init_time_down_buffer\[3\]~111\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~111\|combout " "Node \"init_time_down_buffer\[3\]~111\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[3\]~54\|datad " "Node \"init_time_down_buffer\[3\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~50\|combout " "Node \"init_time_down_buffer\[4\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~110\|dataa " "Node \"init_time_down_buffer\[4\]~110\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~110\|combout " "Node \"init_time_down_buffer\[4\]~110\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[4\]~50\|datad " "Node \"init_time_down_buffer\[4\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467017 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467017 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~46\|combout " "Node \"init_time_down_buffer\[5\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~117\|dataa " "Node \"init_time_down_buffer\[5\]~117\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~117\|combout " "Node \"init_time_down_buffer\[5\]~117\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[5\]~46\|datad " "Node \"init_time_down_buffer\[5\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~42\|combout " "Node \"init_time_down_buffer\[6\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~116\|dataa " "Node \"init_time_down_buffer\[6\]~116\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~116\|combout " "Node \"init_time_down_buffer\[6\]~116\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[6\]~42\|datad " "Node \"init_time_down_buffer\[6\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~38\|combout " "Node \"init_time_down_buffer\[7\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~115\|dataa " "Node \"init_time_down_buffer\[7\]~115\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~115\|combout " "Node \"init_time_down_buffer\[7\]~115\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[7\]~38\|datad " "Node \"init_time_down_buffer\[7\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~34\|combout " "Node \"init_time_down_buffer\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~114\|dataa " "Node \"init_time_down_buffer\[8\]~114\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~114\|combout " "Node \"init_time_down_buffer\[8\]~114\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[8\]~34\|datad " "Node \"init_time_down_buffer\[8\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467018 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467018 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~14\|combout " "Node \"init_time_down_buffer\[13\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~109\|dataa " "Node \"init_time_down_buffer\[13\]~109\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~109\|combout " "Node \"init_time_down_buffer\[13\]~109\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[13\]~14\|datad " "Node \"init_time_down_buffer\[13\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~10\|combout " "Node \"init_time_down_buffer\[14\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~108\|dataa " "Node \"init_time_down_buffer\[14\]~108\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~108\|combout " "Node \"init_time_down_buffer\[14\]~108\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[14\]~10\|datad " "Node \"init_time_down_buffer\[14\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~30\|combout " "Node \"init_time_down_buffer\[9\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~107\|dataa " "Node \"init_time_down_buffer\[9\]~107\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~107\|combout " "Node \"init_time_down_buffer\[9\]~107\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[9\]~30\|datad " "Node \"init_time_down_buffer\[9\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~26\|combout " "Node \"init_time_down_buffer\[10\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~106\|dataa " "Node \"init_time_down_buffer\[10\]~106\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~106\|combout " "Node \"init_time_down_buffer\[10\]~106\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[10\]~26\|datad " "Node \"init_time_down_buffer\[10\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~22\|combout " "Node \"init_time_down_buffer\[11\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~105\|dataa " "Node \"init_time_down_buffer\[11\]~105\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~105\|combout " "Node \"init_time_down_buffer\[11\]~105\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[11\]~22\|datad " "Node \"init_time_down_buffer\[11\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~18\|combout " "Node \"init_time_down_buffer\[12\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~104\|dataa " "Node \"init_time_down_buffer\[12\]~104\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~104\|combout " "Node \"init_time_down_buffer\[12\]~104\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[12\]~18\|datad " "Node \"init_time_down_buffer\[12\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467019 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467019 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~6\|combout " "Node \"init_time_down_buffer\[15\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~103\|dataa " "Node \"init_time_down_buffer\[15\]~103\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~103\|combout " "Node \"init_time_down_buffer\[15\]~103\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[15\]~6\|datad " "Node \"init_time_down_buffer\[15\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467020 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~2\|combout " "Node \"init_time_down_buffer\[16\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~102\|dataa " "Node \"init_time_down_buffer\[16\]~102\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~102\|combout " "Node \"init_time_down_buffer\[16\]~102\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""} { "Warning" "WSTA_SCC_NODE" "init_time_down_buffer\[16\]~2\|datad " "Node \"init_time_down_buffer\[16\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688374467020 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1688374467020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1688374467035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1688374467036 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1688374467038 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_select_buffer " "Destination node rst_select_buffer" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 1090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688374467222 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 9742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688374467222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "select:init\|count\[0\]~194  " "Automatically promoted node select:init\|count\[0\]~194 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[31\]~0 " "Destination node select:init\|count\[31\]~0" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[31\]~2 " "Destination node select:init\|count\[31\]~2" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[30\]~7 " "Destination node select:init\|count\[30\]~7" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[29\]~12 " "Destination node select:init\|count\[29\]~12" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[28\]~17 " "Destination node select:init\|count\[28\]~17" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[27\]~22 " "Destination node select:init\|count\[27\]~22" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[26\]~27 " "Destination node select:init\|count\[26\]~27" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[25\]~32 " "Destination node select:init\|count\[25\]~32" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[24\]~37 " "Destination node select:init\|count\[24\]~37" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "select:init\|count\[23\]~42 " "Destination node select:init\|count\[23\]~42" {  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1688374467222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688374467222 ""}  } { { "select.v" "" { Text "C:/intelFPGA_lite/18.0/cc/select.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688374467222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "init_time_clock_buffer\[16\]~69  " "Automatically promoted node init_time_clock_buffer\[16\]~69 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[0\]~2 " "Destination node init_time_clock_buffer\[0\]~2" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[13\]~6 " "Destination node init_time_clock_buffer\[13\]~6" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[12\]~10 " "Destination node init_time_clock_buffer\[12\]~10" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[11\]~14 " "Destination node init_time_clock_buffer\[11\]~14" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[10\]~18 " "Destination node init_time_clock_buffer\[10\]~18" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[9\]~22 " "Destination node init_time_clock_buffer\[9\]~22" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[8\]~26 " "Destination node init_time_clock_buffer\[8\]~26" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[7\]~30 " "Destination node init_time_clock_buffer\[7\]~30" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[6\]~34 " "Destination node init_time_clock_buffer\[6\]~34" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "init_time_clock_buffer\[5\]~38 " "Destination node init_time_clock_buffer\[5\]~38" {  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467222 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1688374467222 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688374467222 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 198 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688374467222 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_stopwatch_buffer  " "Automatically promoted node rst_stopwatch_buffer " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|lap_buffer\[12\]\[11\]~11 " "Destination node stop_watch:my_watch\|lap_buffer\[12\]\[11\]~11" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|lap_buffer\[14\]\[11\]~12 " "Destination node stop_watch:my_watch\|lap_buffer\[14\]\[11\]~12" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|lap_buffer\[13\]\[11\]~15 " "Destination node stop_watch:my_watch\|lap_buffer\[13\]\[11\]~15" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|lap_buffer\[15\]\[11\]~16 " "Destination node stop_watch:my_watch\|lap_buffer\[15\]\[11\]~16" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|dfault~0 " "Destination node stop_watch:my_watch\|dfault~0" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 8928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|detect~2 " "Destination node stop_watch:my_watch\|detect~2" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|detect~0 " "Destination node stop_watch:my_watch\|detect~0" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stop_watch:my_watch\|detect~1 " "Destination node stop_watch:my_watch\|detect~1" {  } { { "stop_watch.v" "" { Text "C:/intelFPGA_lite/18.0/cc/stop_watch.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 3833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1688374467223 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1688374467223 ""}  } { { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 98 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1688374467223 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688374467733 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688374467735 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1688374467735 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688374467738 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688374467739 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688374467743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688374467743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688374467744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688374467855 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688374467856 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688374467856 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688374468106 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1688374468119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688374469269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688374470036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688374470069 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688374474200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688374474200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688374474938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688374477433 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688374477433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688374480895 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688374480895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688374480898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.21 " "Total time spent on timing analysis during the Fitter is 2.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688374481078 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688374481098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688374482350 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688374482351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688374483874 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688374484951 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1688374485324 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "state\[0\] 3.3-V LVTTL B14 " "Pin state\[0\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { state[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "state\[1\] 3.3-V LVTTL F15 " "Pin state\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { state[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL P11 " "Pin clk uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "final_clock 3.3-V LVTTL A14 " "Pin final_clock uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { final_clock } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_clock" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3 V Schmitt Trigger A7 " "Pin rst uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pause 3.3 V Schmitt Trigger B8 " "Pin pause uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { pause } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pause" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "final_down 3.3-V LVTTL A13 " "Pin final_down uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { final_down } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "final_down" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[0\] 3.3-V LVTTL C10 " "Pin start_num\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[0\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[1\] 3.3-V LVTTL C11 " "Pin start_num\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[1\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[2\] 3.3-V LVTTL D12 " "Pin start_num\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[2\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[3\] 3.3-V LVTTL C12 " "Pin start_num\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[3\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[5\] 3.3-V LVTTL B12 " "Pin start_num\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[5\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "start_num\[4\] 3.3-V LVTTL A12 " "Pin start_num\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { start_num[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "start_num\[4\]" } } } } { "Timer.v" "" { Text "C:/intelFPGA_lite/18.0/cc/Timer.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/cc/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1688374485339 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1688374485339 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/cc/output_files/Timer.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/cc/output_files/Timer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688374485510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 257 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 257 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5694 " "Peak virtual memory: 5694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688374486227 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 03 14:24:46 2023 " "Processing ended: Mon Jul 03 14:24:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688374486227 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688374486227 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688374486227 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688374486227 ""}
