

================================================================
== Vivado HLS Report for 'unusual_mm2s_hls'
================================================================
* Date:           Sun Sep 11 02:09:56 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        unusual_mm2s_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1   |    ?|    ?|         ?|          -|          -|    10|    no    |
        | + R_LOOP  |    ?|    ?|         1|          1|          1|     ?|    yes   |
        | + D_LOOP  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + S_LOOP  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    211|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      74|    104|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    139|
|Register         |        -|      -|     241|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     315|    454|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |               Instance              |               Module              | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |unusual_mm2s_hls_cpuControl_s_axi_U  |unusual_mm2s_hls_cpuControl_s_axi  |        0|      0|  74|  104|
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+
    |Total                                |                                   |        0|      0|  74|  104|
    +-------------------------------------+-----------------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |           Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |innerBRAM_U  |unusual_mm2s_hls_innerBRAM  |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                            |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |acc_1_fu_252_p2       |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_202_p2         |     +    |      0|  0|  31|          31|           1|
    |i_2_fu_232_p2         |     +    |      0|  0|  31|          31|           1|
    |i_3_fu_272_p2         |     +    |      0|  0|  31|          31|           1|
    |index_1_fu_187_p2     |     +    |      0|  0|   4|           4|           1|
    |tmp_fu_175_p2         |     +    |      0|  0|  32|          32|           2|
    |ap_sig_bdd_112        |    and   |      0|  0|   1|           1|           1|
    |tmp_last_V_fu_288_p2  |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_181_p2    |   icmp   |      0|  0|   2|           4|           4|
    |tmp_1_fu_197_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_4_fu_283_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_5_fu_227_p2       |   icmp   |      0|  0|  11|          32|          32|
    |tmp_9_fu_243_p2       |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_267_p2       |   icmp   |      0|  0|  11|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 211|         299|         176|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |acc_fu_76                       |  32|          2|   32|         64|
    |ap_NS_fsm                       |   2|          8|    1|          8|
    |ap_sig_ioackin_output_s_TREADY  |   1|          2|    1|          2|
    |i1_reg_153                      |  31|          2|   31|         62|
    |i2_reg_164                      |  31|          2|   31|         62|
    |i_reg_142                       |  31|          2|   31|         62|
    |index_reg_130                   |   4|          2|    4|          8|
    |innerBRAM_address0              |   7|          4|    7|         28|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 139|         24|  138|        296|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |acc_fu_76                       |  32|   0|   32|          0|
    |ap_CS_fsm                       |   7|   0|    7|          0|
    |ap_reg_ioackin_output_s_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1           |   1|   0|    1|          0|
    |i1_reg_153                      |  31|   0|   31|          0|
    |i2_reg_164                      |  31|   0|   31|          0|
    |i_2_reg_333                     |  31|   0|   31|          0|
    |i_reg_142                       |  31|   0|   31|          0|
    |index_1_reg_316                 |   4|   0|    4|          0|
    |index_reg_130                   |   4|   0|    4|          0|
    |iteration_read_reg_293          |  32|   0|   32|          0|
    |tmp_9_reg_343                   |   1|   0|    1|          0|
    |tmp_last_V_reg_362              |   1|   0|    1|          0|
    |tmp_reg_307                     |  32|   0|   32|          0|
    |tmp_s_reg_348                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 241|   0|  241|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    5|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    5|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |     cpuControl    |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |     cpuControl    |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs |  unusual_mm2s_hls | return value |
|input_s_TDATA             |  in |   32|    axis    |   input_s_V_data  |    pointer   |
|input_s_TVALID            |  in |    1|    axis    |   input_s_V_data  |    pointer   |
|input_s_TREADY            | out |    1|    axis    |  input_s_V_last_V |    pointer   |
|input_s_TLAST             |  in |    1|    axis    |  input_s_V_last_V |    pointer   |
|output_s_TDATA            | out |   32|    axis    |  output_s_V_data  |    pointer   |
|output_s_TVALID           | out |    1|    axis    | output_s_V_last_V |    pointer   |
|output_s_TREADY           |  in |    1|    axis    | output_s_V_last_V |    pointer   |
|output_s_TLAST            | out |    1|    axis    | output_s_V_last_V |    pointer   |
+--------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 8
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 3 }
  Pipeline-1: II = 1, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / (!tmp_1)
	3  / (tmp_1)
4 --> 
	5  / true
5 --> 
	6  / (tmp_5)
	7  / (!tmp_5)
6 --> 
	5  / true
7 --> 
	2  / (!tmp_s)
	8  / (tmp_s)
8 --> 
	7  / true
* FSM state operations: 

 <State 1>: 3.44ns
ST_1: stg_9 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iteration), !map !7

ST_1: stg_10 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_s_V_data), !map !13

ST_1: stg_11 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_s_V_last_V), !map !17

ST_1: stg_12 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_s_V_data), !map !21

ST_1: stg_13 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_s_V_last_V), !map !25

ST_1: stg_14 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @unusual_mm2s_hls_str) nounwind

ST_1: iteration_read [1/1] 1.00ns
:6  %iteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iteration)

ST_1: innerBRAM [1/1] 2.71ns
:7  %innerBRAM = alloca [100 x i32], align 16

ST_1: acc [1/1] 0.00ns
:8  %acc = alloca i32, align 4

ST_1: stg_18 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32* %output_s_V_data, i1* %output_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32* %input_s_V_data, i1* %input_s_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i32 %iteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: tmp [1/1] 2.44ns
:13  %tmp = add nsw i32 %iteration_read, -1

ST_1: stg_23 [1/1] 1.57ns
:14  br label %.loopexit


 <State 2>: 3.25ns
ST_2: index [1/1] 0.00ns
.loopexit:0  %index = phi i4 [ 0, %0 ], [ %index_1, %.preheader ]

ST_2: exitcond [1/1] 1.88ns
.loopexit:1  %exitcond = icmp eq i4 %index, -6

ST_2: index_1 [1/1] 0.80ns
.loopexit:2  %index_1 = add i4 %index, 1

ST_2: stg_27 [1/1] 0.00ns
.loopexit:3  br i1 %exitcond, label %6, label %.preheader23.preheader

ST_2: empty [1/1] 0.00ns
.preheader23.preheader:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_2: stg_29 [1/1] 1.57ns
.preheader23.preheader:1  br label %.preheader23

ST_2: stg_30 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.71ns
ST_3: i [1/1] 0.00ns
.preheader23:0  %i = phi i31 [ %i_1, %1 ], [ 0, %.preheader23.preheader ]

ST_3: i_cast [1/1] 0.00ns
.preheader23:1  %i_cast = zext i31 %i to i32

ST_3: tmp_1 [1/1] 2.52ns
.preheader23:2  %tmp_1 = icmp slt i32 %i_cast, %iteration_read

ST_3: i_1 [1/1] 2.44ns
.preheader23:3  %i_1 = add i31 %i, 1

ST_3: stg_35 [1/1] 0.00ns
.preheader23:4  br i1 %tmp_1, label %1, label %2

ST_3: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str4)

ST_3: stg_38 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: empty_3 [1/1] 0.00ns
:3  %empty_3 = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_s_V_data, i1* %input_s_V_last_V)

ST_3: tmp_data [1/1] 0.00ns
:4  %tmp_data = extractvalue { i32, i1 } %empty_3, 0

ST_3: tmp_3 [1/1] 0.00ns
:5  %tmp_3 = zext i31 %i to i64

ST_3: innerBRAM_addr [1/1] 0.00ns
:6  %innerBRAM_addr = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_3

ST_3: stg_43 [1/1] 2.71ns
:7  store i32 %tmp_data, i32* %innerBRAM_addr, align 4

ST_3: empty_4 [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str4, i32 %tmp_7)

ST_3: stg_45 [1/1] 0.00ns
:9  br label %.preheader23


 <State 4>: 1.57ns
ST_4: stg_46 [1/1] 1.57ns
:0  store volatile i32 0, i32* %acc, align 4

ST_4: stg_47 [1/1] 1.57ns
:1  br label %3


 <State 5>: 3.89ns
ST_5: i1 [1/1] 0.00ns
:0  %i1 = phi i31 [ 0, %2 ], [ %i_2, %4 ]

ST_5: i1_cast [1/1] 0.00ns
:1  %i1_cast = zext i31 %i1 to i32

ST_5: tmp_5 [1/1] 2.52ns
:2  %tmp_5 = icmp slt i32 %i1_cast, %iteration_read

ST_5: i_2 [1/1] 2.44ns
:3  %i_2 = add i31 %i1, 1

ST_5: stg_52 [1/1] 0.00ns
:4  br i1 %tmp_5, label %4, label %.preheader.preheader

ST_5: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i31 %i1 to i64

ST_5: innerBRAM_addr_1 [1/1] 0.00ns
:2  %innerBRAM_addr_1 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_6

ST_5: innerBRAM_load [2/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

ST_5: tmp_9 [1/1] 1.88ns
.preheader.preheader:0  %tmp_9 = icmp eq i4 %index, -7

ST_5: stg_57 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 6>: 6.72ns
ST_6: stg_58 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str5) nounwind

ST_6: innerBRAM_load [1/2] 2.71ns
:3  %innerBRAM_load = load i32* %innerBRAM_addr_1, align 4

ST_6: acc_load [1/1] 0.00ns
:4  %acc_load = load volatile i32* %acc, align 4

ST_6: acc_1 [1/1] 2.44ns
:5  %acc_1 = add nsw i32 %innerBRAM_load, %acc_load

ST_6: stg_62 [1/1] 1.57ns
:6  store volatile i32 %acc_1, i32* %acc, align 4

ST_6: stg_63 [1/1] 0.00ns
:7  br label %3


 <State 7>: 3.89ns
ST_7: i2 [1/1] 0.00ns
.preheader:0  %i2 = phi i31 [ %i_3, %5 ], [ 0, %.preheader.preheader ]

ST_7: i2_cast [1/1] 0.00ns
.preheader:1  %i2_cast = zext i31 %i2 to i32

ST_7: tmp_s [1/1] 2.52ns
.preheader:2  %tmp_s = icmp slt i32 %i2_cast, %iteration_read

ST_7: i_3 [1/1] 2.44ns
.preheader:3  %i_3 = add i31 %i2, 1

ST_7: stg_68 [1/1] 0.00ns
.preheader:4  br i1 %tmp_s, label %5, label %.loopexit

ST_7: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = zext i31 %i2 to i64

ST_7: innerBRAM_addr_2 [1/1] 0.00ns
:4  %innerBRAM_addr_2 = getelementptr inbounds [100 x i32]* %innerBRAM, i64 0, i64 %tmp_2

ST_7: tmp_data_1 [2/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

ST_7: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp eq i32 %i2_cast, %tmp

ST_7: tmp_last_V [1/1] 1.37ns
:7  %tmp_last_V = and i1 %tmp_4, %tmp_9


 <State 8>: 2.71ns
ST_8: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str6) nounwind

ST_8: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str6)

ST_8: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_8: tmp_data_1 [1/2] 2.71ns
:5  %tmp_data_1 = load i32* %innerBRAM_addr_2, align 4

ST_8: stg_78 [1/1] 0.00ns
:8  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %output_s_V_data, i1* %output_s_V_last_V, i32 %tmp_data_1, i1 %tmp_last_V)

ST_8: empty_5 [1/1] 0.00ns
:9  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str6, i32 %tmp_8)

ST_8: stg_80 [1/1] 0.00ns
:10  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ iteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f264b3beda0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_s_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f264b0c7bc0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7f264b657450; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_s_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f264b5b8d30; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_s_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7f264afe8900; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_9            (specbitsmap      ) [ 000000000]
stg_10           (specbitsmap      ) [ 000000000]
stg_11           (specbitsmap      ) [ 000000000]
stg_12           (specbitsmap      ) [ 000000000]
stg_13           (specbitsmap      ) [ 000000000]
stg_14           (spectopmodule    ) [ 000000000]
iteration_read   (read             ) [ 001111111]
innerBRAM        (alloca           ) [ 001111111]
acc              (alloca           ) [ 001111111]
stg_18           (specinterface    ) [ 000000000]
stg_19           (specinterface    ) [ 000000000]
stg_20           (specinterface    ) [ 000000000]
stg_21           (specinterface    ) [ 000000000]
tmp              (add              ) [ 001111111]
stg_23           (br               ) [ 011111111]
index            (phi              ) [ 001111100]
exitcond         (icmp             ) [ 001111111]
index_1          (add              ) [ 011111111]
stg_27           (br               ) [ 000000000]
empty            (speclooptripcount) [ 000000000]
stg_29           (br               ) [ 001111111]
stg_30           (ret              ) [ 000000000]
i                (phi              ) [ 000100000]
i_cast           (zext             ) [ 000000000]
tmp_1            (icmp             ) [ 001111111]
i_1              (add              ) [ 001111111]
stg_35           (br               ) [ 000000000]
stg_36           (specloopname     ) [ 000000000]
tmp_7            (specregionbegin  ) [ 000000000]
stg_38           (specpipeline     ) [ 000000000]
empty_3          (read             ) [ 000000000]
tmp_data         (extractvalue     ) [ 000000000]
tmp_3            (zext             ) [ 000000000]
innerBRAM_addr   (getelementptr    ) [ 000000000]
stg_43           (store            ) [ 000000000]
empty_4          (specregionend    ) [ 000000000]
stg_45           (br               ) [ 001111111]
stg_46           (store            ) [ 000000000]
stg_47           (br               ) [ 001111111]
i1               (phi              ) [ 000001000]
i1_cast          (zext             ) [ 000000000]
tmp_5            (icmp             ) [ 001111111]
i_2              (add              ) [ 001111111]
stg_52           (br               ) [ 000000000]
tmp_6            (zext             ) [ 000000000]
innerBRAM_addr_1 (getelementptr    ) [ 000000100]
tmp_9            (icmp             ) [ 000000011]
stg_57           (br               ) [ 001111111]
stg_58           (specloopname     ) [ 000000000]
innerBRAM_load   (load             ) [ 000000000]
acc_load         (load             ) [ 000000000]
acc_1            (add              ) [ 000000000]
stg_62           (store            ) [ 000000000]
stg_63           (br               ) [ 001111111]
i2               (phi              ) [ 000000010]
i2_cast          (zext             ) [ 000000000]
tmp_s            (icmp             ) [ 001111111]
i_3              (add              ) [ 001111111]
stg_68           (br               ) [ 011111111]
tmp_2            (zext             ) [ 000000000]
innerBRAM_addr_2 (getelementptr    ) [ 000000011]
tmp_4            (icmp             ) [ 000000000]
tmp_last_V       (and              ) [ 000000011]
stg_74           (specloopname     ) [ 000000000]
tmp_8            (specregionbegin  ) [ 000000000]
stg_76           (specpipeline     ) [ 000000000]
tmp_data_1       (load             ) [ 000000000]
stg_78           (write            ) [ 000000000]
empty_5          (specregionend    ) [ 000000000]
stg_80           (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="iteration">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iteration"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_s_V_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s_V_data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_s_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_s_V_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s_V_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_s_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_s_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="unusual_mm2s_hls_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="innerBRAM_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="innerBRAM/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="acc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="iteration_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iteration_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="empty_3_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="33" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="stg_78_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="1"/>
<pin id="100" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_78/8 "/>
</bind>
</comp>

<comp id="104" class="1004" name="innerBRAM_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="31" slack="0"/>
<pin id="108" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="7" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_43/3 innerBRAM_load/5 tmp_data_1/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="innerBRAM_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="31" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr_1/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="innerBRAM_addr_2_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="31" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="innerBRAM_addr_2/7 "/>
</bind>
</comp>

<comp id="130" class="1005" name="index_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="31" slack="1"/>
<pin id="144" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="31" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i1_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="31" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i2_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="31" slack="1"/>
<pin id="166" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i2_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="31" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exitcond_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="index_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_data_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="33" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="31" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="stg_46_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="3"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="i1_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="31" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="4"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="31" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_6_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_9_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="3"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="acc_load_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="5"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="acc_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stg_62_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="5"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/6 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i2_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="31" slack="0"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_s_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="5"/>
<pin id="270" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="31" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_4_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="5"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_last_V_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="1"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/7 "/>
</bind>
</comp>

<comp id="293" class="1005" name="iteration_read_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="iteration_read "/>
</bind>
</comp>

<comp id="300" class="1005" name="acc_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="3"/>
<pin id="302" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="307" class="1005" name="tmp_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="5"/>
<pin id="309" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="312" class="1005" name="exitcond_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="316" class="1005" name="index_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="i_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="31" slack="0"/>
<pin id="326" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_5_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="333" class="1005" name="i_2_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="338" class="1005" name="innerBRAM_addr_1_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="1"/>
<pin id="340" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="innerBRAM_addr_1 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_9_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="348" class="1005" name="tmp_s_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="1"/>
<pin id="350" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="352" class="1005" name="i_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="innerBRAM_addr_2_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="innerBRAM_addr_2 "/>
</bind>
</comp>

<comp id="362" class="1005" name="tmp_last_V_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="60" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="60" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="121"><net_src comp="115" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="110" pin="2"/><net_sink comp="94" pin=3"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="134" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="44" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="80" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="32" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="134" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="134" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="38" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="146" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="146" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="86" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="216"><net_src comp="146" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="157" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="157" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="241"><net_src comp="157" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="247"><net_src comp="130" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="110" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="168" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="168" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="168" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="287"><net_src comp="263" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="283" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="80" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="303"><net_src comp="76" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="310"><net_src comp="175" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="315"><net_src comp="181" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="187" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="327"><net_src comp="202" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="332"><net_src comp="227" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="232" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="341"><net_src comp="115" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="346"><net_src comp="243" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="351"><net_src comp="267" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="272" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="360"><net_src comp="122" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="365"><net_src comp="288" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="94" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_s_V_data | {8 }
	Port: output_s_V_last_V | {8 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		index_1 : 1
		stg_27 : 2
	State 3
		i_cast : 1
		tmp_1 : 2
		i_1 : 1
		stg_35 : 3
		tmp_3 : 1
		innerBRAM_addr : 2
		stg_43 : 3
		empty_4 : 1
	State 4
	State 5
		i1_cast : 1
		tmp_5 : 2
		i_2 : 1
		stg_52 : 3
		tmp_6 : 1
		innerBRAM_addr_1 : 2
		innerBRAM_load : 3
	State 6
		acc_1 : 1
		stg_62 : 2
	State 7
		i2_cast : 1
		tmp_s : 2
		i_3 : 1
		stg_68 : 3
		tmp_2 : 1
		innerBRAM_addr_2 : 2
		tmp_data_1 : 3
		tmp_4 : 2
		tmp_last_V : 3
	State 8
		stg_78 : 1
		empty_5 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_175        |    0    |    32   |
|          |       index_1_fu_187      |    0    |    4    |
|    add   |         i_1_fu_202        |    0    |    31   |
|          |         i_2_fu_232        |    0    |    31   |
|          |        acc_1_fu_252       |    0    |    32   |
|          |         i_3_fu_272        |    0    |    31   |
|----------|---------------------------|---------|---------|
|          |      exitcond_fu_181      |    0    |    2    |
|          |        tmp_1_fu_197       |    0    |    11   |
|   icmp   |        tmp_5_fu_227       |    0    |    11   |
|          |        tmp_9_fu_243       |    0    |    2    |
|          |        tmp_s_fu_267       |    0    |    11   |
|          |        tmp_4_fu_283       |    0    |    11   |
|----------|---------------------------|---------|---------|
|    and   |     tmp_last_V_fu_288     |    0    |    1    |
|----------|---------------------------|---------|---------|
|   read   | iteration_read_read_fu_80 |    0    |    0    |
|          |     empty_3_read_fu_86    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |     stg_78_write_fu_94    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       i_cast_fu_193       |    0    |    0    |
|          |        tmp_3_fu_213       |    0    |    0    |
|   zext   |       i1_cast_fu_223      |    0    |    0    |
|          |        tmp_6_fu_238       |    0    |    0    |
|          |       i2_cast_fu_263      |    0    |    0    |
|          |        tmp_2_fu_278       |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue|      tmp_data_fu_208      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   210   |
|----------|---------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|innerBRAM|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    1   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       acc_reg_300      |   32   |
|    exitcond_reg_312    |    1   |
|       i1_reg_153       |   31   |
|       i2_reg_164       |   31   |
|       i_1_reg_324      |   31   |
|       i_2_reg_333      |   31   |
|       i_3_reg_352      |   31   |
|        i_reg_142       |   31   |
|     index_1_reg_316    |    4   |
|      index_reg_130     |    4   |
|innerBRAM_addr_1_reg_338|    7   |
|innerBRAM_addr_2_reg_357|    7   |
| iteration_read_reg_293 |   32   |
|      tmp_5_reg_329     |    1   |
|      tmp_9_reg_343     |    1   |
|   tmp_last_V_reg_362   |    1   |
|       tmp_reg_307      |   32   |
|      tmp_s_reg_348     |    1   |
+------------------------+--------+
|          Total         |   309  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   5  |   7  |   35   ||    7    |
|   index_reg_130   |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   43   ||   3.51  ||    11   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   210  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   11   |
|  Register |    -   |    -   |   309  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   309  |   221  |
+-----------+--------+--------+--------+--------+
