Simple RISC 32-Bit Single path design in Verilog
===
![Screenshot 2024-09-22 163108](https://github.com/user-attachments/assets/0976c743-66d2-433e-a13d-a9a8942a96b4)
