vivado.jou
vivado.log
*.backup.jou
*.backup.log
vivado_pid*.str

vivado_hls.log
*.log
*.png

NA/
.Xil/
.vscode/

DRAMEmulation/Bank_HLS/Bank_HLS/
DRAMEmulation/Bank_HLS/StreamBank_HLS/
DRAMEmulation/Bank_HLS/ARM_Bank_HLS/
DRAMEmulation/Bank_HLS/Bank_HLS_AU280/

DRAMEmulation/Bank_Hardware_Design/Bank_Hardware/
DRAMEmulation/Bank_Hardware_Design/UZ_BankSHT/
DRAMEmulation/Bank_Hardware_Design/UZ_BankStreamHT/
DRAMEmulation/Bank_Hardware_Design/UZEG_*

PiMulator.code-workspace

MBBench/McrBlzHBMLnx/
MBBench/MicBlz300DDR4/
MBBench/MicBlzDDR/
MBBench/MicBlzDDR3/
MBBench/MicBlzDDR4HBM2/
MBBench/MicBlzDDR4Lnx/
MBBench/MicBlzHBM/
MBBench/UZEGZynqDDR/
MBBench/MicBlzDDR4StE3Lnx/

DRAMEmulation/DDRFSM/DDRFSM/
DRAMEmulation/DDRFSM/FSMsim/
DRAMEmulation/DDRFSM/dimmsim/
DRAMEmulation/DDRFSM/LiteDRAM/
DRAMEmulation/DDRFSM/fullsystem/
DRAMEmulation/DDRFSM/litedramsystem/
DRAMEmulation/ip_repo/
DRAMEmulation/DDRFSM/IBUFGDS.v

DRAMEmulation/DDRFSM/memoryFSM.v
DRAMEmulation/DDRFSM/ambit.fzm
DRAMEmulation/Bank_Hardware_Design/AU280_Bank_HW/

CMakeLists.txt
CMakeLists.txt.cpp
DRAMEmulation/DDRFSM/MicBlzDDR/
DRAMEmulation/DDRFSM/timing.xdc
build/

DRAMEmulation/DDRFSM/A2CMNDS/
DRAMEmulation/DDRFSM/AXI2BCache/
DRAMEmulation/DDRFSM/BankIP/
DRAMEmulation/DDRFSM/BankInterface.v
DRAMEmulation/DDRFSM/DeMux/
DRAMEmulation/DDRFSM/MAXI.v
DRAMEmulation/DDRFSM/MAXI/
DRAMEmulation/DDRFSM/MUX/
DRAMEmulation/DDRFSM/cache.v
DRAMEmulation/DDRFSM/cache/
DRAMEmulation/DDRFSM/dimm/
DRAMEmulation/DDRFSM/dimmexp/
DRAMEmulation/DDRFSM/dimminterface.v
DRAMEmulation/DDRFSM/dimmmodel/
DRAMEmulation/DDRFSM/eclk.fzm
DRAMEmulation/DDRFSM/eclk.v
DRAMEmulation/DDRFSM/eclk/
DRAMEmulation/DDRFSM/ip_repo/
DRAMEmulation/DDRFSM/memtiming/
DRAMEmulation/DDRFSM/placeholders/
DRAMEmulation/DDRFSM/sram/
DRAMEmulation/DDRFSM/syscache/
DRAMEmulation/DDRFSM/tristate/
DRAMEmulation/DDRFSM/chipsim/
DRAMEmulation/DDRFSM/vsim/
DRAMEmulation/DDRFSM/cachesim/
DRAMEmulation/DDRFSM/cachetmp.sv
DRAMEmulation/DDRFSM/memtimingtmp.v

