{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730504178072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730504178073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 20:36:17 2024 " "Processing started: Fri Nov 01 20:36:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730504178073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504178073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl_cachorro_robotico -c pbl_cachorro_robotico " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl_cachorro_robotico -c pbl_cachorro_robotico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504178073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730504178819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730504178819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/dividir_clks.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/dividir_clks.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir_clks " "Found entity 1: dividir_clks" {  } { { "../codigos/dividir_clks.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/dividir_clks.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/sete_segmentos_passo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/sete_segmentos_passo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos_passo " "Found entity 1: sete_segmentos_passo" {  } { { "../codigos/sete_segmentos_passo.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/sete_segmentos_passo.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/mux4_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/mux4_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_2 " "Found entity 1: mux4_2" {  } { { "../codigos/mux4_2.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux4_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188434 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit mux2.v(3) " "Verilog HDL Declaration warning at mux2.v(3): \"bit\" is SystemVerilog-2005 keyword" {  } { { "../codigos/mux2.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux2.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1730504188439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../codigos/mux2.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/dividir_clk5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/dividir_clk5.v" { { "Info" "ISGN_ENTITY_NAME" "1 dividir_clk5 " "Found entity 1: dividir_clk5" {  } { { "../codigos/dividir_clk5.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/dividir_clk5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/sete_segmentos_velocidade.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/sete_segmentos_velocidade.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos_velocidade " "Found entity 1: sete_segmentos_velocidade" {  } { { "../codigos/sete_segmentos_velocidade.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/sete_segmentos_velocidade.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/alternar_7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/alternar_7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 alternar_7segmentos " "Found entity 1: alternar_7segmentos" {  } { { "../codigos/alternar_7segmentos.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/alternar_7segmentos.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop_t " "Found entity 1: flipflop_t" {  } { { "../codigos/flipflop_t.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/flipflop_t.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/principal.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "../codigos/principal.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188460 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "contador_3bits.v(26) " "Verilog HDL Module Instantiation warning at contador_3bits.v(26): ignored dangling comma in List of Port Connections" {  } { { "../codigos/contador_3bits.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/contador_3bits.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730504188464 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "contador_3bits.v(32) " "Verilog HDL Module Instantiation warning at contador_3bits.v(32): ignored dangling comma in List of Port Connections" {  } { { "../codigos/contador_3bits.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/contador_3bits.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1730504188465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/contador_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/contador_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bits " "Found entity 1: contador_3bits" {  } { { "../codigos/contador_3bits.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/contador_3bits.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/pbl_cachorro_robotico.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/antonio/onedrive/documentos/universidade/pbl/hardware/cd/pblfinal/cachorro5.0/codigos/pbl_cachorro_robotico.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_d " "Found entity 1: flip_flop_d" {  } { { "../codigos/pbl_cachorro_robotico.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/pbl_cachorro_robotico.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730504188469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188469 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reseta1e3 contador_3bits.v(19) " "Verilog HDL Implicit Net warning at contador_3bits.v(19): created implicit net for \"reseta1e3\"" {  } { { "../codigos/contador_3bits.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/contador_3bits.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188470 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730504188547 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 principal.v(91) " "Verilog HDL warning at principal.v(91): actual bit length 32 differs from formal bit length 1" {  } { { "../codigos/principal.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 91 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730504188549 "|principal"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 principal.v(94) " "Verilog HDL warning at principal.v(94): actual bit length 32 differs from formal bit length 1" {  } { { "../codigos/principal.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 94 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730504188549 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividir_clks dividir_clks:dividir_clks " "Elaborating entity \"dividir_clks\" for hierarchy \"dividir_clks:dividir_clks\"" {  } { { "../codigos/principal.v" "dividir_clks" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dividir_clk5 dividir_clks:dividir_clks\|dividir_clk5:divisor5_1 " "Elaborating entity \"dividir_clk5\" for hierarchy \"dividir_clks:dividir_clks\|dividir_clk5:divisor5_1\"" {  } { { "../codigos/dividir_clks.v" "divisor5_1" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/dividir_clks.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_t dividir_clks:dividir_clks\|dividir_clk5:divisor5_1\|flipflop_t:ff0 " "Elaborating entity \"flipflop_t\" for hierarchy \"dividir_clks:dividir_clks\|dividir_clk5:divisor5_1\|flipflop_t:ff0\"" {  } { { "../codigos/dividir_clk5.v" "ff0" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/dividir_clk5.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_2 mux4_2:muxclk " "Elaborating entity \"mux4_2\" for hierarchy \"mux4_2:muxclk\"" {  } { { "../codigos/principal.v" "muxclk" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux4_2:muxclk\|mux2:mux1 " "Elaborating entity \"mux2\" for hierarchy \"mux4_2:muxclk\|mux2:mux1\"" {  } { { "../codigos/mux4_2.v" "mux1" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux4_2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bits contador_3bits:contador3bits " "Elaborating entity \"contador_3bits\" for hierarchy \"contador_3bits:contador3bits\"" {  } { { "../codigos/principal.v" "contador3bits" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos_passo sete_segmentos_passo:segmentos_passo " "Elaborating entity \"sete_segmentos_passo\" for hierarchy \"sete_segmentos_passo:segmentos_passo\"" {  } { { "../codigos/principal.v" "segmentos_passo" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sete_segmentos_velocidade sete_segmentos_velocidade:segmentos_velocidade " "Elaborating entity \"sete_segmentos_velocidade\" for hierarchy \"sete_segmentos_velocidade:segmentos_velocidade\"" {  } { { "../codigos/principal.v" "segmentos_velocidade" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alternar_7segmentos alternar_7segmentos:alternar_segmentos " "Elaborating entity \"alternar_7segmentos\" for hierarchy \"alternar_7segmentos:alternar_segmentos\"" {  } { { "../codigos/principal.v" "alternar_segmentos" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730504188616 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4_2:muxclk\|mux2:mux3\|or1~0 " "Found clock multiplexer mux4_2:muxclk\|mux2:mux3\|or1~0" {  } { { "../codigos/mux2.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux2.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1730504188713 "|principal|mux4_2:muxclk|mux2:mux3|or1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux4_2:muxclk\|mux2:mux1\|or1~0 " "Found clock multiplexer mux4_2:muxclk\|mux2:mux1\|or1~0" {  } { { "../codigos/mux2.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/mux2.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1730504188713 "|principal|mux4_2:muxclk|mux2:mux1|or1~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1730504188713 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730504188830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1 VCC " "Pin \"display1\" is stuck at VCC" {  } { { "../codigos/principal.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730504188857 "|principal|display1"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4 VCC " "Pin \"display4\" is stuck at VCC" {  } { { "../codigos/principal.v" "" { Text "C:/Users/Antonio/OneDrive/Documentos/universidade/PBL/hardware/CD/pblfinal/cachorro5.0/codigos/principal.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730504188857 "|principal|display4"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730504188857 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730504188888 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730504188888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730504188888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730504188888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730504188962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 01 20:36:28 2024 " "Processing ended: Fri Nov 01 20:36:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730504188962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730504188962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730504188962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730504188962 ""}
