

================================================================
== Vivado HLS Report for 'FrameProcessing_do_gen'
================================================================
* Date:           Thu Mar 25 14:10:49 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       74| 0.700 us | 0.740 us |   70|   74|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       69|       73|  69 ~ 73 |          -|          -|  inf |    no    |
        | + Loop 1.1  |       60|       60|         1|          -|          -|    60|    no    |
        | + Loop 1.2  |       60|       60|         1|          -|          -|    60|    no    |
        | + Loop 1.3  |       60|       60|         3|          -|          -|    20|    no    |
        | + Loop 1.4  |       64|       64|         1|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 10 11 2 
11 --> 12 
12 --> 10 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !257"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !261"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !265"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %addr), !map !269"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %rgbv), !map !273"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([16 x i8]* @p_str41, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/FrameProcessing.hpp:32]   --->   Operation 18 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([16 x i8]* @p_str41, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/FrameProcessing.hpp:33]   --->   Operation 19 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/FrameProcessing.hpp:34]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %addr, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/FrameProcessing.hpp:35]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %rgbv, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/FrameProcessing.hpp:36]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([16 x i8]* @p_str41, i32 2, [7 x i8]* @p_str42) nounwind" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 23 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 25 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 26 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 27 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 28 'specregionend' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/FrameProcessing.hpp:37]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.90>
ST_2 : Operation 30 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:46]   --->   Operation 30 'read' 'val_V' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 31 [1/1] (3.90ns)   --->   "%val_V_4 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:46]   --->   Operation 31 'read' 'val_V_4' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 32 [1/1] (3.90ns)   --->   "%val_V_5 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:47]   --->   Operation 32 'read' 'val_V_5' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 33 [1/1] (3.90ns)   --->   "%val_V_6 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:47]   --->   Operation 33 'read' 'val_V_6' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 3.90>
ST_6 : Operation 34 [1/1] (3.90ns)   --->   "%val_V_7 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:48]   --->   Operation 34 'read' 'val_V_7' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 3.90>
ST_7 : Operation 35 [1/1] (3.90ns)   --->   "%val_V_8 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:48]   --->   Operation 35 'read' 'val_V_8' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 3.90>
ST_8 : Operation 36 [1/1] (3.90ns)   --->   "%p_050_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:49]   --->   Operation 36 'read' 'p_050_0' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 9 <SV = 8> <Delay = 6.18>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 37 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%type = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %val_V_4, i8 %val_V)" [systemc/src/FrameProcessing.hpp:46]   --->   Operation 38 'bitconcatenate' 'type' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%mot1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %val_V_6, i8 %val_V_5)" [systemc/src/FrameProcessing.hpp:47]   --->   Operation 39 'bitconcatenate' 'mot1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (3.90ns)   --->   "%p_040_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:49]   --->   Operation 40 'read' 'p_040_0' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_9 : Operation 41 [1/1] (2.38ns)   --->   "%icmp_ln51 = icmp eq i16 %type, 34" [systemc/src/FrameProcessing.hpp:51]   --->   Operation 41 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader265.preheader, label %2" [systemc/src/FrameProcessing.hpp:51]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (2.38ns)   --->   "%icmp_ln60 = icmp eq i16 %type, 51" [systemc/src/FrameProcessing.hpp:60]   --->   Operation 43 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln51)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader264.preheader, label %4" [systemc/src/FrameProcessing.hpp:60]   --->   Operation 44 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (2.38ns)   --->   "%icmp_ln96 = icmp eq i16 %type, 17" [systemc/src/FrameProcessing.hpp:96]   --->   Operation 45 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln51 & !icmp_ln60)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln96, label %5, label %.preheader.preheader" [systemc/src/FrameProcessing.hpp:96]   --->   Operation 46 'br' <Predicate = (!icmp_ln51 & !icmp_ln60)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader" [systemc/src/FrameProcessing.hpp:124]   --->   Operation 47 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 1.66>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i16 %mot1 to i26" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 48 'zext' 'zext_ln103' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln = call i25 @_ssdm_op_BitConcatenate.i25.i8.i8.i9(i8 %val_V_8, i8 %val_V_7, i9 0)" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i25 %shl_ln to i26" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 50 'zext' 'zext_ln103_1' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln103_1 = call i23 @_ssdm_op_BitConcatenate.i23.i8.i8.i7(i8 %val_V_8, i8 %val_V_7, i7 0)" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 51 'bitconcatenate' 'shl_ln103_1' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i23 %shl_ln103_1 to i26" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 52 'zext' 'zext_ln103_2' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln103 = add i26 %zext_ln103, %zext_ln103_1" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 53 'add' 'add_ln103' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 54 [1/1] (4.32ns) (root node of TernaryAdder)   --->   "%curr_off = add i26 %zext_ln103_2, %add_ln103" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 54 'add' 'curr_off' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 4.32> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 55 [1/1] (2.14ns)   --->   "%add_ln107 = add i16 20, %mot1" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 55 'add' 'add_ln107' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i8 %val_V_7 to i7" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 56 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %trunc_ln107, i9 0)" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 57 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i8 %val_V_8 to i1" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 58 'trunc' 'trunc_ln107_1' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i8.i7(i1 %trunc_ln107_1, i8 %val_V_7, i7 0)" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 59 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln107_1 = add i16 %p_shl2, %p_shl" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 60 'add' 'add_ln107_1' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 61 [1/1] (4.03ns) (root node of TernaryAdder)   --->   "%add_ln107_2 = add i16 %add_ln107, %add_ln107_1" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 61 'add' 'add_ln107_2' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 4.03> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.01> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 62 [1/1] (1.66ns)   --->   "br label %6" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 62 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 1.66>
ST_9 : Operation 63 [1/1] (1.66ns)   --->   "br label %.preheader264" [systemc/src/FrameProcessing.hpp:70]   --->   Operation 63 'br' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 1.66>
ST_9 : Operation 64 [1/1] (1.66ns)   --->   "br label %.preheader265" [systemc/src/FrameProcessing.hpp:57]   --->   Operation 64 'br' <Predicate = (icmp_ln51)> <Delay = 1.66>

State 10 <SV = 9> <Delay = 3.90>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_4, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 65 'phi' 'i3_0' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (1.46ns)   --->   "%icmp_ln124 = icmp eq i7 %i3_0, -64" [systemc/src/FrameProcessing.hpp:124]   --->   Operation 66 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 67 'speclooptripcount' 'empty_74' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (2.03ns)   --->   "%i_4 = add i7 %i3_0, 1" [systemc/src/FrameProcessing.hpp:124]   --->   Operation 68 'add' 'i_4' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.loopexit.loopexit, label %8" [systemc/src/FrameProcessing.hpp:124]   --->   Operation 69 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (3.90ns)   --->   "%p_0186_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:125]   --->   Operation 70 'read' 'p_0186_0' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & !icmp_ln124)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader" [systemc/src/FrameProcessing.hpp:124]   --->   Operation 71 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & !icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 72 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%v_assign = phi i26 [ %curr_off, %5 ], [ %curr_off_1, %7 ]"   --->   Operation 73 'phi' 'v_assign' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%v_assign_cast = zext i26 %v_assign to i32" [systemc/src/FrameProcessing.hpp:103]   --->   Operation 74 'zext' 'v_assign_cast' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 75 'speclooptripcount' 'empty_73' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i26 %v_assign to i16" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 76 'trunc' 'trunc_ln107_2' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (2.38ns)   --->   "%icmp_ln107 = icmp eq i16 %trunc_ln107_2, %add_ln107_2" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 77 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %.loopexit.loopexit5, label %7" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 78 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96)> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (3.90ns)   --->   "%val_V_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:109]   --->   Operation 79 'read' 'val_V_12' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & !icmp_ln107)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 80 [1/1] (2.49ns)   --->   "%curr_off_1 = add i26 %v_assign, 1" [systemc/src/FrameProcessing.hpp:115]   --->   Operation 80 'add' 'curr_off_1' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & !icmp_ln107)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & icmp_ln107)> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit255"   --->   Operation 82 'br' <Predicate = (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & icmp_ln107) | (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%i1_0 = phi i6 [ %i_3, %3 ], [ 0, %.preheader264.preheader ]"   --->   Operation 83 'phi' 'i1_0' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (1.45ns)   --->   "%icmp_ln70 = icmp eq i6 %i1_0, -4" [systemc/src/FrameProcessing.hpp:70]   --->   Operation 84 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 85 'speclooptripcount' 'empty_72' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.94ns)   --->   "%i_3 = add i6 %i1_0, 1" [systemc/src/FrameProcessing.hpp:70]   --->   Operation 86 'add' 'i_3' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %.loopexit255.loopexit, label %3" [systemc/src/FrameProcessing.hpp:70]   --->   Operation 87 'br' <Predicate = (!icmp_ln51 & icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (3.90ns)   --->   "%p_021_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:71]   --->   Operation 88 'read' 'p_021_0' <Predicate = (!icmp_ln51 & icmp_ln60 & !icmp_ln70)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "br label %.preheader264" [systemc/src/FrameProcessing.hpp:70]   --->   Operation 89 'br' <Predicate = (!icmp_ln51 & icmp_ln60 & !icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit255"   --->   Operation 90 'br' <Predicate = (!icmp_ln51 & icmp_ln60 & icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br label %.loopexit256"   --->   Operation 91 'br' <Predicate = (!icmp_ln51 & icmp_ln60 & icmp_ln70) | (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & icmp_ln107) | (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & icmp_ln124)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %1 ], [ 0, %.preheader265.preheader ]"   --->   Operation 92 'phi' 'i_0' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.45ns)   --->   "%icmp_ln57 = icmp eq i6 %i_0, -4" [systemc/src/FrameProcessing.hpp:57]   --->   Operation 93 'icmp' 'icmp_ln57' <Predicate = (icmp_ln51)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 94 'speclooptripcount' 'empty_71' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.94ns)   --->   "%i = add i6 %i_0, 1" [systemc/src/FrameProcessing.hpp:57]   --->   Operation 95 'add' 'i' <Predicate = (icmp_ln51)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.loopexit256.loopexit, label %1" [systemc/src/FrameProcessing.hpp:57]   --->   Operation 96 'br' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (3.90ns)   --->   "%p_030_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:58]   --->   Operation 97 'read' 'p_030_0' <Predicate = (icmp_ln51 & !icmp_ln57)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br label %.preheader265" [systemc/src/FrameProcessing.hpp:57]   --->   Operation 98 'br' <Predicate = (icmp_ln51 & !icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br label %.loopexit256"   --->   Operation 99 'br' <Predicate = (icmp_ln51 & icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/FrameProcessing.hpp:127]   --->   Operation 100 'br' <Predicate = (icmp_ln51 & icmp_ln57) | (!icmp_ln51 & icmp_ln60 & icmp_ln70) | (!icmp_ln51 & !icmp_ln60 & icmp_ln96 & icmp_ln107) | (!icmp_ln51 & !icmp_ln60 & !icmp_ln96 & icmp_ln124)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.90>
ST_11 : Operation 101 [1/1] (3.90ns)   --->   "%val_V_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:110]   --->   Operation 101 'read' 'val_V_13' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 12 <SV = 11> <Delay = 7.81>
ST_12 : Operation 102 [1/1] (3.90ns)   --->   "%val_V_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/FrameProcessing.hpp:111]   --->   Operation 102 'read' 'val_V_14' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %val_V_12, i8 %val_V_13, i8 %val_V_14)" [systemc/src/FrameProcessing.hpp:112]   --->   Operation 103 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %rgbv, i24 %p_Result_s)" [systemc/src/FrameProcessing.hpp:113]   --->   Operation 104 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 105 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %addr, i32 %v_assign_cast)" [systemc/src/FrameProcessing.hpp:114]   --->   Operation 105 'write' <Predicate = true> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "br label %6" [systemc/src/FrameProcessing.hpp:107]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rgbv]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000]
specport_ln32       (specport         ) [ 0000000000000]
specport_ln33       (specport         ) [ 0000000000000]
specinterface_ln34  (specinterface    ) [ 0000000000000]
specinterface_ln35  (specinterface    ) [ 0000000000000]
specinterface_ln36  (specinterface    ) [ 0000000000000]
specprocessdef_ln37 (specprocessdef   ) [ 0000000000000]
tmp                 (specregionbegin  ) [ 0000000000000]
specprotocol_ln37   (specprotocol     ) [ 0000000000000]
p_ssdm_reset_v      (specstatebegin   ) [ 0000000000000]
empty               (specstateend     ) [ 0000000000000]
empty_70            (specregionend    ) [ 0000000000000]
br_ln37             (br               ) [ 0000000000000]
val_V               (read             ) [ 0001111111000]
val_V_4             (read             ) [ 0000111111000]
val_V_5             (read             ) [ 0000011111000]
val_V_6             (read             ) [ 0000001111000]
val_V_7             (read             ) [ 0000000111000]
val_V_8             (read             ) [ 0000000011000]
p_050_0             (read             ) [ 0000000000000]
loop_begin          (specloopbegin    ) [ 0000000000000]
type                (bitconcatenate   ) [ 0000000000000]
mot1                (bitconcatenate   ) [ 0000000000000]
p_040_0             (read             ) [ 0000000000000]
icmp_ln51           (icmp             ) [ 0011111111111]
br_ln51             (br               ) [ 0000000000000]
icmp_ln60           (icmp             ) [ 0011111111111]
br_ln60             (br               ) [ 0000000000000]
icmp_ln96           (icmp             ) [ 0011111111111]
br_ln96             (br               ) [ 0000000000000]
br_ln124            (br               ) [ 0011111111111]
zext_ln103          (zext             ) [ 0000000000000]
shl_ln              (bitconcatenate   ) [ 0000000000000]
zext_ln103_1        (zext             ) [ 0000000000000]
shl_ln103_1         (bitconcatenate   ) [ 0000000000000]
zext_ln103_2        (zext             ) [ 0000000000000]
add_ln103           (add              ) [ 0000000000000]
curr_off            (add              ) [ 0011111111111]
add_ln107           (add              ) [ 0000000000000]
trunc_ln107         (trunc            ) [ 0000000000000]
p_shl               (bitconcatenate   ) [ 0000000000000]
trunc_ln107_1       (trunc            ) [ 0000000000000]
p_shl2              (bitconcatenate   ) [ 0000000000000]
add_ln107_1         (add              ) [ 0000000000000]
add_ln107_2         (add              ) [ 0000000000111]
br_ln107            (br               ) [ 0011111111111]
br_ln70             (br               ) [ 0011111111111]
br_ln57             (br               ) [ 0011111111111]
i3_0                (phi              ) [ 0000000000100]
icmp_ln124          (icmp             ) [ 0011111111111]
empty_74            (speclooptripcount) [ 0000000000000]
i_4                 (add              ) [ 0011111111111]
br_ln124            (br               ) [ 0000000000000]
p_0186_0            (read             ) [ 0000000000000]
br_ln124            (br               ) [ 0011111111111]
br_ln0              (br               ) [ 0000000000000]
v_assign            (phi              ) [ 0000000000100]
v_assign_cast       (zext             ) [ 0000000000011]
empty_73            (speclooptripcount) [ 0000000000000]
trunc_ln107_2       (trunc            ) [ 0000000000000]
icmp_ln107          (icmp             ) [ 0011111111111]
br_ln107            (br               ) [ 0000000000000]
val_V_12            (read             ) [ 0000000000011]
curr_off_1          (add              ) [ 0011111111111]
br_ln0              (br               ) [ 0000000000000]
br_ln0              (br               ) [ 0000000000000]
i1_0                (phi              ) [ 0000000000100]
icmp_ln70           (icmp             ) [ 0011111111111]
empty_72            (speclooptripcount) [ 0000000000000]
i_3                 (add              ) [ 0011111111111]
br_ln70             (br               ) [ 0000000000000]
p_021_0             (read             ) [ 0000000000000]
br_ln70             (br               ) [ 0011111111111]
br_ln0              (br               ) [ 0000000000000]
br_ln0              (br               ) [ 0000000000000]
i_0                 (phi              ) [ 0000000000100]
icmp_ln57           (icmp             ) [ 0011111111111]
empty_71            (speclooptripcount) [ 0000000000000]
i                   (add              ) [ 0011111111111]
br_ln57             (br               ) [ 0000000000000]
p_030_0             (read             ) [ 0000000000000]
br_ln57             (br               ) [ 0011111111111]
br_ln0              (br               ) [ 0000000000000]
br_ln127            (br               ) [ 0000000000000]
val_V_13            (read             ) [ 0000000000001]
val_V_14            (read             ) [ 0000000000000]
p_Result_s          (bitconcatenate   ) [ 0000000000000]
write_ln113         (write            ) [ 0000000000000]
write_ln114         (write            ) [ 0000000000000]
br_ln107            (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="rgbv">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgbv"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i8.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i8.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i7.i9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i1.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="grp_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/2 val_V_4/3 val_V_5/4 val_V_6/5 val_V_7/6 val_V_8/7 p_050_0/8 p_040_0/9 p_0186_0/10 val_V_12/10 p_021_0/10 p_030_0/10 val_V_13/11 val_V_14/12 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln113_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="24" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln113/12 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln114_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="26" slack="2"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/12 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i3_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="1"/>
<pin id="124" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="i3_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="1" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/10 "/>
</bind>
</comp>

<comp id="133" class="1005" name="v_assign_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="26" slack="2147483647"/>
<pin id="135" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opset="v_assign (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_assign_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="26" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="26" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_assign/10 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i1_0_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i1_0_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="1"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/10 "/>
</bind>
</comp>

<comp id="153" class="1005" name="i_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="6" slack="1"/>
<pin id="155" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="i_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/10 "/>
</bind>
</comp>

<comp id="164" class="1005" name="reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="2"/>
<pin id="166" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="val_V val_V_12 "/>
</bind>
</comp>

<comp id="168" class="1005" name="reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val_V_4 val_V_13 "/>
</bind>
</comp>

<comp id="172" class="1004" name="type_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="6"/>
<pin id="175" dir="0" index="2" bw="8" slack="7"/>
<pin id="176" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="type/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mot1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="4"/>
<pin id="183" dir="0" index="2" bw="8" slack="5"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mot1/9 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_ln51_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln60_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="7" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/9 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln96_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="6" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln103_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shl_ln_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="25" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="2"/>
<pin id="211" dir="0" index="2" bw="8" slack="3"/>
<pin id="212" dir="0" index="3" bw="1" slack="0"/>
<pin id="213" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln103_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="25" slack="0"/>
<pin id="218" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shl_ln103_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="23" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="2"/>
<pin id="223" dir="0" index="2" bw="8" slack="3"/>
<pin id="224" dir="0" index="3" bw="1" slack="0"/>
<pin id="225" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln103_1/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln103_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="23" slack="0"/>
<pin id="230" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/9 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln103_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="25" slack="0"/>
<pin id="235" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/9 "/>
</bind>
</comp>

<comp id="238" class="1004" name="curr_off_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="23" slack="0"/>
<pin id="240" dir="0" index="1" bw="26" slack="0"/>
<pin id="241" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_off/9 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln107_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln107_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="3"/>
<pin id="252" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/9 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_shl_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/9 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln107_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2"/>
<pin id="263" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_1/9 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_shl2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="3"/>
<pin id="268" dir="0" index="3" bw="1" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln107_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="16" slack="0"/>
<pin id="276" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_1/9 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln107_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107_2/9 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln124_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="297" class="1004" name="v_assign_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="26" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="v_assign_cast/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln107_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="26" slack="0"/>
<pin id="303" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107_2/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln107_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/10 "/>
</bind>
</comp>

<comp id="310" class="1004" name="curr_off_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="26" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="curr_off_1/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln70_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="6" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln57_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="0" index="1" bw="3" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/10 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="6" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/10 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Result_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="24" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="2"/>
<pin id="343" dir="0" index="2" bw="8" slack="1"/>
<pin id="344" dir="0" index="3" bw="8" slack="0"/>
<pin id="345" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/12 "/>
</bind>
</comp>

<comp id="351" class="1005" name="val_V_5_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="5"/>
<pin id="353" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="val_V_5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="val_V_6_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="4"/>
<pin id="358" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="val_V_6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="val_V_7_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="3"/>
<pin id="363" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="val_V_7 "/>
</bind>
</comp>

<comp id="369" class="1005" name="val_V_8_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="2"/>
<pin id="371" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="val_V_8 "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln51_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="380" class="1005" name="icmp_ln60_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln96_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln96 "/>
</bind>
</comp>

<comp id="388" class="1005" name="curr_off_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="26" slack="1"/>
<pin id="390" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="curr_off "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln107_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="1"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln107_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="i_4_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="406" class="1005" name="v_assign_cast_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="2"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v_assign_cast "/>
</bind>
</comp>

<comp id="414" class="1005" name="curr_off_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opset="curr_off_1 "/>
</bind>
</comp>

<comp id="422" class="1005" name="i_3_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="0"/>
<pin id="424" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="98" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="100" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="145"><net_src comp="88" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="156"><net_src comp="88" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="102" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="164" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="56" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="172" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="58" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="172" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="180" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="62" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="208" pin=3"/></net>

<net id="219"><net_src comp="208" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="231"><net_src comp="220" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="204" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="216" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="228" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="180" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="258"><net_src comp="72" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="250" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="64" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="270"><net_src comp="74" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="277"><net_src comp="264" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="253" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="244" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="273" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="126" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="76" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="126" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="82" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="136" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="136" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="301" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="136" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="86" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="146" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="90" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="146" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="94" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="157" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="90" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="157" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="94" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="96" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="164" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="168" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="102" pin="2"/><net_sink comp="340" pin=3"/></net>

<net id="350"><net_src comp="340" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="354"><net_src comp="102" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="359"><net_src comp="102" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="364"><net_src comp="102" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="372"><net_src comp="102" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="379"><net_src comp="186" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="192" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="198" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="238" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="396"><net_src comp="279" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="404"><net_src comp="291" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="409"><net_src comp="297" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="417"><net_src comp="310" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="425"><net_src comp="322" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="433"><net_src comp="334" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="157" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: addr | {12 }
	Port: rgbv | {12 }
 - Input state : 
	Port: FrameProcessing::do_gen : e | {2 3 4 5 6 7 8 9 10 11 12 }
  - Chain level:
	State 1
		empty : 1
		empty_70 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		icmp_ln51 : 1
		br_ln51 : 2
		icmp_ln60 : 1
		br_ln60 : 2
		icmp_ln96 : 1
		br_ln96 : 2
		zext_ln103 : 1
		zext_ln103_1 : 1
		zext_ln103_2 : 1
		add_ln103 : 2
		curr_off : 3
		add_ln107 : 1
		p_shl : 1
		p_shl2 : 1
		add_ln107_1 : 2
		add_ln107_2 : 3
	State 10
		icmp_ln124 : 1
		i_4 : 1
		br_ln124 : 2
		v_assign_cast : 1
		trunc_ln107_2 : 1
		icmp_ln107 : 2
		br_ln107 : 3
		curr_off_1 : 1
		icmp_ln70 : 1
		i_3 : 1
		br_ln70 : 2
		icmp_ln57 : 1
		i : 1
		br_ln57 : 2
	State 11
	State 12
		write_ln113 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln103_fu_232     |    0    |    16   |
|          |      curr_off_fu_238     |    0    |    16   |
|          |     add_ln107_fu_244     |    0    |    23   |
|          |    add_ln107_1_fu_273    |    0    |    16   |
|    add   |    add_ln107_2_fu_279    |    0    |    16   |
|          |        i_4_fu_291        |    0    |    15   |
|          |     curr_off_1_fu_310    |    0    |    33   |
|          |        i_3_fu_322        |    0    |    15   |
|          |         i_fu_334         |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln51_fu_186     |    0    |    13   |
|          |     icmp_ln60_fu_192     |    0    |    13   |
|          |     icmp_ln96_fu_198     |    0    |    13   |
|   icmp   |     icmp_ln124_fu_285    |    0    |    11   |
|          |     icmp_ln107_fu_305    |    0    |    13   |
|          |     icmp_ln70_fu_316     |    0    |    11   |
|          |     icmp_ln57_fu_328     |    0    |    11   |
|----------|--------------------------|---------|---------|
|   read   |      grp_read_fu_102     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln113_write_fu_108 |    0    |    0    |
|          | write_ln114_write_fu_115 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        type_fu_172       |    0    |    0    |
|          |        mot1_fu_180       |    0    |    0    |
|          |       shl_ln_fu_208      |    0    |    0    |
|bitconcatenate|    shl_ln103_1_fu_220    |    0    |    0    |
|          |       p_shl_fu_253       |    0    |    0    |
|          |       p_shl2_fu_264      |    0    |    0    |
|          |     p_Result_s_fu_340    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln103_fu_204    |    0    |    0    |
|   zext   |    zext_ln103_1_fu_216   |    0    |    0    |
|          |    zext_ln103_2_fu_228   |    0    |    0    |
|          |   v_assign_cast_fu_297   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln107_fu_250    |    0    |    0    |
|   trunc  |   trunc_ln107_1_fu_261   |    0    |    0    |
|          |   trunc_ln107_2_fu_301   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   250   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln107_2_reg_393 |   16   |
|  curr_off_1_reg_414 |   26   |
|   curr_off_reg_388  |   26   |
|     i1_0_reg_142    |    6   |
|     i3_0_reg_122    |    7   |
|     i_0_reg_153     |    6   |
|     i_3_reg_422     |    6   |
|     i_4_reg_401     |    7   |
|      i_reg_430      |    6   |
|  icmp_ln51_reg_376  |    1   |
|  icmp_ln60_reg_380  |    1   |
|  icmp_ln96_reg_384  |    1   |
|       reg_164       |    8   |
|       reg_168       |    8   |
|v_assign_cast_reg_406|   32   |
|   v_assign_reg_133  |   26   |
|   val_V_5_reg_351   |    8   |
|   val_V_6_reg_356   |    8   |
|   val_V_7_reg_361   |    8   |
|   val_V_8_reg_369   |    8   |
+---------------------+--------+
|        Total        |   215  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   250  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   215  |    -   |
+-----------+--------+--------+
|   Total   |   215  |   250  |
+-----------+--------+--------+
