<stg><name>remainder</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %x_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %empty = icmp_eq  i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %empty_18 = icmp_eq  i9 %x_read, i9 0

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %empty_19 = or i1 %empty_18, i1 %empty

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln0 = br i1 %empty_19, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %generic_remquo<33, 33>.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="23" st_id="4" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="24" st_id="5" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="25" st_id="6" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="26" st_id="7" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="27" st_id="8" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="28" st_id="9" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="29" st_id="10" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="30" st_id="11" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="31" st_id="12" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="32" st_id="13" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %rem_V = urem i9 %x_read, i9 31

]]></Node>
<StgValue><ssdm name="rem_V"/></StgValue>
</operation>

<operation id="33" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %trunc_ln167 = trunc i9 %rem_V

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="34" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:3 %r_sig_V = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %rem_V, i32 4

]]></Node>
<StgValue><ssdm name="r_sig_V"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="35" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="r_sig_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %zext_ln159 = zext i5 %trunc_ln167

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="36" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:4 %rem_V_1 = xor i5 %trunc_ln167, i5 31

]]></Node>
<StgValue><ssdm name="rem_V_1"/></StgValue>
</operation>

<operation id="37" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:5 %rem_V_3 = select i1 %r_sig_V, i5 %rem_V_1, i5 %trunc_ln167

]]></Node>
<StgValue><ssdm name="rem_V_3"/></StgValue>
</operation>

<operation id="38" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:6 %zext_ln164 = zext i5 %rem_V_3

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="39" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="r_sig_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:7 %sub_ln657 = sub i6 0, i6 %zext_ln164

]]></Node>
<StgValue><ssdm name="sub_ln657"/></StgValue>
</operation>

<operation id="40" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:8 %select_ln175 = select i1 %r_sig_V, i6 %sub_ln657, i6 %zext_ln159

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="41" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:9 %br_ln175 = br void %generic_remquo<33, 33>.exit

]]></Node>
<StgValue><ssdm name="br_ln175"/></StgValue>
</operation>

<operation id="42" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
generic_remquo<33, 33>.exit:0 %p_Val2_s = phi i6 %select_ln175, void %_ZN8ap_fixedILi33ELi33EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i, i6 0, void

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="43" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="6">
<![CDATA[
generic_remquo<33, 33>.exit:1 %ret_ln70 = ret i6 %p_Val2_s

]]></Node>
<StgValue><ssdm name="ret_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
