// Seed: 3460764726
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd73
) (
    input tri id_0,
    input supply1 id_1,
    input supply1 id_2
    , id_12,
    output tri id_3,
    input supply1 id_4,
    output tri0 _id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10
);
  always @(!id_10 or negedge id_0)
    assert (-1)
    else;
  logic [id_5 : -1] id_13;
  module_0 modCall_1 (
      id_13,
      id_12,
      id_13,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_12,
      id_12,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
