-- VHDL for IBM SMS ALD page 14.42.03.1
-- Title: BCD TO TWO OUT OF FIVE NU TSLTR
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 8/30/2020 10:15:38 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_42_03_1_BCD_TO_TWO_OUT_OF_FIVE_NU_TSLTR is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_ASSEMBLY_CH_4_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_2_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_1_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_NU_C_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_NOT_NU_C_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_2_BIT:	 in STD_LOGIC;
		MS_ASSEMBLY_CH_8_BIT:	 in STD_LOGIC;
		PS_ASSEMBLY_CH_4_BIT:	 in STD_LOGIC;
		PS_SET_NU_TO_ADDR_CH:	 in STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_1_LINE:	 out STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_3_LINE:	 out STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_5_LINE:	 out STD_LOGIC;
		MS_ADDR_CH_NU_TSLTR_7_LINE:	 out STD_LOGIC);
end ALD_14_42_03_1_BCD_TO_TWO_OUT_OF_FIVE_NU_TSLTR;

architecture behavioral of ALD_14_42_03_1_BCD_TO_TWO_OUT_OF_FIVE_NU_TSLTR is 

	signal OUT_3A_C: STD_LOGIC;
	signal OUT_3B_F: STD_LOGIC;
	signal OUT_2C_E: STD_LOGIC;
	signal OUT_2D_E: STD_LOGIC;
	signal OUT_3E_D: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_3G_D: STD_LOGIC;
	signal OUT_3H_C: STD_LOGIC;
	signal OUT_DOT_1A: STD_LOGIC;
	signal OUT_DOT_1C: STD_LOGIC;
	signal OUT_DOT_1E: STD_LOGIC;
	signal OUT_DOT_1G: STD_LOGIC;

begin

	OUT_3A_C <= NOT(PS_SET_NU_TO_ADDR_CH AND PS_ASSEMBLY_CH_1_BIT AND MS_ASSEMBLY_CH_4_BIT );
	OUT_3B_F <= NOT(MS_ASSEMBLY_CH_2_BIT AND PS_ASSEMBLY_CH_NOT_NU_C_BIT AND MS_ASSEMBLY_CH_8_BIT );
	OUT_2C_E <= NOT(PS_ASSEMBLY_CH_NU_C_BIT AND PS_ASSEMBLY_CH_2_BIT AND PS_SET_NU_TO_ADDR_CH );
	OUT_2D_E <= NOT(MS_ASSEMBLY_CH_8_BIT AND PS_ASSEMBLY_CH_1_BIT AND MS_ASSEMBLY_CH_4_BIT );
	OUT_3E_D <= NOT(MS_ASSEMBLY_CH_2_BIT AND PS_ASSEMBLY_CH_1_BIT AND PS_SET_NU_TO_ADDR_CH );
	OUT_3F_D <= NOT(MS_ASSEMBLY_CH_8_BIT AND PS_ASSEMBLY_CH_4_BIT AND PS_ASSEMBLY_CH_NU_C_BIT );
	OUT_3G_D <= NOT(PS_SET_NU_TO_ADDR_CH AND PS_ASSEMBLY_CH_2_BIT AND PS_ASSEMBLY_CH_1_BIT );
	OUT_3H_C <= NOT(MS_ASSEMBLY_CH_8_BIT AND PS_ASSEMBLY_CH_4_BIT AND PS_ASSEMBLY_CH_NOT_NU_C_BIT );
	OUT_DOT_1A <= OUT_3A_C OR OUT_3B_F;
	OUT_DOT_1C <= OUT_2C_E OR OUT_2D_E;
	OUT_DOT_1E <= OUT_3E_D OR OUT_3F_D;
	OUT_DOT_1G <= OUT_3G_D OR OUT_3H_C;

	MS_ADDR_CH_NU_TSLTR_1_LINE <= OUT_DOT_1A;
	MS_ADDR_CH_NU_TSLTR_3_LINE <= OUT_DOT_1C;
	MS_ADDR_CH_NU_TSLTR_5_LINE <= OUT_DOT_1E;
	MS_ADDR_CH_NU_TSLTR_7_LINE <= OUT_DOT_1G;


end;
