#ifndef MIZUSIN_ROOM_0_H
#define MIZUSIN_ROOM_0_H 1

extern SceneCmd MIZUsin_room_0Commands[];
extern s16 MIZUsin_room_0ObjectList_000040[];
extern ActorEntry MIZUsin_room_0ActorList_00004C[];
extern PolygonType2 MIZUsin_room_0PolygonType2_0001D0;
extern PolygonDlist2 MIZUsin_room_0PolygonDlist2_0001DC[45];
extern s32 MIZUsin_room_0_terminatorMaybe_0004AC;
extern Vtx MIZUsin_room_0Vtx_0004B0[];
extern Gfx MIZUsin_room_0DL_0008F0[];
extern Vtx MIZUsin_room_0Vtx_000A68[];
extern Gfx MIZUsin_room_0DL_000B98[];
extern Vtx MIZUsin_room_0Vtx_000CA8[];
extern Gfx MIZUsin_room_0DL_0010A8[];
extern Vtx MIZUsin_room_0Vtx_001220[];
extern Gfx MIZUsin_room_0DL_0014A0[];
extern Vtx MIZUsin_room_0Vtx_0015E0[];
extern Gfx MIZUsin_room_0DL_001750[];
extern Vtx MIZUsin_room_0Vtx_001870[];
extern Gfx MIZUsin_room_0DL_001A10[];
extern Vtx MIZUsin_room_0Vtx_001B30[];
extern Gfx MIZUsin_room_0DL_001D70[];
extern Vtx MIZUsin_room_0Vtx_001E98[];
extern Gfx MIZUsin_room_0DL_0027C8[];
extern Vtx MIZUsin_room_0Vtx_002BE0[];
extern Gfx MIZUsin_room_0DL_002F60[];
extern Vtx MIZUsin_room_0Vtx_0030C0[];
extern Gfx MIZUsin_room_0DL_003320[];
extern Vtx MIZUsin_room_0Vtx_003450[];
extern Gfx MIZUsin_room_0DL_003880[];
extern Vtx MIZUsin_room_0Vtx_0039F8[];
extern Gfx MIZUsin_room_0DL_003E38[];
extern Vtx MIZUsin_room_0Vtx_004050[];
extern Gfx MIZUsin_room_0DL_0041C0[];
extern Vtx MIZUsin_room_0Vtx_0042E8[];
extern Gfx MIZUsin_room_0DL_004778[];
extern Vtx MIZUsin_room_0Vtx_004910[];
extern Gfx MIZUsin_room_0DL_004D90[];
extern Vtx MIZUsin_room_0Vtx_004F08[];
extern Gfx MIZUsin_room_0DL_0051B8[];
extern Vtx MIZUsin_room_0Vtx_005308[];
extern Gfx MIZUsin_room_0DL_005428[];
extern Vtx MIZUsin_room_0Vtx_005540[];
extern Gfx MIZUsin_room_0DL_005870[];
extern Vtx MIZUsin_room_0Vtx_0059C8[];
extern Gfx MIZUsin_room_0DL_005B48[];
extern Vtx MIZUsin_room_0Vtx_005C58[];
extern Gfx MIZUsin_room_0DL_005F78[];
extern Vtx MIZUsin_room_0Vtx_0060D0[];
extern Gfx MIZUsin_room_0DL_0062E0[];
extern Vtx MIZUsin_room_0Vtx_006438[];
extern Gfx MIZUsin_room_0DL_006508[];
extern Vtx MIZUsin_room_0Vtx_006608[];
extern Gfx MIZUsin_room_0DL_0067C8[];
extern Vtx MIZUsin_room_0Vtx_0068E0[];
extern Gfx MIZUsin_room_0DL_006C60[];
extern Vtx MIZUsin_room_0Vtx_006DD0[];
extern Gfx MIZUsin_room_0DL_007050[];
extern Vtx MIZUsin_room_0Vtx_0071B0[];
extern Gfx MIZUsin_room_0DL_007370[];
extern Vtx MIZUsin_room_0Vtx_007480[];
extern Gfx MIZUsin_room_0DL_007620[];
extern Vtx MIZUsin_room_0Vtx_007720[];
extern Gfx MIZUsin_room_0DL_007AC0[];
extern Vtx MIZUsin_room_0Vtx_007C58[];
extern Gfx MIZUsin_room_0DL_007D78[];
extern Vtx MIZUsin_room_0Vtx_007E88[];
extern Gfx MIZUsin_room_0DL_008B98[];
extern Vtx MIZUsin_room_0Vtx_008E50[];
extern Gfx MIZUsin_room_0DL_009560[];
extern Vtx MIZUsin_room_0Vtx_009760[];
extern Gfx MIZUsin_room_0DL_009D60[];
extern Vtx MIZUsin_room_0Vtx_009F10[];
extern Gfx MIZUsin_room_0DL_00A550[];
extern Vtx MIZUsin_room_0Vtx_00A708[];
extern Gfx MIZUsin_room_0DL_00ABB8[];
extern Vtx MIZUsin_room_0Vtx_00AD48[];
extern Gfx MIZUsin_room_0DL_00B018[];
extern Vtx MIZUsin_room_0Vtx_00B188[];
extern Gfx MIZUsin_room_0DL_00B328[];
extern Vtx MIZUsin_room_0Vtx_00B440[];
extern Gfx MIZUsin_room_0DL_00B730[];
extern Vtx MIZUsin_room_0Vtx_00B8A8[];
extern Gfx MIZUsin_room_0DL_00BCC8[];
extern Vtx MIZUsin_room_0Vtx_00BE50[];
extern Gfx MIZUsin_room_0DL_00C180[];
extern Vtx MIZUsin_room_0Vtx_00C2D8[];
extern Gfx MIZUsin_room_0DL_00C5D8[];
extern Vtx MIZUsin_room_0Vtx_00C720[];
extern Gfx MIZUsin_room_0DL_00C840[];
extern Vtx MIZUsin_room_0Vtx_00C960[];
extern Gfx MIZUsin_room_0DL_00CB60[];
extern u64 MIZUsin_room_0Tex_00CDF8[];
extern u64 MIZUsin_room_0Tex_00D5F8[];
extern u64 MIZUsin_room_0Tex_00DDF8[];
extern u64 MIZUsin_room_0Tex_00E5F8[];
extern u64 MIZUsin_room_0Tex_00EDF8[];
extern u64 MIZUsin_room_0Tex_00F5F8[];
extern u64 MIZUsin_room_0Tex_00FDF8[];
extern u64 MIZUsin_room_0Tex_0105F8[];
extern u64 MIZUsin_room_0Tex_010DF8[];
extern u64 MIZUsin_room_0Tex_0115F8[];
extern u64 MIZUsin_room_0Tex_011DF8[];
extern u64 MIZUsin_room_0Tex_0125F8[];
extern u64 MIZUsin_room_0Tex_012DF8[];
extern u64 MIZUsin_room_0Tex_0135F8[];
extern u64 MIZUsin_room_0Tex_013DF8[];
extern u64 MIZUsin_room_0Tex_0145F8[];
extern Vtx MIZUsin_room_0Vtx_014E00[];
extern Gfx MIZUsin_room_0DL_014EC0[];
extern Vtx MIZUsin_room_0Vtx_014FB8[];
extern Gfx MIZUsin_room_0DL_015078[];
extern Vtx MIZUsin_room_0Vtx_015170[];
extern Gfx MIZUsin_room_0DL_015330[];
extern u64 MIZUsin_room_0Tex_015428[];

#endif
