Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 22 17:08:49 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.292        0.000                      0                  732        0.037        0.000                      0                  732        3.750        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.324        0.000                      0                  729        0.037        0.000                      0                  729        3.750        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.292        0.000                      0                    3        1.158        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.222%)  route 1.824ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.880    11.515    sisB/deb/write
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.124    11.639 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          0.944    12.583    sisB/mam/E[0]
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.516    14.888    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[1]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.906    sisB/mam/count_read_reg[1]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.222%)  route 1.824ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.880    11.515    sisB/deb/write
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.124    11.639 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          0.944    12.583    sisB/mam/E[0]
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.516    14.888    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[2]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.906    sisB/mam/count_read_reg[2]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.222%)  route 1.824ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.880    11.515    sisB/deb/write
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.124    11.639 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          0.944    12.583    sisB/mam/E[0]
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.516    14.888    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[3]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.906    sisB/mam/count_read_reg[3]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.407ns  (logic 0.583ns (24.222%)  route 1.824ns (75.778%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.880    11.515    sisB/deb/write
    SLICE_X2Y20          LUT2 (Prop_lut2_I1_O)        0.124    11.639 r  sisB/deb/count_read[31]_i_2/O
                         net (fo=40, routed)          0.944    12.583    sisB/mam/E[0]
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.516    14.888    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  sisB/mam/count_read_reg[4]/C
                         clock pessimism              0.259    15.147    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.906    sisB/mam/count_read_reg[4]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -12.583    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.583ns (26.835%)  route 1.590ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.719    12.348    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[21]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.677    sisB/mam/count_read_reg[21]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.583ns (26.835%)  route 1.590ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.719    12.348    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[22]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.677    sisB/mam/count_read_reg[22]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.583ns (26.835%)  route 1.590ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.719    12.348    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[23]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.677    sisB/mam/count_read_reg[23]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.173ns  (logic 0.583ns (26.835%)  route 1.590ns (73.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 14.883 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.719    12.348    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.511    14.883    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sisB/mam/count_read_reg[24]/C
                         clock pessimism              0.259    15.142    
                         clock uncertainty           -0.035    15.106    
    SLICE_X3Y20          FDRE (Setup_fdre_C_R)       -0.429    14.677    sisB/mam/count_read_reg[24]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                         -12.348    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.148ns  (logic 0.583ns (27.142%)  route 1.565ns (72.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.695    12.324    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  sisB/mam/count_read_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.508    14.880    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  sisB/mam/count_read_reg[29]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.674    sisB/mam/count_read_reg[29]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 sisB/control_unit/temp_write_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/count_read_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.148ns  (logic 0.583ns (27.142%)  route 1.565ns (72.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 10.176 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.624    10.176    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X4Y20          FDRE                                         r  sisB/control_unit/temp_write_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.459    10.635 f  sisB/control_unit/temp_write_reg/Q
                         net (fo=20, routed)          0.870    11.505    sisB/mam/write
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  sisB/mam/count_read[31]_i_1/O
                         net (fo=32, routed)          0.695    12.324    sisB/mam/count_read[31]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  sisB/mam/count_read_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.508    14.880    sisB/mam/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  sisB/mam/count_read_reg[30]/C
                         clock pessimism              0.259    15.139    
                         clock uncertainty           -0.035    15.103    
    SLICE_X3Y22          FDRE (Setup_fdre_C_R)       -0.429    14.674    sisB/mam/count_read_reg[30]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.497    sisB/uartB/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  sisB/uartB/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sisB/uartB/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    sisB/mam/mem_reg_0_1_0_5/DIA0
    SLICE_X2Y24          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     2.010    sisB/mam/mem_reg_0_1_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMA/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.657    sisB/mam/mem_reg_0_1_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sisB/uartB/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.584     1.497    sisB/uartB/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  sisB/uartB/rdReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.128     1.625 r  sisB/uartB/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.059     1.685    sisB/mam/mem_reg_0_1_0_5/DIC0
    SLICE_X2Y24          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.852     2.010    sisB/mam/mem_reg_0_1_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  sisB/mam/mem_reg_0_1_0_5/RAMC/CLK
                         clock pessimism             -0.500     1.510    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.600    sisB/mam/mem_reg_0_1_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMA_D1/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMC/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMD32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMC_D1/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMS32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMS32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMD/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sisB/counter/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/mam/mem_reg_0_1_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.585     1.498    sisB/counter/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  sisB/counter/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  sisB/counter/tmp_reg[1]/Q
                         net (fo=17, routed)          0.271     1.934    sisB/mam/mem_reg_0_1_6_7/ADDRD0
    SLICE_X2Y22          RAMS32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.855     2.013    sisB/mam/mem_reg_0_1_6_7/WCLK
    SLICE_X2Y22          RAMS32                                       r  sisB/mam/mem_reg_0_1_6_7/RAMD_D1/CLK
                         clock pessimism             -0.500     1.513    
    SLICE_X2Y22          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.823    sisB/mam/mem_reg_0_1_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12     debouncer1/button_state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/deb.count2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y3      debouncer1/deb.count2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/deb.count2_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/deb.count2_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/deb.count2_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y4      debouncer1/deb.count2_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y5      debouncer1/deb.count2_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y5      debouncer1/deb.count2_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22     sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22     sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24     sisB/mam/mem_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22     sisB/mam/mem_reg_0_1_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y22     sisB/mam/mem_reg_0_1_6_7/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/FE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.043ns  (logic 0.611ns (29.909%)  route 1.432ns (70.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 10.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.623    10.175    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.459    10.634 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.802    11.436    sisB/control_unit/RD
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.152    11.588 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.630    12.218    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.508    14.880    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/FE_reg/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.607    14.509    sisB/uartB/FE_reg
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/PE_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.043ns  (logic 0.611ns (29.909%)  route 1.432ns (70.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 10.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.623    10.175    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.459    10.634 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.802    11.436    sisB/control_unit/RD
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.152    11.588 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.630    12.218    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.508    14.880    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/PE_reg/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.607    14.509    sisB/uartB/PE_reg
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 sisB/control_unit/RD_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.043ns  (logic 0.611ns (29.909%)  route 1.432ns (70.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 14.880 - 10.000 ) 
    Source Clock Delay      (SCD):    5.175ns = ( 10.175 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.551 f  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.623    10.175    sisB/control_unit/clk_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  sisB/control_unit/RD_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.459    10.634 f  sisB/control_unit/RD_reg/Q
                         net (fo=3, routed)           0.802    11.436    sisB/control_unit/RD
    SLICE_X4Y21          LUT2 (Prop_lut2_I0_O)        0.152    11.588 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.630    12.218    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.508    14.880    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism              0.272    15.152    
                         clock uncertainty           -0.035    15.116    
    SLICE_X4Y21          FDCE (Recov_fdce_C_CLR)     -0.607    14.509    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -12.218    
  -------------------------------------------------------------------
                         slack                                  2.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/FE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.183ns (18.090%)  route 0.829ns (81.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.504    debouncer1/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.590     2.235    sisB/control_unit/reset_cleared
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.042     2.277 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.239     2.516    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/FE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     2.012    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/FE_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.154     1.358    sisB/uartB/FE_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/PE_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.183ns (18.090%)  route 0.829ns (81.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.504    debouncer1/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.590     2.235    sisB/control_unit/reset_cleared
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.042     2.277 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.239     2.516    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/PE_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     2.012    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/PE_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.154     1.358    sisB/uartB/PE_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (arrival time - required time)
  Source:                 debouncer1/cleared_button_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.012ns  (logic 0.183ns (18.090%)  route 0.829ns (81.910%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.591     1.504    debouncer1/clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  debouncer1/cleared_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     1.645 f  debouncer1/cleared_button_reg/Q
                         net (fo=19, routed)          0.590     2.235    sisB/control_unit/reset_cleared
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.042     2.277 f  sisB/control_unit/RDA_i_2/O
                         net (fo=3, routed)           0.239     2.516    sisB/uartB/FE0
    SLICE_X4Y21          FDCE                                         f  sisB/uartB/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.854     2.012    sisB/uartB/clk_IBUF_BUFG
    SLICE_X4Y21          FDCE                                         r  sisB/uartB/RDA_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X4Y21          FDCE (Remov_fdce_C_CLR)     -0.154     1.358    sisB/uartB/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  1.158    





