<profile>

<section name = "Vivado HLS Report for 'AXIvideo2Mat'" level="0">
<item name = "Date">Sat Feb 29 19:03:46 2020
</item>
<item name = "Version">2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)</item>
<item name = "Project">sobel</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.50, 7.268, 1.69</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 309603, 3, 309603, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_wait_for_start">0, 0, 1, 1, 1, 0, yes</column>
<column name="- loop_height">0, 309600, 5 ~ 645, -, -, 0 ~ 480, no</column>
<column name=" + loop_width">0, 640, 2, 1, 1, 0 ~ 640, yes</column>
<column name=" + loop_wait_for_eol">0, 0, 1, 1, 1, 0, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 172</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 398</column>
<column name="Register">-, -, 391, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_338_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_349_p2">+, 0, 0, 39, 32, 1</column>
<column name="AXI_video_strm_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_last_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_last_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_user_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_user_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp1_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_598">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_678">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op67_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="AXI_video_strm_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="AXI_video_strm_V_last_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="AXI_video_strm_V_user_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond5_i_fu_333_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_fu_344_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp1_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_fu_358_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="AXI_video_strm_V_data_V_0_data_out">9, 2, 24, 48</column>
<column name="AXI_video_strm_V_data_V_0_state">15, 3, 2, 6</column>
<column name="AXI_video_strm_V_dest_V_0_state">15, 3, 2, 6</column>
<column name="AXI_video_strm_V_last_V_0_data_out">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_last_V_0_state">15, 3, 2, 6</column>
<column name="AXI_video_strm_V_user_V_0_data_out">9, 2, 1, 2</column>
<column name="AXI_video_strm_V_user_V_0_state">15, 3, 2, 6</column>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_axi_data_V_1_i_phi_fu_216_p4">9, 2, 24, 48</column>
<column name="ap_phi_mux_eol_i_phi_fu_239_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_eol_phi_fu_205_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_p_Val2_s_phi_fu_264_p4">15, 3, 24, 72</column>
<column name="axi_data_V1_i_reg_181">9, 2, 24, 48</column>
<column name="axi_data_V_1_i_reg_213">9, 2, 24, 48</column>
<column name="axi_data_V_3_i_reg_284">9, 2, 24, 48</column>
<column name="axi_last_V1_i_reg_171">9, 2, 1, 2</column>
<column name="axi_last_V_2_i_reg_247">15, 3, 1, 3</column>
<column name="axi_last_V_3_i_reg_272">9, 2, 1, 2</column>
<column name="eol_2_i_reg_296">9, 2, 1, 2</column>
<column name="eol_i_reg_235">9, 2, 1, 2</column>
<column name="eol_reg_202">9, 2, 1, 2</column>
<column name="img_cols_V_blk_n">9, 2, 1, 2</column>
<column name="img_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_0_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_1_V_blk_n">9, 2, 1, 2</column>
<column name="img_data_stream_2_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_blk_n">9, 2, 1, 2</column>
<column name="img_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="p_Val2_s_reg_260">15, 3, 24, 72</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stream_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="t_V_3_reg_224">9, 2, 32, 64</column>
<column name="t_V_reg_191">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="AXI_video_strm_V_data_V_0_payload_A">24, 0, 24, 0</column>
<column name="AXI_video_strm_V_data_V_0_payload_B">24, 0, 24, 0</column>
<column name="AXI_video_strm_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_data_V_0_state">2, 0, 2, 0</column>
<column name="AXI_video_strm_V_dest_V_0_state">2, 0, 2, 0</column>
<column name="AXI_video_strm_V_last_V_0_payload_A">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_last_V_0_payload_B">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_last_V_0_sel_rd">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_last_V_0_sel_wr">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_last_V_0_state">2, 0, 2, 0</column>
<column name="AXI_video_strm_V_user_V_0_payload_A">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_user_V_0_payload_B">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_user_V_0_sel_rd">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_user_V_0_sel_wr">1, 0, 1, 0</column>
<column name="AXI_video_strm_V_user_V_0_state">2, 0, 2, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="axi_data_V1_i_reg_181">24, 0, 24, 0</column>
<column name="axi_data_V_1_i_reg_213">24, 0, 24, 0</column>
<column name="axi_data_V_3_i_reg_284">24, 0, 24, 0</column>
<column name="axi_last_V1_i_reg_171">1, 0, 1, 0</column>
<column name="axi_last_V_2_i_reg_247">1, 0, 1, 0</column>
<column name="axi_last_V_3_i_reg_272">1, 0, 1, 0</column>
<column name="cols_V_reg_398">32, 0, 32, 0</column>
<column name="eol_2_i_reg_296">1, 0, 1, 0</column>
<column name="eol_i_reg_235">1, 0, 1, 0</column>
<column name="eol_reg_202">1, 0, 1, 0</column>
<column name="exitcond_i_reg_432">1, 0, 1, 0</column>
<column name="i_V_reg_427">32, 0, 32, 0</column>
<column name="p_Val2_s_reg_260">24, 0, 24, 0</column>
<column name="rows_V_reg_393">32, 0, 32, 0</column>
<column name="sof_1_i_fu_100">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_3_reg_224">32, 0, 32, 0</column>
<column name="t_V_reg_191">32, 0, 32, 0</column>
<column name="tmp_28_reg_450">8, 0, 8, 0</column>
<column name="tmp_29_reg_455">8, 0, 8, 0</column>
<column name="tmp_data_V_reg_403">24, 0, 24, 0</column>
<column name="tmp_last_V_reg_411">1, 0, 1, 0</column>
<column name="tmp_reg_445">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, AXIvideo2Mat, return value</column>
<column name="stream_in_TDATA">in, 24, axis, AXI_video_strm_V_data_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_in_TDEST">in, 1, axis, AXI_video_strm_V_dest_V, pointer</column>
<column name="stream_in_TKEEP">in, 3, axis, AXI_video_strm_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 3, axis, AXI_video_strm_V_strb_V, pointer</column>
<column name="stream_in_TUSER">in, 1, axis, AXI_video_strm_V_user_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, AXI_video_strm_V_last_V, pointer</column>
<column name="stream_in_TID">in, 1, axis, AXI_video_strm_V_id_V, pointer</column>
<column name="img_rows_V_dout">in, 10, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_empty_n">in, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_rows_V_read">out, 1, ap_fifo, img_rows_V, pointer</column>
<column name="img_cols_V_dout">in, 11, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_empty_n">in, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_cols_V_read">out, 1, ap_fifo, img_cols_V, pointer</column>
<column name="img_data_stream_0_V_din">out, 8, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_full_n">in, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_0_V_write">out, 1, ap_fifo, img_data_stream_0_V, pointer</column>
<column name="img_data_stream_1_V_din">out, 8, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_full_n">in, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_1_V_write">out, 1, ap_fifo, img_data_stream_1_V, pointer</column>
<column name="img_data_stream_2_V_din">out, 8, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_full_n">in, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_data_stream_2_V_write">out, 1, ap_fifo, img_data_stream_2_V, pointer</column>
<column name="img_rows_V_out_din">out, 10, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_full_n">in, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_rows_V_out_write">out, 1, ap_fifo, img_rows_V_out, pointer</column>
<column name="img_cols_V_out_din">out, 11, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_full_n">in, 1, ap_fifo, img_cols_V_out, pointer</column>
<column name="img_cols_V_out_write">out, 1, ap_fifo, img_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
