vhdl work "Special_Counter.vhd"
verilog work "TEST.vf"
vhdl work "TEST_Scheme.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
