Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Aug 25 10:44:25 2021
| Host         : DESKTOP-C3F5G4E running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xcku040ffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 20748 |     0 |    242400 |  8.56 |
|   LUT as Logic             | 18528 |     0 |    242400 |  7.64 |
|   LUT as Memory            |  2220 |     0 |    112800 |  1.97 |
|     LUT as Distributed RAM |   848 |     0 |           |       |
|     LUT as Shift Register  |  1372 |     0 |           |       |
| CLB Registers              | 26298 |     2 |    484800 |  5.42 |
|   Register as Flip Flop    | 26297 |     2 |    484800 |  5.42 |
|   Register as Latch        |     0 |     0 |    484800 |  0.00 |
|   Register as AND/OR       |     1 |     0 |    484800 | <0.01 |
| CARRY8                     |   193 |     0 |     30300 |  0.64 |
| F7 Muxes                   |   465 |     0 |    121200 |  0.38 |
| F8 Muxes                   |    26 |     0 |     60600 |  0.04 |
| F9 Muxes                   |     0 |     0 |     30300 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 1     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 44    |          Yes |           - |          Set |
| 606   |          Yes |           - |        Reset |
| 562   |          Yes |         Set |            - |
| 25085 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  4202 |     0 |     30300 | 13.87 |
|   CLBL                                    |  2090 |     0 |           |       |
|   CLBM                                    |  2112 |     0 |           |       |
| LUT as Logic                              | 18528 |     0 |    242400 |  7.64 |
|   using O5 output only                    |   341 |       |           |       |
|   using O6 output only                    | 13858 |       |           |       |
|   using O5 and O6                         |  4329 |       |           |       |
| LUT as Memory                             |  2220 |     0 |    112800 |  1.97 |
|   LUT as Distributed RAM                  |   848 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   848 |       |           |       |
|   LUT as Shift Register                   |  1372 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   698 |       |           |       |
|     using O5 and O6                       |   674 |       |           |       |
| LUT Flip Flop Pairs                       | 10856 |     0 |    242400 |  4.48 |
|   fully used LUT-FF pairs                 |  2493 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  8061 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  6383 |       |           |       |
| Unique Control Sets                       |   996 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   82 |     0 |       600 | 13.67 |
|   RAMB36/FIFO*    |   81 |     0 |       600 | 13.50 |
|     RAMB36E2 only |   81 |       |           |       |
|   RAMB18          |    2 |     0 |      1200 |  0.17 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      1920 |  0.16 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |  118 |   118 |       520 | 22.69 |
| HPIOB            |  117 |   117 |       416 | 28.13 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   27 |       |           |       |
|   BIDIR          |   88 |       |           |       |
| HRIO             |    1 |     1 |       104 |  0.96 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    9 |     9 |       192 |  4.69 |
|   DIFFINBUF      |    9 |     9 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HRIODIFFINBUF    |    0 |     0 |        48 |  0.00 |
| HRIODIFFOUTBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |   22 |     0 |        80 | 27.50 |
| BITSLICE_RX_TX   |  105 |   105 |       520 | 20.19 |
|   RXTX_BITSLICE  |  105 |   105 |           |       |
| BITSLICE_TX      |   22 |     0 |        80 | 27.50 |
| RIU_OR           |   11 |     0 |        40 | 27.50 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |       480 |  1.04 |
|   BUFGCE             |    5 |     0 |       240 |  2.08 |
|   BUFGCE_DIV         |    0 |     0 |        40 |  0.00 |
|   BUFG_GT            |    0 |     0 |       120 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        80 |  0.00 |
| PLLE3_ADV            |    3 |     0 |        20 | 15.00 |
| MMCME3_ADV           |    1 |     1 |        10 | 10.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |        20 |  0.00 |
| GTHE3_COMMON    |    0 |     0 |         5 |  0.00 |
| IBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3     |    0 |     0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE3 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 25085 |            Register |
| LUT6             |  6700 |                 CLB |
| LUT3             |  6180 |                 CLB |
| LUT5             |  4052 |                 CLB |
| LUT4             |  3079 |                 CLB |
| LUT2             |  2276 |                 CLB |
| RAMD32           |  1280 |                 CLB |
| SRLC32E          |  1055 |                 CLB |
| SRL16E           |   987 |                 CLB |
| FDCE             |   606 |            Register |
| LUT1             |   570 |                 CLB |
| FDSE             |   562 |            Register |
| MUXF7            |   465 |                 CLB |
| RAMS32           |   416 |                 CLB |
| CARRY8           |   193 |                 CLB |
| RXTX_BITSLICE    |   105 |                 I/O |
| IBUFCTRL         |    82 |              Others |
| RAMB36E2         |    81 |           Block Ram |
| INBUF            |    73 |                 I/O |
| OBUFT_DCIEN      |    72 |                 I/O |
| FDPE             |    44 |            Register |
| OBUF             |    27 |                 I/O |
| MUXF8            |    26 |                 CLB |
| TX_BITSLICE_TRI  |    22 |                 I/O |
| BITSLICE_CONTROL |    22 |                 I/O |
| OBUFT            |    16 |                 I/O |
| RIU_OR           |    11 |                 I/O |
| INV              |     9 |                 CLB |
| DIFFINBUF        |     9 |                 I/O |
| HPIO_VREF        |     8 |                 I/O |
| BUFGCE           |     5 |               Clock |
| SRLC16E          |     4 |                 CLB |
| PLLE3_ADV        |     3 |               Clock |
| DSP48E2          |     3 |          Arithmetic |
| RAMB18E2         |     2 |           Block Ram |
| MMCME3_ADV       |     1 |               Clock |
| BSCANE2          |     1 |       Configuration |
| AND2B1L          |     1 |              Others |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------+------+
|  Ref Name  | Used |
+------------+------+
| ila_1      |    1 |
| ila_0      |    1 |
| ddr4_0_phy |    1 |
| ddr4_0     |    1 |
| dbg_hub_CV |    1 |
+------------+------+


