#4 DDR Constraints File for RISC-V Memory Dumper with Clock Wizard

# Input Clock signal (100MHz) - renamed to match top module
set_property PACKAGE_PIN E3 [get_ports clk_100mhz_i]
set_property IOSTANDARD LVCMOS33 [get_ports clk_100mhz_i]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk_100mhz_i]

# Reset button (BTNC - Center button)
set_property PACKAGE_PIN N17 [get_ports rst_i]
set_property IOSTANDARD LVCMOS33 [get_ports rst_i]

# Interrupt input (tied to a switch for testing)
set_property PACKAGE_PIN T8 [get_ports intr_i]
set_property IOSTANDARD LVCMOS33 [get_ports intr_i]

# UART TX pin (USB-UART interface)
set_property PACKAGE_PIN D4 [get_ports tx_o]
set_property IOSTANDARD LVCMOS33 [get_ports tx_o]

# Configuration options
set_property CONFIG_VOLTAGE 3.3 [current_design]
set_property CFGBVS VCCO [current_design]

# Timing constraints
set_false_path -from [get_ports rst_i]
set_false_path -from [get_ports intr_i]


# LEDs
set_property PACKAGE_PIN H17 [get_ports {led_o[0]}]
set_property PACKAGE_PIN K15 [get_ports {led_o[1]}]
set_property PACKAGE_PIN J13 [get_ports {led_o[2]}]
set_property PACKAGE_PIN N14 [get_ports {led_o[3]}]
set_property PACKAGE_PIN R18 [get_ports {led_o[4]}]
set_property PACKAGE_PIN V17 [get_ports {led_o[5]}]
set_property PACKAGE_PIN U17 [get_ports {led_o[6]}]
set_property PACKAGE_PIN U16 [get_ports {led_o[7]}]
set_property PACKAGE_PIN V16 [get_ports {led_o[8]}]
set_property PACKAGE_PIN T15 [get_ports {led_o[9]}]
set_property PACKAGE_PIN U14 [get_ports {led_o[10]}]
set_property PACKAGE_PIN T16 [get_ports {led_o[11]}]
set_property PACKAGE_PIN V15 [get_ports {led_o[12]}]
set_property PACKAGE_PIN V14 [get_ports {led_o[13]}]
set_property PACKAGE_PIN V12 [get_ports {led_o[14]}]
set_property PACKAGE_PIN V11 [get_ports {led_o[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {led_o[*]}]

# Clock domain crossing constraints (if needed)
# The clock wizard will generate its own timing constraints
# These constraints handle the reset path from the external reset to internal logic
set_false_path -from [get_ports rst_i] -to [all_registers]

# Optional: If you want to be more specific about timing on the generated clock
# (The clock wizard will create these automatically, but you can override if needed)
# create_clock -add -name clk_50mhz -period 20.00 -waveform {0 10} [get_pins clock_wizard_inst/clk_out1]