{
    "fpgas": {
      "fpga-0001:acl0": "pipeline_double_rail",
      "fpga-0001:acl1": "pipeline_double_rail",
      "fpga-0002:acl0": "pipeline_double_rail",
      "fpga-0002:acl1": "pipeline_double_rail",
      "fpga-0003:acl0": "pipeline_double_rail",
      "fpga-0003:acl1": "pipeline_double_rail",
      "fpga-0004:acl0": "pipeline_double_rail",
      "fpga-0004:acl1": "pipeline_double_rail"
    },
    "connections": {
      "fpga-0001:acl0:ch1": "fpga-0001:acl1:ch0",
      "fpga-0001:acl0:ch3": "fpga-0001:acl1:ch2",
      "fpga-0001:acl1:ch1": "fpga-0002:acl0:ch0",
      "fpga-0001:acl1:ch3": "fpga-0002:acl0:ch2",
      "fpga-0002:acl0:ch1": "fpga-0002:acl1:ch0",
      "fpga-0002:acl0:ch3": "fpga-0002:acl1:ch2",
      "fpga-0002:acl1:ch1": "fpga-0003:acl0:ch0",
      "fpga-0002:acl1:ch3": "fpga-0003:acl0:ch2",
      "fpga-0003:acl0:ch1": "fpga-0003:acl1:ch0",
      "fpga-0003:acl0:ch3": "fpga-0003:acl1:ch2",
      "fpga-0003:acl1:ch1": "fpga-0004:acl0:ch0",
      "fpga-0003:acl1:ch3": "fpga-0004:acl0:ch2",
      "fpga-0004:acl0:ch1": "fpga-0004:acl1:ch0",
      "fpga-0004:acl0:ch3": "fpga-0004:acl1:ch2",
      "fpga-0004:acl1:ch1": "fpga-0001:acl0:ch0",
      "fpga-0004:acl1:ch3": "fpga-0001:acl0:ch2"
    }
  }
