$date
	Thu Oct  5 04:05:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_latch_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
1"
1!
$end
#5
0#
x"
#10
0!
1#
0"
#15
0#
x"
#20
