# do Aula2divertida_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim LE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying /opt/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/15.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/alunos/Desktop/8213A/AULA2/Aula2divertida.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 09:52:02 on Mar 28,2017
# vcom -reportprogress 300 -93 -work work /home/alunos/Desktop/8213A/AULA2/Aula2divertida.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Aula2divertida
# -- Compiling architecture circuito_logico of Aula2divertida
# End time: 09:52:03 on Mar 28,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
