<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1_map.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 17:46:43 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  121.168MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>Unconstrained: CLOCK_DOMAIN</A></LI>            0 unconstrained paths found

<LI><A href='#map_twr_pref_0_2' Target='right'>Unconstrained: INPUT_SETUP</A></LI>            360 unconstrained paths found

<LI><A href='#map_twr_pref_0_3' Target='right'>Unconstrained: CLOCK_TO_OUT</A></LI>            13 unconstrained paths found

<LI><A href='#map_twr_pref_0_4' Target='right'>Unconstrained: MAXDELAY</A></LI>            0 unconstrained paths found

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 11.747ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               8.153ns  (44.2% logic, 55.8% route), 14 logic levels.

 Constraint Details:

      8.153ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
      0.100ns ONEG0_SET requirement (totaling 19.900ns) by 11.747ns

opPWMModulated_MGIOL attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_322.CLK to */SLICE_322.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_322.Q0 to *1/SLICE_35.A0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550 *1/SLICE_35.A0 to */SLICE_35.FCO QAM1/SLICE_35
ROUTE         1   e 0.001 */SLICE_35.FCO to */SLICE_34.FCI QAM1/un24_opModulated_cry_2
FCITOF0_DE  ---     0.240 */SLICE_34.FCI to *1/SLICE_34.F0 QAM1/SLICE_34
ROUTE         1   e 0.908 *1/SLICE_34.F0 to */SLICE_465.C1 QAM1/un24_opModulated[3]
CTOOFX_DEL  ---     0.399 */SLICE_465.C1 to *LICE_465.OFX0 QAM1/un1_ipI_2_i_m2[3]/SLICE_465
ROUTE         1   e 0.908 *LICE_465.OFX0 to *1/SLICE_55.B0 QAM1/N_187f
C0TOFCO_DE  ---     0.550 *1/SLICE_55.B0 to */SLICE_55.FCO QAM1/SLICE_55
ROUTE         1   e 0.001 */SLICE_55.FCO to */SLICE_54.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067 */SLICE_54.FCI to */SLICE_54.FCO QAM1/SLICE_54
ROUTE         1   e 0.001 */SLICE_54.FCO to */SLICE_53.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067 */SLICE_53.FCI to */SLICE_53.FCO QAM1/SLICE_53
ROUTE         1   e 0.001 */SLICE_53.FCO to */SLICE_52.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067 */SLICE_52.FCI to */SLICE_52.FCO QAM1/SLICE_52
ROUTE         1   e 0.001 */SLICE_52.FCO to */SLICE_51.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067 */SLICE_51.FCI to */SLICE_51.FCO QAM1/SLICE_51
ROUTE         1   e 0.001 */SLICE_51.FCO to */SLICE_50.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240 */SLICE_50.FCI to *1/SLICE_50.F0 QAM1/SLICE_50
ROUTE         1   e 0.908 *1/SLICE_50.F0 to *ed/SLICE_4.A0 Modulated[13]
C0TOFCO_DE  ---     0.550 *ed/SLICE_4.A0 to *d/SLICE_4.FCO PWMModulated/SLICE_4
ROUTE         1   e 0.001 *d/SLICE_4.FCO to *d/SLICE_3.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067 *d/SLICE_3.FCI to *d/SLICE_3.FCO PWMModulated/SLICE_3
ROUTE         1   e 0.001 *d/SLICE_3.FCO to *d/SLICE_2.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067 *d/SLICE_2.FCI to *d/SLICE_2.FCO PWMModulated/SLICE_2
ROUTE         1   e 0.001 *d/SLICE_2.FCO to *d/SLICE_1.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310 *d/SLICE_1.FCI to *ed/SLICE_1.F1 PWMModulated/SLICE_1
ROUTE         1   e 0.908 *ed/SLICE_1.F1 to *d_MGIOL.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    8.153   (44.2% logic, 55.8% route), 14 logic levels.

Report:  121.168MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: Unconstrained: INPUT_SETUP
            360 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    5.584ns delay ipReset to Packetiser/SLICE_386 (5.159ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1557.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1557.D1 to *SLICE_1557.F1 Packetiser/SLICE_1557
ROUTE         2   e 0.908 *SLICE_1557.F1 to *SLICE_1535.A0 Packetiser/N_375
CTOF_DEL    ---     0.238 *SLICE_1535.A0 to *SLICE_1535.F0 Packetiser/SLICE_1535
ROUTE         1   e 0.908 *SLICE_1535.F0 to *SLICE_1621.A0 Packetiser/opTxReady_2_sqmuxa_i_0
CTOF_DEL    ---     0.238 *SLICE_1621.A0 to *SLICE_1621.F0 Packetiser/SLICE_1621
ROUTE         1   e 0.908 *SLICE_1621.F0 to *SLICE_386.LSR Packetiser/fb_0 (to ipClk_c)
                  --------
                    5.159   (29.6% logic, 70.4% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_292 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B1 to *SLICE_1568.F1 Packetiser/SLICE_1568
ROUTE         6   e 0.908 *SLICE_1568.F1 to *SLICE_1583.A1 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1583.A1 to *SLICE_1583.F1 Packetiser/SLICE_1583
ROUTE         1   e 0.908 *SLICE_1583.F1 to */SLICE_292.C0 Packetiser/UART_TxData_13_0_iv_0_1[6]
CTOF_DEL    ---     0.238 */SLICE_292.C0 to */SLICE_292.F0 Packetiser/SLICE_292
ROUTE         1   e 0.001 */SLICE_292.F0 to *SLICE_292.DI0 Packetiser/UART_TxData_13[6] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_291 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1567.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1567.B1 to *SLICE_1567.F1 Packetiser/SLICE_1567
ROUTE         8   e 0.908 *SLICE_1567.F1 to *SLICE_1568.B0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1568.B0 to *SLICE_1568.F0 Packetiser/SLICE_1568
ROUTE         1   e 0.908 *SLICE_1568.F0 to */SLICE_291.C1 Packetiser/UART_TxData_13_0_iv_0[5]
CTOF_DEL    ---     0.238 */SLICE_291.C1 to */SLICE_291.F1 Packetiser/SLICE_291
ROUTE         1   e 0.001 */SLICE_291.F1 to *SLICE_291.DI1 Packetiser/UART_TxData_13[5] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_289 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1567.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1567.B1 to *SLICE_1567.F1 Packetiser/SLICE_1567
ROUTE         8   e 0.908 *SLICE_1567.F1 to *SLICE_1583.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1583.A0 to *SLICE_1583.F0 Packetiser/SLICE_1583
ROUTE         1   e 0.908 *SLICE_1583.F0 to */SLICE_289.C0 Packetiser/UART_TxData_13_0_iv_1[0]
CTOF_DEL    ---     0.238 */SLICE_289.C0 to */SLICE_289.F0 Packetiser/SLICE_289
ROUTE         1   e 0.001 */SLICE_289.F0 to *SLICE_289.DI0 Packetiser/UART_TxData_13_0_iv_i[0] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_323 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1541.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1541.D1 to *SLICE_1541.F1 Streamer1/SLICE_1541
ROUTE         4   e 0.908 *SLICE_1541.F1 to *SLICE_1542.C0 Streamer1/opQAMBlock_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1542.C0 to *SLICE_1542.F0 Streamer1/SLICE_1542
ROUTE         1   e 0.908 *SLICE_1542.F0 to */SLICE_323.B1 Streamer1/opQAMBlock_8_iv_0[1]
CTOF_DEL    ---     0.238 */SLICE_323.B1 to */SLICE_323.F1 Streamer1/SLICE_323
ROUTE         1   e 0.001 */SLICE_323.F1 to *SLICE_323.DI1 Streamer1/opQAMBlock_8[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_289 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B1 to *SLICE_1568.F1 Packetiser/SLICE_1568
ROUTE         6   e 0.908 *SLICE_1568.F1 to *SLICE_1567.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1567.A0 to *SLICE_1567.F0 Packetiser/SLICE_1567
ROUTE         1   e 0.908 *SLICE_1567.F0 to */SLICE_289.C1 Packetiser/UART_TxData_13_0_iv_0[1]
CTOF_DEL    ---     0.238 */SLICE_289.C1 to */SLICE_289.F1 Packetiser/SLICE_289
ROUTE         1   e 0.001 */SLICE_289.F1 to *SLICE_289.DI1 Packetiser/UART_TxData_13[1] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_324 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1541.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1541.D1 to *SLICE_1541.F1 Streamer1/SLICE_1541
ROUTE         4   e 0.908 *SLICE_1541.F1 to *SLICE_1580.C1 Streamer1/opQAMBlock_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1580.C1 to *SLICE_1580.F1 Streamer1/SLICE_1580
ROUTE         1   e 0.908 *SLICE_1580.F1 to */SLICE_324.C0 Streamer1/opQAMBlock_8_iv_0_0[2]
CTOF_DEL    ---     0.238 */SLICE_324.C0 to */SLICE_324.F0 Streamer1/SLICE_324
ROUTE         1   e 0.001 */SLICE_324.F0 to *SLICE_324.DI0 Streamer1/opQAMBlock_8[2] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_290 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1567.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1567.B1 to *SLICE_1567.F1 Packetiser/SLICE_1567
ROUTE         8   e 0.908 *SLICE_1567.F1 to *SLICE_1569.A0 Packetiser/UART_TxData_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1569.A0 to *SLICE_1569.F0 Packetiser/SLICE_1569
ROUTE         1   e 0.908 *SLICE_1569.F0 to */SLICE_290.C0 Packetiser/UART_TxData_13_0_iv_1[2]
CTOF_DEL    ---     0.238 */SLICE_290.C0 to */SLICE_290.F0 Packetiser/SLICE_290
ROUTE         1   e 0.001 */SLICE_290.F0 to *SLICE_290.DI0 Packetiser/UART_TxData_13_0_iv_i[2] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_324 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_1540.B0 Streamer1/txClkCount_0_sqmuxa_i_0
CTOF_DEL    ---     0.238 *SLICE_1540.B0 to *SLICE_1540.F0 Streamer1/SLICE_1540
ROUTE         4   e 0.908 *SLICE_1540.F0 to */SLICE_324.A1 Streamer1/opQAMBlock_2_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_324.A1 to */SLICE_324.F1 Streamer1/SLICE_324
ROUTE         1   e 0.001 */SLICE_324.F1 to *SLICE_324.DI1 Streamer1/opQAMBlock_8[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Streamer1/SLICE_323 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1541.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1541.D1 to *SLICE_1541.F1 Streamer1/SLICE_1541
ROUTE         4   e 0.908 *SLICE_1541.F1 to *SLICE_1580.C0 Streamer1/opQAMBlock_3_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1580.C0 to *SLICE_1580.F0 Streamer1/SLICE_1580
ROUTE         1   e 0.908 *SLICE_1580.F0 to */SLICE_323.B0 Streamer1/opQAMBlock_8_iv_0[0]
CTOF_DEL    ---     0.238 */SLICE_323.B0 to */SLICE_323.F0 Streamer1/SLICE_323
ROUTE         1   e 0.001 */SLICE_323.F0 to *SLICE_323.DI0 Streamer1/opQAMBlock_8[0] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_292 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B1 to *SLICE_1568.F1 Packetiser/SLICE_1568
ROUTE         6   e 0.908 *SLICE_1568.F1 to *SLICE_1585.A1 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1585.A1 to *SLICE_1585.F1 Packetiser/SLICE_1585
ROUTE         1   e 0.908 *SLICE_1585.F1 to */SLICE_292.C1 Packetiser/UART_TxData_13_0_iv_0_0[7]
CTOF_DEL    ---     0.238 */SLICE_292.C1 to */SLICE_292.F1 Packetiser/SLICE_292
ROUTE         1   e 0.001 */SLICE_292.F1 to *SLICE_292.DI1 Packetiser/UART_TxData_13[7] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_290 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B1 to *SLICE_1568.F1 Packetiser/SLICE_1568
ROUTE         6   e 0.908 *SLICE_1568.F1 to *SLICE_1585.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1585.A0 to *SLICE_1585.F0 Packetiser/SLICE_1585
ROUTE         1   e 0.908 *SLICE_1585.F0 to */SLICE_290.C1 Packetiser/UART_TxData_13_0_iv_0[3]
CTOF_DEL    ---     0.238 */SLICE_290.C1 to */SLICE_290.F1 Packetiser/SLICE_290
ROUTE         1   e 0.001 */SLICE_290.F1 to *SLICE_290.DI1 Packetiser/UART_TxData_13[3] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.329ns delay ipReset to Packetiser/SLICE_291 (4.252ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1568.B1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1568.B1 to *SLICE_1568.F1 Packetiser/SLICE_1568
ROUTE         6   e 0.908 *SLICE_1568.F1 to *SLICE_1584.A0 Packetiser/UART_TxData_2_sqmuxa
CTOF_DEL    ---     0.238 *SLICE_1584.A0 to *SLICE_1584.F0 Packetiser/SLICE_1584
ROUTE         1   e 0.908 *SLICE_1584.F0 to */SLICE_291.C0 Packetiser/UART_TxData_13_0_iv_0_1[4]
CTOF_DEL    ---     0.238 */SLICE_291.C0 to */SLICE_291.F0 Packetiser/SLICE_291
ROUTE         1   e 0.001 */SLICE_291.F0 to *SLICE_291.DI0 Packetiser/UART_TxData_13[4] (to ipClk_c)
                  --------
                    4.252   (35.9% logic, 64.1% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.010ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (3.933ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF1_DE  ---     0.310 *SLICE_164.FCI to */SLICE_164.F1 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.908 */SLICE_164.F1 to */SLICE_277.A0 Packetiser/UART_Inst/txClkCount_4[8]
CTOF_DEL    ---     0.238 */SLICE_277.A0 to */SLICE_277.F0 Packetiser/UART_Inst/SLICE_277
ROUTE         1   e 0.001 */SLICE_277.F0 to *SLICE_277.DI0 Packetiser/UART_Inst/txClkCount_RNO[8] (to ipClk_c)
                  --------
                    3.933   (53.7% logic, 46.3% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    4.008ns delay ipReset to Packetiser/UART_Inst/SLICE_277 (3.931ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOFCO_D  ---     0.067 *SLICE_164.FCI to *SLICE_164.FCO Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.001 *SLICE_164.FCO to *SLICE_163.FCI Packetiser/UART_Inst/txClkCount_4_cry_8
FCITOF0_DE  ---     0.240 *SLICE_163.FCI to */SLICE_163.F0 Packetiser/UART_Inst/SLICE_163
ROUTE         1   e 0.908 */SLICE_163.F0 to */SLICE_277.A1 Packetiser/UART_Inst/txClkCount_4[9]
CTOF_DEL    ---     0.238 */SLICE_277.A1 to */SLICE_277.F1 Packetiser/UART_Inst/SLICE_277
ROUTE         1   e 0.001 */SLICE_277.F1 to *SLICE_277.DI1 Packetiser/UART_Inst/txClkCount_RNO[9] (to ipClk_c)
                  --------
                    3.931   (53.7% logic, 46.3% route), 8 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.942ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (3.865ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF1_DE  ---     0.310 *SLICE_165.FCI to */SLICE_165.F1 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.908 */SLICE_165.F1 to */SLICE_276.A0 Packetiser/UART_Inst/txClkCount_4[6]
CTOF_DEL    ---     0.238 */SLICE_276.A0 to */SLICE_276.F0 Packetiser/UART_Inst/SLICE_276
ROUTE         1   e 0.001 */SLICE_276.F0 to *SLICE_276.DI0 Packetiser/UART_Inst/txClkCount_RNO[6] (to ipClk_c)
                  --------
                    3.865   (52.9% logic, 47.1% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.940ns delay ipReset to Packetiser/UART_Inst/SLICE_276 (3.863ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOFCO_D  ---     0.067 *SLICE_165.FCI to *SLICE_165.FCO Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.001 *SLICE_165.FCO to *SLICE_164.FCI Packetiser/UART_Inst/txClkCount_4_cry_6
FCITOF0_DE  ---     0.240 *SLICE_164.FCI to */SLICE_164.F0 Packetiser/UART_Inst/SLICE_164
ROUTE         1   e 0.908 */SLICE_164.F0 to */SLICE_276.A1 Packetiser/UART_Inst/txClkCount_4[7]
CTOF_DEL    ---     0.238 */SLICE_276.A1 to */SLICE_276.F1 Packetiser/UART_Inst/SLICE_276
ROUTE         1   e 0.001 */SLICE_276.F1 to *SLICE_276.DI1 Packetiser/UART_Inst/txClkCount_RNO[7] (to ipClk_c)
                  --------
                    3.863   (52.9% logic, 47.1% route), 7 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.874ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (3.797ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF1_DE  ---     0.310 *SLICE_166.FCI to */SLICE_166.F1 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.908 */SLICE_166.F1 to */SLICE_275.A0 Packetiser/UART_Inst/txClkCount_4[4]
CTOF_DEL    ---     0.238 */SLICE_275.A0 to */SLICE_275.F0 Packetiser/UART_Inst/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F0 to *SLICE_275.DI0 Packetiser/UART_Inst/txClkCount_RNO[4] (to ipClk_c)
                  --------
                    3.797   (52.1% logic, 47.9% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.872ns delay ipReset to Packetiser/UART_Inst/SLICE_275 (3.795ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOFCO_D  ---     0.067 *SLICE_166.FCI to *SLICE_166.FCO Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.001 *SLICE_166.FCO to *SLICE_165.FCI Packetiser/UART_Inst/txClkCount_4_cry_4
FCITOF0_DE  ---     0.240 *SLICE_165.FCI to */SLICE_165.F0 Packetiser/UART_Inst/SLICE_165
ROUTE         1   e 0.908 */SLICE_165.F0 to */SLICE_275.A1 Packetiser/UART_Inst/txClkCount_4[5]
CTOF_DEL    ---     0.238 */SLICE_275.A1 to */SLICE_275.F1 Packetiser/UART_Inst/SLICE_275
ROUTE         1   e 0.001 */SLICE_275.F1 to *SLICE_275.DI1 Packetiser/UART_Inst/txClkCount_RNO[5] (to ipClk_c)
                  --------
                    3.795   (52.0% logic, 48.0% route), 6 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.806ns delay ipReset to Packetiser/UART_Inst/SLICE_274 (3.729ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF1_DE  ---     0.310 *SLICE_167.FCI to */SLICE_167.F1 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.908 */SLICE_167.F1 to */SLICE_274.A0 Packetiser/UART_Inst/txClkCount_4[2]
CTOF_DEL    ---     0.238 */SLICE_274.A0 to */SLICE_274.F0 Packetiser/UART_Inst/SLICE_274
ROUTE         1   e 0.001 */SLICE_274.F0 to *SLICE_274.DI0 Packetiser/UART_Inst/txClkCount_RNO[2] (to ipClk_c)
                  --------
                    3.729   (51.2% logic, 48.8% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.804ns delay ipReset to Packetiser/UART_Inst/SLICE_274 (3.727ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOFCO_D  ---     0.067 *SLICE_167.FCI to *SLICE_167.FCO Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.001 *SLICE_167.FCO to *SLICE_166.FCI Packetiser/UART_Inst/txClkCount_4_cry_2
FCITOF0_DE  ---     0.240 *SLICE_166.FCI to */SLICE_166.F0 Packetiser/UART_Inst/SLICE_166
ROUTE         1   e 0.908 */SLICE_166.F0 to */SLICE_274.A1 Packetiser/UART_Inst/txClkCount_4[3]
CTOF_DEL    ---     0.238 */SLICE_274.A1 to */SLICE_274.F1 Packetiser/UART_Inst/SLICE_274
ROUTE         1   e 0.001 */SLICE_274.F1 to *SLICE_274.DI1 Packetiser/UART_Inst/txClkCount_RNO[3] (to ipClk_c)
                  --------
                    3.727   (51.2% logic, 48.8% route), 5 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.762ns delay ipReset to Streamer1/SLICE_385 (3.337ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1536.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1536.C1 to *SLICE_1536.F1 Streamer1/SLICE_1536
ROUTE         1   e 0.232 *SLICE_1536.F1 to *SLICE_1536.A0 Streamer1/wUpper_1_sqmuxa_i_0
CTOF_DEL    ---     0.238 *SLICE_1536.A0 to *SLICE_1536.F0 Streamer1/SLICE_1536
ROUTE         1   e 0.908 *SLICE_1536.F0 to *SLICE_385.LSR Streamer1/fb (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.736ns delay ipReset to Packetiser/UART_Inst/SLICE_273 (3.659ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
C0TOFCO_DE  ---     0.550 */SLICE_168.B0 to *SLICE_168.FCO Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.001 *SLICE_168.FCO to *SLICE_167.FCI Packetiser/UART_Inst/txClkCount_4_cry_0
FCITOF0_DE  ---     0.240 *SLICE_167.FCI to */SLICE_167.F0 Packetiser/UART_Inst/SLICE_167
ROUTE         1   e 0.908 */SLICE_167.F0 to */SLICE_273.A1 Packetiser/UART_Inst/txClkCount_4[1]
CTOF_DEL    ---     0.238 */SLICE_273.A1 to */SLICE_273.F1 Packetiser/UART_Inst/SLICE_273
ROUTE         1   e 0.001 */SLICE_273.F1 to *SLICE_273.DI1 Packetiser/UART_Inst/txClkCount_RNO[1] (to ipClk_c)
                  --------
                    3.659   (50.3% logic, 49.7% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_294 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_240.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.B0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         4   e 0.232 */SLICE_240.F0 to */SLICE_240.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_240.B1 to */SLICE_240.F1 Packetiser/SLICE_240
ROUTE         2   e 0.908 */SLICE_240.F1 to */SLICE_294.B0 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_294.B0 to */SLICE_294.F0 Packetiser/SLICE_294
ROUTE         1   e 0.001 */SLICE_294.F0 to *SLICE_294.DI0 Packetiser/N_83_i (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_294 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_240.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.B0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         4   e 0.232 */SLICE_240.F0 to */SLICE_240.B1 Packetiser.opRxStream.EoP_0_sqmuxa
CTOF_DEL    ---     0.238 */SLICE_240.B1 to */SLICE_240.F1 Packetiser/SLICE_240
ROUTE         2   e 0.908 */SLICE_240.F1 to */SLICE_294.A1 Packetiser/N_114
CTOF_DEL    ---     0.238 */SLICE_294.A1 to */SLICE_294.F1 Packetiser/SLICE_294
ROUTE         1   e 0.001 */SLICE_294.F1 to *SLICE_294.DI1 Packetiser/N_41s (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.653ns delay ipReset to Packetiser/SLICE_293 (3.576ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.D0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         5   e 0.908 *SLICE_1565.F0 to */SLICE_293.B1 Packetiser/UART_TxSend_0_sqmuxa_1_i_o2
CTOF_DEL    ---     0.238 */SLICE_293.B1 to */SLICE_293.F1 Packetiser/SLICE_293
ROUTE         1   e 0.232 */SLICE_293.F1 to */SLICE_293.A0 Packetiser/UART_TxSend_0_sqmuxa_1_i_0
CTOF_DEL    ---     0.238 */SLICE_293.A0 to */SLICE_293.F0 Packetiser/SLICE_293
ROUTE         1   e 0.001 */SLICE_293.F0 to *SLICE_293.DI0 Packetiser/fb (to ipClk_c)
                  --------
                    3.576   (42.7% logic, 57.3% route), 4 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_324 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1534.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1534.D1 to *SLICE_1534.F1 Streamer1/SLICE_1534
ROUTE         1   e 0.232 *SLICE_1534.F1 to *SLICE_1534.C0 Streamer1/opQAMBlock_4_sqmuxa_i_0_0
CTOF_DEL    ---     0.238 *SLICE_1534.C0 to *SLICE_1534.F0 Streamer1/SLICE_1534
ROUTE         2   e 0.908 *SLICE_1534.F0 to */SLICE_324.CE Streamer1/N_9 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.563ns delay ipReset to Streamer1/SLICE_323 (3.337ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1534.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1534.D1 to *SLICE_1534.F1 Streamer1/SLICE_1534
ROUTE         1   e 0.232 *SLICE_1534.F1 to *SLICE_1534.C0 Streamer1/opQAMBlock_4_sqmuxa_i_0_0
CTOF_DEL    ---     0.238 *SLICE_1534.C0 to *SLICE_1534.F0 Streamer1/SLICE_1534
ROUTE         2   e 0.908 *SLICE_1534.F0 to */SLICE_323.CE Streamer1/N_9 (to ipClk_c)
                  --------
                    3.337   (38.6% logic, 61.4% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[0]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[0] to Register/SLICE_342 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         54.PAD to       54.PADDI ipBtn[0]
ROUTE         1   e 0.908       54.PADDI to *SLICE_1602.B0 ipBtn_c[0]
CTOF_DEL    ---     0.238 *SLICE_1602.B0 to *SLICE_1602.F0 Register/SLICE_1602
ROUTE         1   e 0.908 *SLICE_1602.F0 to */SLICE_342.C1 Register/N_10
CTOOFX_DEL  ---     0.399 */SLICE_342.C1 to *LICE_342.OFX0 Register/SLICE_342
ROUTE         1   e 0.001 *LICE_342.OFX0 to *SLICE_342.DI0 Register/opRdData_7[0] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[1]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[1] to Register/SLICE_343 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         52.PAD to       52.PADDI ipBtn[1]
ROUTE         1   e 0.908       52.PADDI to *SLICE_1601.B0 ipBtn_c[1]
CTOF_DEL    ---     0.238 *SLICE_1601.B0 to *SLICE_1601.F0 Register/SLICE_1601
ROUTE         1   e 0.908 *SLICE_1601.F0 to */SLICE_343.C1 Register/N_11
CTOOFX_DEL  ---     0.399 */SLICE_343.C1 to *LICE_343.OFX0 Register/SLICE_343
ROUTE         1   e 0.001 *LICE_343.OFX0 to *SLICE_343.DI0 Register/opRdData_7[1] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[2]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[2] to Register/SLICE_344 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         53.PAD to       53.PADDI ipBtn[2]
ROUTE         1   e 0.908       53.PADDI to *SLICE_1600.B0 ipBtn_c[2]
CTOF_DEL    ---     0.238 *SLICE_1600.B0 to *SLICE_1600.F0 Register/SLICE_1600
ROUTE         1   e 0.908 *SLICE_1600.F0 to */SLICE_344.C1 Register/N_12
CTOOFX_DEL  ---     0.399 */SLICE_344.C1 to *LICE_344.OFX0 Register/SLICE_344
ROUTE         1   e 0.001 *LICE_344.OFX0 to *SLICE_344.DI0 Register/opRdData_7[2] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipBtn[3]" CLKPORT "ipClk" 

Report:    3.344ns delay ipBtn[3] to Register/SLICE_345 (3.267ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         50.PAD to       50.PADDI ipBtn[3]
ROUTE         1   e 0.908       50.PADDI to *SLICE_1599.B0 ipBtn_c[3]
CTOF_DEL    ---     0.238 *SLICE_1599.B0 to *SLICE_1599.F0 Register/SLICE_1599
ROUTE         1   e 0.908 *SLICE_1599.F0 to */SLICE_345.C1 Register/N_13
CTOOFX_DEL  ---     0.399 */SLICE_345.C1 to *LICE_345.OFX0 Register/SLICE_345
ROUTE         1   e 0.001 *LICE_345.OFX0 to *SLICE_345.DI0 Register/opRdData_7[3] (to ipClk_c)
                  --------
                    3.267   (44.4% logic, 55.6% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.312ns delay ipReset to Packetiser/UART_Inst/SLICE_273 (3.235ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_168.B0 ipReset_c
CTOF1_DEL   ---     0.367 */SLICE_168.B0 to */SLICE_168.F1 Packetiser/UART_Inst/SLICE_168
ROUTE         1   e 0.908 */SLICE_168.F1 to */SLICE_273.A0 Packetiser/UART_Inst/txClkCount_4[0]
CTOF_DEL    ---     0.238 */SLICE_273.A0 to */SLICE_273.F0 Packetiser/UART_Inst/SLICE_273
ROUTE         1   e 0.001 */SLICE_273.F0 to *SLICE_273.DI0 Packetiser/UART_Inst/txClkCount_RNO[0] (to ipClk_c)
                  --------
                    3.235   (43.8% logic, 56.2% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_384 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_384.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_175 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1620.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1620.A0 to *SLICE_1620.F0 Packetiser/SLICE_1620
ROUTE         4   e 0.908 *SLICE_1620.F0 to *SLICE_175.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_212 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1554.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1554.A0 to *SLICE_1554.F0 Control/SLICE_1554
ROUTE         4   e 0.908 *SLICE_1554.F0 to *SLICE_212.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_141 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_141.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_143 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_143.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_145 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_145.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_139 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_139.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_147 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_147.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_140 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_140.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_144 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_144.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_148 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_148.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_209 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1554.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1554.A0 to *SLICE_1554.F0 Control/SLICE_1554
ROUTE         4   e 0.908 *SLICE_1554.F0 to *SLICE_209.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_152 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1586.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1586.C1 to *SLICE_1586.F1 Control/SLICE_1586
ROUTE         5   e 0.908 *SLICE_1586.F1 to *SLICE_152.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_149 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_149.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_210 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1554.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1554.A0 to *SLICE_1554.F0 Control/SLICE_1554
ROUTE         4   e 0.908 *SLICE_1554.F0 to *SLICE_210.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_153 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1586.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1586.C1 to *SLICE_1586.F1 Control/SLICE_1586
ROUTE         5   e 0.908 *SLICE_1586.F1 to *SLICE_153.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1562.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1562.C0 to *SLICE_1562.F0 Packetiser/UART_Inst/SLICE_1562
ROUTE         1   e 0.908 *SLICE_1562.F0 to *SLICE_287.LSR Packetiser/UART_Inst/opRxValid_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_138 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_138.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_142 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_142.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_146 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_146.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_150 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_150.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_211 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1554.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1554.A0 to *SLICE_1554.F0 Control/SLICE_1554
ROUTE         4   e 0.908 *SLICE_1554.F0 to *SLICE_211.LSR Control/un1_ipReset_1_i_0_o3_RNIRF5A1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_154 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1586.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1586.C1 to *SLICE_1586.F1 Control/SLICE_1586
ROUTE         5   e 0.908 *SLICE_1586.F1 to *SLICE_154.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_240 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1628.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1628.B0 to *SLICE_1628.F0 Packetiser/SLICE_1628
ROUTE         1   e 0.908 *SLICE_1628.F0 to *SLICE_240.LSR Packetiser/BytesReceived_5[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_156 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1586.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1586.C1 to *SLICE_1586.F1 Control/SLICE_1586
ROUTE         5   e 0.908 *SLICE_1586.F1 to *SLICE_156.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_261 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1561.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1561.C0 to *SLICE_1561.F0 Packetiser/UART_Inst/SLICE_1561
ROUTE         2   e 0.908 *SLICE_1561.F0 to *SLICE_261.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_172 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1620.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1620.A0 to *SLICE_1620.F0 Packetiser/SLICE_1620
ROUTE         4   e 0.908 *SLICE_1620.F0 to *SLICE_172.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_413 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_240.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.B0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         4   e 0.908 */SLICE_240.F0 to *SLICE_413.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_262 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1561.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1561.C0 to *SLICE_1561.F0 Packetiser/UART_Inst/SLICE_1561
ROUTE         2   e 0.908 *SLICE_1561.F0 to *SLICE_262.LSR Packetiser/UART_Inst/un1_ipReset_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_173 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1620.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1620.A0 to *SLICE_1620.F0 Packetiser/SLICE_1620
ROUTE         4   e 0.908 *SLICE_1620.F0 to *SLICE_173.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_259 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1577.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1577.A1 to *SLICE_1577.F1 Packetiser/UART_Inst/SLICE_1577
ROUTE         2   e 0.908 *SLICE_1577.F1 to *SLICE_259.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/SLICE_174 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1620.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1620.A0 to *SLICE_1620.F0 Packetiser/SLICE_1620
ROUTE         4   e 0.908 *SLICE_1620.F0 to *SLICE_174.LSR Packetiser/rxState_RNIS5KH[0] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Control/SLICE_155 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1586.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1586.C1 to *SLICE_1586.F1 Control/SLICE_1586
ROUTE         5   e 0.908 *SLICE_1586.F1 to *SLICE_155.LSR Control/State_RNI12SL[1] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Packetiser/UART_Inst/SLICE_260 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1577.A1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1577.A1 to *SLICE_1577.F1 Packetiser/UART_Inst/SLICE_1577
ROUTE         2   e 0.908 *SLICE_1577.F1 to *SLICE_260.LSR Packetiser/UART_Inst/un1_ipReset_1 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_135 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_135.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_136 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_136.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.292ns delay ipReset to Streamer1/SLICE_137 (2.867ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1539.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1539.C1 to *SLICE_1539.F1 Streamer1/SLICE_1539
ROUTE        22   e 0.908 *SLICE_1539.F1 to *SLICE_137.LSR Streamer1/txClkCount_0_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_297 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1557.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1557.D1 to *SLICE_1557.F1 Packetiser/SLICE_1557
ROUTE         2   e 0.908 *SLICE_1557.F1 to */SLICE_297.A0 Packetiser/N_375
CTOF_DEL    ---     0.238 */SLICE_297.A0 to */SLICE_297.F0 Packetiser/SLICE_297
ROUTE         1   e 0.001 */SLICE_297.F0 to *SLICE_297.DI0 Packetiser/txState_nss[0] (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.183ns delay ipReset to Packetiser/SLICE_299 (3.106ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1563.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1563.A0 to *SLICE_1563.F0 Packetiser/SLICE_1563
ROUTE         1   e 0.908 *SLICE_1563.F0 to */SLICE_299.D1 Packetiser/txState_srsts_i_0_1[5]
CTOF_DEL    ---     0.238 */SLICE_299.D1 to */SLICE_299.F1 Packetiser/SLICE_299
ROUTE         1   e 0.001 */SLICE_299.F1 to *SLICE_299.DI1 Packetiser/N_203_i (to ipClk_c)
                  --------
                    3.106   (41.5% logic, 58.5% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_292 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.D0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         5   e 0.908 *SLICE_1565.F0 to */SLICE_292.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_242 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_242.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_247 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_247.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_248 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_248.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_408 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1622.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1622.B0 to *SLICE_1622.F0 Packetiser/SLICE_1622
ROUTE         2   e 0.908 *SLICE_1622.F0 to */SLICE_408.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_250 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1625.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1625.C0 to *SLICE_1625.F0 Packetiser/SLICE_1625
ROUTE         4   e 0.908 *SLICE_1625.F0 to */SLICE_250.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_410 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1624.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1624.C0 to *SLICE_1624.F0 Packetiser/SLICE_1624
ROUTE         4   e 0.908 *SLICE_1624.F0 to */SLICE_410.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_245 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_245.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_258 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_258.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_256 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_256.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_252 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1625.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1625.C0 to *SLICE_1625.F0 Packetiser/SLICE_1625
ROUTE         4   e 0.908 *SLICE_1625.F0 to */SLICE_252.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_257 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_257.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_253 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1625.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1625.C0 to *SLICE_1625.F0 Packetiser/SLICE_1625
ROUTE         4   e 0.908 *SLICE_1625.F0 to */SLICE_253.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_382 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_374.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_374.C1 to */SLICE_374.F1 Streamer1/SLICE_374
ROUTE         4   e 0.908 */SLICE_374.F1 to */SLICE_382.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1558.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1558.A0 to *SLICE_1558.F0 Packetiser/UART_Inst/SLICE_1558
ROUTE         1   e 0.908 *SLICE_1558.F0 to */SLICE_287.CE Packetiser/UART_Inst/opRxValid_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_412 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1624.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1624.C0 to *SLICE_1624.F0 Packetiser/SLICE_1624
ROUTE         4   e 0.908 *SLICE_1624.F0 to */SLICE_412.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_281 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1560.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1560.C0 to *SLICE_1560.F0 Packetiser/UART_Inst/SLICE_1560
ROUTE         4   e 0.908 *SLICE_1560.F0 to */SLICE_281.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_280 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1560.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1560.C0 to *SLICE_1560.F0 Packetiser/UART_Inst/SLICE_1560
ROUTE         4   e 0.908 *SLICE_1560.F0 to */SLICE_280.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_395 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_395.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_421 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_421.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_396 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_396.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_398 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_398.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_391 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_391.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_399 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_399.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_400 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_400.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_397 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_397.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_401 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_401.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_402 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_402.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_425 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D0 to *SLICE_1570.F0 Control/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_425.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_193 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1556.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1556.D0 to *SLICE_1556.F0 Control/SLICE_1556
ROUTE         4   e 0.908 *SLICE_1556.F0 to */SLICE_193.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_197 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_197.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_201 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_201.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_205 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_205.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_195 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1556.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1556.D0 to *SLICE_1556.F0 Control/SLICE_1556
ROUTE         4   e 0.908 *SLICE_1556.F0 to */SLICE_195.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_199 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_199.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1559.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1559.B0 to *SLICE_1559.F0 Packetiser/UART_Inst/SLICE_1559
ROUTE         4   e 0.908 *SLICE_1559.F0 to */SLICE_270.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_207 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_207.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_211 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_211.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_209 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_209.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_429 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1573.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1573.C1 to *SLICE_1573.F1 Packetiser/SLICE_1573
ROUTE         4   e 0.908 *SLICE_1573.F1 to */SLICE_429.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_289 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.D0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         5   e 0.908 *SLICE_1565.F0 to */SLICE_289.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_426 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D0 to *SLICE_1570.F0 Control/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_426.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_194 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1556.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1556.D0 to *SLICE_1556.F0 Control/SLICE_1556
ROUTE         4   e 0.908 *SLICE_1556.F0 to */SLICE_194.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_198 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_198.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_202 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_202.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_206 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_206.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_210 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_210.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_430 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1573.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1573.C1 to *SLICE_1573.F1 Packetiser/SLICE_1573
ROUTE         4   e 0.908 *SLICE_1573.F1 to */SLICE_430.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_290 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.D0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         5   e 0.908 *SLICE_1565.F0 to */SLICE_290.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1560.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1560.C0 to *SLICE_1560.F0 Packetiser/UART_Inst/SLICE_1560
ROUTE         4   e 0.908 *SLICE_1560.F0 to */SLICE_278.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1559.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1559.B0 to *SLICE_1559.F0 Packetiser/UART_Inst/SLICE_1559
ROUTE         4   e 0.908 *SLICE_1559.F0 to */SLICE_268.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1563 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1576.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1576.C1 to *SLICE_1576.F1 Packetiser/UART_Inst/SLICE_1576
ROUTE         1   e 0.908 *SLICE_1576.F1 to *SLICE_1563.CE Packetiser/UART_Inst/opTxBusy_1_sqmuxa_i_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1559.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1559.B0 to *SLICE_1559.F0 Packetiser/UART_Inst/SLICE_1559
ROUTE         4   e 0.908 *SLICE_1559.F0 to */SLICE_269.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1559.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1559.B0 to *SLICE_1559.F0 Packetiser/UART_Inst/SLICE_1559
ROUTE         4   e 0.908 *SLICE_1559.F0 to */SLICE_271.CE Packetiser/UART_Inst/rxData_0_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_381 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_374.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_374.C1 to */SLICE_374.F1 Streamer1/SLICE_374
ROUTE         4   e 0.908 */SLICE_374.F1 to */SLICE_381.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_427 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D0 to *SLICE_1570.F0 Control/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_427.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_431 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1573.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1573.C1 to *SLICE_1573.F1 Packetiser/SLICE_1573
ROUTE         4   e 0.908 *SLICE_1573.F1 to */SLICE_431.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_291 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1565.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1565.D0 to *SLICE_1565.F0 Packetiser/SLICE_1565
ROUTE         5   e 0.908 *SLICE_1565.F0 to */SLICE_291.CE Packetiser/UART_TxSend_0_sqmuxa_1_i_o2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_279 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1560.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1560.C0 to *SLICE_1560.F0 Packetiser/UART_Inst/SLICE_1560
ROUTE         4   e 0.908 *SLICE_1560.F0 to */SLICE_279.CE Packetiser/UART_Inst/txData_0_sqmuxa_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_283 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         5   e 0.908 */SLICE_287.F0 to */SLICE_283.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_241 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_241.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_243 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_243.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_380 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_374.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_374.C1 to */SLICE_374.F1 Streamer1/SLICE_374
ROUTE         4   e 0.908 */SLICE_374.F1 to */SLICE_380.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_423 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_423.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_428 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D0 to *SLICE_1570.F0 Control/SLICE_1570
ROUTE         4   e 0.908 *SLICE_1570.F0 to */SLICE_428.CE Control/N_76_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_196 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1556.D0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1556.D0 to *SLICE_1556.F0 Control/SLICE_1556
ROUTE         4   e 0.908 *SLICE_1556.F0 to */SLICE_196.CE Control/opAddress_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_200 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_200.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_204 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_204.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_208 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_208.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_212 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_212.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_432 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1573.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1573.C1 to *SLICE_1573.F1 Packetiser/SLICE_1573
ROUTE         4   e 0.908 *SLICE_1573.F1 to */SLICE_432.CE Packetiser/Data_0_sqmuxa_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_203 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1570.D1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1570.D1 to *SLICE_1570.F1 Control/SLICE_1570
ROUTE        16   e 0.908 *SLICE_1570.F1 to */SLICE_203.CE Control/un1_OutputData_0_sqmuxa_0_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_284 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         5   e 0.908 */SLICE_287.F0 to */SLICE_284.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_376 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1596.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1596.B0 to *SLICE_1596.F0 Streamer1/SLICE_1596
ROUTE         4   e 0.908 *SLICE_1596.F0 to */SLICE_376.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_246 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_246.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_377 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1596.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1596.B0 to *SLICE_1596.F0 Streamer1/SLICE_1596
ROUTE         4   e 0.908 *SLICE_1596.F0 to */SLICE_377.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_244 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_244.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_378 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1596.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1596.B0 to *SLICE_1596.F0 Streamer1/SLICE_1596
ROUTE         4   e 0.908 *SLICE_1596.F0 to */SLICE_378.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_255 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_255.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_415 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_415.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_409 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1624.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1624.C0 to *SLICE_1624.F0 Packetiser/SLICE_1624
ROUTE         4   e 0.908 *SLICE_1624.F0 to */SLICE_409.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_416 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_416.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_1557 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to *SLICE_1557.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_417 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_417.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_251 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1625.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1625.C0 to *SLICE_1625.F0 Packetiser/SLICE_1625
ROUTE         4   e 0.908 *SLICE_1625.F0 to */SLICE_251.CE Packetiser/Length_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_379 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_374.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_374.C1 to */SLICE_374.F1 Streamer1/SLICE_374
ROUTE         4   e 0.908 */SLICE_374.F1 to */SLICE_379.CE Streamer1/ipDatace[8] (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_254 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1566.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1566.C0 to *SLICE_1566.F0 Packetiser/SLICE_1566
ROUTE        14   e 0.908 *SLICE_1566.F0 to */SLICE_254.CE Packetiser/N_363_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_420 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_420.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_285 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         5   e 0.908 */SLICE_287.F0 to */SLICE_285.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_387 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_387.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_411 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1624.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1624.C0 to *SLICE_1624.F0 Packetiser/SLICE_1624
ROUTE         4   e 0.908 *SLICE_1624.F0 to */SLICE_411.CE Packetiser/Source_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_388 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_388.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/UART_Inst/SLICE_286 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         5   e 0.908 */SLICE_287.F0 to */SLICE_286.CE Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_390 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_390.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_413 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1622.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1622.B0 to *SLICE_1622.F0 Packetiser/SLICE_1622
ROUTE         2   e 0.908 *SLICE_1622.F0 to */SLICE_413.CE Packetiser/N_120_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_392 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_392.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_404 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1626.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.C0 to *SLICE_1626.F0 Packetiser/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_404.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_422 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_422.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_405 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1626.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.C0 to *SLICE_1626.F0 Packetiser/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_405.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_389 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_389.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_406 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1626.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.C0 to *SLICE_1626.F0 Packetiser/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_406.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_393 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_393.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Packetiser/SLICE_407 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1626.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1626.C0 to *SLICE_1626.F0 Packetiser/SLICE_1626
ROUTE         4   e 0.908 *SLICE_1626.F0 to */SLICE_407.CE Packetiser/Destination_0_sqmuxa_1_0 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_394 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_1581.B1 ipReset_c
CTOF_DEL    ---     0.238  SLICE_1581.B1 to  SLICE_1581.F1 SLICE_1581
ROUTE        16   e 0.908  SLICE_1581.F1 to */SLICE_394.CE Control/N_323_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Streamer1/SLICE_375 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1596.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1596.B0 to *SLICE_1596.F0 Streamer1/SLICE_1596
ROUTE         4   e 0.908 *SLICE_1596.F0 to */SLICE_375.CE Streamer1/N_54_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.093ns delay ipReset to Control/SLICE_414 (2.867ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1611.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1611.A0 to *SLICE_1611.F0 Control/SLICE_1611
ROUTE         8   e 0.908 *SLICE_1611.F0 to */SLICE_414.CE Control/OutputData_1_sqmuxa_2 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.071ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.204ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1575.C1 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1575.C1 to *SLICE_1575.F1 Packetiser/UART_Inst/SLICE_1575
ROUTE         1   e 0.908 *SLICE_1575.F1 to *_Tx_MGIOL.LSR Packetiser.UART_Inst.opTx_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.068ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_240.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.B0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         4   e 0.908 */SLICE_240.F0 to *set_MGIOL.LSR Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    3.018ns delay ipReset to Register/SLICE_370 (2.867ns delay and 0.151ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_300.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_300.A0 to   SLICE_300.F0 SLICE_300
ROUTE         2   e 0.908   SLICE_300.F0 to */SLICE_370.M0 ipReset_c_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.967ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.100ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1617.C0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1617.C0 to *SLICE_1617.F0 Packetiser/UART_Inst/SLICE_1617
ROUTE         1   e 0.908 *SLICE_1617.F0 to *x_MGIOL.ONEG0 Packetiser.UART_Inst.opTx_7 (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.909ns delay ipReset to opUART_Tx_MGIOL (2.867ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1616.B0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1616.B0 to *SLICE_1616.F0 Packetiser/UART_Inst/SLICE_1616
ROUTE         1   e 0.908 *SLICE_1616.F0 to *T_Tx_MGIOL.CE Packetiser.UART_Inst.txClkCount_1_sqmuxa_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.904ns delay ipReset to ipReset_MGIOL (2.867ns delay and 0.037ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_1564.A0 ipReset_c
CTOF_DEL    ---     0.238 *SLICE_1564.A0 to *SLICE_1564.F0 Packetiser/SLICE_1564
ROUTE         1   e 0.908 *SLICE_1564.F0 to *eset_MGIOL.CE Packetiser.N_113_1_i (to ipClk_c)
                  --------
                    2.867   (36.7% logic, 63.3% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.614ns delay ipReset to ipReset_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *eset_MGIOL.DI ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipUART_Rx" CLKPORT "ipClk" 

Report:    2.614ns delay ipUART_Rx to ipUART_Rx_MGIOL (1.721ns delay and 0.893ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813        110.PAD to      110.PADDI ipUART_Rx
ROUTE         1   e 0.908      110.PADDI to *T_Rx_MGIOL.DI ipUART_Rx_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Packetiser/SLICE_296 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_296.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_296.D1 to */SLICE_296.F1 Packetiser/SLICE_296
ROUTE         1   e 0.232 */SLICE_296.F1 to */SLICE_296.D0 Packetiser/rxState_srsts_i_0[4]
CTOF_DEL    ---     0.238 */SLICE_296.D0 to */SLICE_296.F0 Packetiser/SLICE_296
ROUTE         1   e 0.001 */SLICE_296.F0 to *SLICE_296.DI0 Packetiser/N_90_i (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.507ns delay ipReset to Streamer1/SLICE_385 (2.430ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_385.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_385.C1 to */SLICE_385.F1 Streamer1/SLICE_385
ROUTE         1   e 0.232 */SLICE_385.F1 to */SLICE_385.A0 Streamer1/N_95
CTOF_DEL    ---     0.238 */SLICE_385.A0 to */SLICE_385.F0 Streamer1/SLICE_385
ROUTE         1   e 0.001 */SLICE_385.F0 to *SLICE_385.DI0 Streamer1/wUpper_0_sqmuxa_1 (to ipClk_c)
                  --------
                    2.430   (53.0% logic, 47.0% route), 3 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_320 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_320.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_305 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_305.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_410 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_410.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_429 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_429.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_315 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_315.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_313 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_313.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_405 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_405.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_303 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_303.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_374 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_374.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_37 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_37.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_304 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_304.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_41 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_41.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to PWMI/SLICE_239 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_239.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_38 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_38.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_311 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_311.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_42 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_42.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_319 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_319.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_78 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_78.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_318 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_318.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_82 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_82.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_312 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_312.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_40 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_40.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_404 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_404.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_80 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_80.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_411 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_411.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_84 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_84.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_430 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_430.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_81 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_81.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_301 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_301.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_85 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_85.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_306 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_306.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_86 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_86.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_308 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_308.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_88 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_88.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_310 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_310.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_89 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_89.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_253 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_253.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_90 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_90.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_307 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_307.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_39 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_39.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_314 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_314.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_43 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_43.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_317 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_317.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_79 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_79.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_45 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_45.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_83 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_83.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_321 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_321.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_87 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_87.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_322 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_322.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_91 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_91.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Streamer1/SLICE_373 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_373.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_250 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_250.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_316 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_316.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_293 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_293.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_407 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_407.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_232 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_232.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_409 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_409.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_252 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_252.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_406 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_406.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_302 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_302.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_412 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_412.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_44 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_44.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_1563 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *LICE_1563.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_92 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_92.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_431 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_431.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to NCO1/SLICE_93 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_93.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_432 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_432.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to Packetiser/SLICE_251 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_251.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to QAM1/SLICE_309 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *SLICE_309.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_177 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_177.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_178 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_178.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_179 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_179.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_180 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_180.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_181 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_181.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_182 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_182.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_183 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_183.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_184 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_184.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_185 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_185.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_186 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_186.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_187 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_187.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_188 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_188.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_189 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_189.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_190 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_190.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_191 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_191.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_192 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_192.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_21 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_21.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_22 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_22.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_23 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_23.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_24 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_24.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.146ns delay ipReset to SLICE_365 (1.721ns delay and 0.425ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to  SLICE_365.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_206 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_206.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.D1 to */SLICE_206.F1 Control/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F1 to *SLICE_206.DI1 Control/N_511_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_198 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_198.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D1 to */SLICE_198.F1 Control/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F1 to *SLICE_198.DI1 Control/N_335_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_199.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.D1 to */SLICE_199.F1 Control/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F1 to *SLICE_199.DI1 Control/N_357_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_198 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_198.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_198.D0 to */SLICE_198.F0 Control/SLICE_198
ROUTE         1   e 0.001 */SLICE_198.F0 to *SLICE_198.DI0 Control/N_324_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_200.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D1 to */SLICE_200.F1 Control/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F1 to *SLICE_200.DI1 Control/N_379_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_201.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D1 to */SLICE_201.F1 Control/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F1 to *SLICE_201.DI1 Control/N_401_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_200 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_200.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_200.D0 to */SLICE_200.F0 Control/SLICE_200
ROUTE         1   e 0.001 */SLICE_200.F0 to *SLICE_200.DI0 Control/N_368_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_202.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D0 to */SLICE_202.F0 Control/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F0 to *SLICE_202.DI0 Control/N_412_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_202 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_202.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_202.D1 to */SLICE_202.F1 Control/SLICE_202
ROUTE         1   e 0.001 */SLICE_202.F1 to *SLICE_202.DI1 Control/N_423_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_214 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_214.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_214.D0 to */SLICE_214.F0 Control/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F0 to *SLICE_214.DI0 Control/N_31s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_197 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_197.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_197.D0 to */SLICE_197.F0 Control/SLICE_197
ROUTE         1   e 0.001 */SLICE_197.F0 to *SLICE_197.DI0 Control/N_302_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_199 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_199.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_199.D0 to */SLICE_199.F0 Control/SLICE_199
ROUTE         1   e 0.001 */SLICE_199.F0 to *SLICE_199.DI0 Control/N_346_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_208 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_208.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.D1 to */SLICE_208.F1 Control/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F1 to *SLICE_208.DI1 Control/N_555_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_280 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_280.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.D1 to */SLICE_280.F1 Packetiser/UART_Inst/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F1 to *SLICE_280.DI1 Packetiser/UART_Inst/txData_8[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_270.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C0 to */SLICE_270.F0 Packetiser/UART_Inst/SLICE_270
ROUTE         1   e 0.001 */SLICE_270.F0 to *SLICE_270.DI0 Packetiser/UART_Inst/rxData_7[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_270 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_270.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_270.C1 to */SLICE_270.F1 Packetiser/UART_Inst/SLICE_270
ROUTE         1   e 0.001 */SLICE_270.F1 to *SLICE_270.DI1 Packetiser/UART_Inst/rxData_7[5] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_197 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_197.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_197.D1 to */SLICE_197.F1 Control/SLICE_197
ROUTE         1   e 0.001 */SLICE_197.F1 to *SLICE_197.DI1 Control/N_313_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_282 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_282.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_282.D0 to */SLICE_282.F0 Packetiser/UART_Inst/SLICE_282
ROUTE         1   e 0.001 */SLICE_282.F0 to *SLICE_282.DI0 Packetiser/UART_Inst/N_81s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_269.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.C0 to */SLICE_269.F0 Packetiser/UART_Inst/SLICE_269
ROUTE         1   e 0.001 */SLICE_269.F0 to *SLICE_269.DI0 Packetiser/UART_Inst/rxData_7[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_298 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_298.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_298.D0 to */SLICE_298.F0 Packetiser/SLICE_298
ROUTE         1   e 0.001 */SLICE_298.F0 to *SLICE_298.DI0 Packetiser/N_209_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_271.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C1 to */SLICE_271.F1 Packetiser/UART_Inst/SLICE_271
ROUTE         1   e 0.001 */SLICE_271.F1 to *SLICE_271.DI1 Packetiser/UART_Inst/rxData_7[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_299 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_299.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_299.D0 to */SLICE_299.F0 Packetiser/SLICE_299
ROUTE         1   e 0.001 */SLICE_299.F0 to *SLICE_299.DI0 Packetiser/N_205_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_272 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_272.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_272.D0 to */SLICE_272.F0 Packetiser/UART_Inst/SLICE_272
ROUTE         1   e 0.001 */SLICE_272.F0 to *SLICE_272.DI0 Packetiser/UART_Inst/N_55s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_386 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_386.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_386.C0 to */SLICE_386.F0 Packetiser/SLICE_386
ROUTE         1   e 0.001 */SLICE_386.F0 to *SLICE_386.DI0 Packetiser/N_364_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_413 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_413.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_413.C0 to */SLICE_413.F0 Packetiser/SLICE_413
ROUTE         1   e 0.001 */SLICE_413.F0 to *SLICE_413.DI0 Packetiser/SoP_1_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_206 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_206.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_206.D0 to */SLICE_206.F0 Control/SLICE_206
ROUTE         1   e 0.001 */SLICE_206.F0 to *SLICE_206.DI0 Control/N_500_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_208 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_208.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_208.D0 to */SLICE_208.F0 Control/SLICE_208
ROUTE         1   e 0.001 */SLICE_208.F0 to *SLICE_208.DI0 Control/N_544_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_278.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.D0 to */SLICE_278.F0 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.001 */SLICE_278.F0 to *SLICE_278.DI0 Packetiser/UART_Inst/txData_8[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_280 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_280.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_280.D0 to */SLICE_280.F0 Packetiser/UART_Inst/SLICE_280
ROUTE         1   e 0.001 */SLICE_280.F0 to *SLICE_280.DI0 Packetiser/UART_Inst/txData_8[4] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_269 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_269.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_269.C1 to */SLICE_269.F1 Packetiser/UART_Inst/SLICE_269
ROUTE         1   e 0.001 */SLICE_269.F1 to *SLICE_269.DI1 Packetiser/UART_Inst/rxData_7[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_374 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_374.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_374.C0 to */SLICE_374.F0 Streamer1/SLICE_374
ROUTE         1   e 0.001 */SLICE_374.F0 to *SLICE_374.DI0 Streamer1/N_165_i_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_213 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_213.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_213.D1 to */SLICE_213.F1 Control/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F1 to *SLICE_213.DI1 Control/N_321_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_204.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.D1 to */SLICE_204.F1 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F1 to *SLICE_204.DI1 Control/N_467_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_295 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_295.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_295.D0 to */SLICE_295.F0 Packetiser/SLICE_295
ROUTE         1   e 0.001 */SLICE_295.F0 to *SLICE_295.DI0 Packetiser/N_86_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_201 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_201.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_201.D0 to */SLICE_201.F0 Control/SLICE_201
ROUTE         1   e 0.001 */SLICE_201.F0 to *SLICE_201.DI0 Control/N_390_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_268.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.C0 to */SLICE_268.F0 Packetiser/UART_Inst/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F0 to *SLICE_268.DI0 Packetiser/UART_Inst/rxData_7[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_203.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D0 to */SLICE_203.F0 Control/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F0 to *SLICE_203.DI0 Control/N_434_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_281 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_281.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_281.D0 to */SLICE_281.F0 Packetiser/UART_Inst/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F0 to *SLICE_281.DI0 Packetiser/UART_Inst/txData_8[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_205 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_205.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_205.D0 to */SLICE_205.F0 Control/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F0 to *SLICE_205.DI0 Control/N_478_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_297 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_297.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_297.D1 to */SLICE_297.F1 Packetiser/SLICE_297
ROUTE         1   e 0.001 */SLICE_297.F1 to *SLICE_297.DI1 Packetiser/N_211_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_203 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_203.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_203.D1 to */SLICE_203.F1 Control/SLICE_203
ROUTE         1   e 0.001 */SLICE_203.F1 to *SLICE_203.DI1 Control/N_445_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_214 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_214.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_214.D1 to */SLICE_214.F1 Control/SLICE_214
ROUTE         1   e 0.001 */SLICE_214.F1 to *SLICE_214.DI1 Control/N_32s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_205 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_205.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_205.D1 to */SLICE_205.F1 Control/SLICE_205
ROUTE         1   e 0.001 */SLICE_205.F1 to *SLICE_205.DI1 Control/N_489_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_281 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_281.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_281.C1 to */SLICE_281.F1 Packetiser/UART_Inst/SLICE_281
ROUTE         1   e 0.001 */SLICE_281.F1 to *SLICE_281.DI1 Packetiser/UART_Inst/txData_RNO[7] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_207 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_207.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.D0 to */SLICE_207.F0 Control/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F0 to *SLICE_207.DI0 Control/N_522_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_271 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_271.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_271.C0 to */SLICE_271.F0 Packetiser/UART_Inst/SLICE_271
ROUTE         1   e 0.001 */SLICE_271.F0 to *SLICE_271.DI0 Packetiser/UART_Inst/rxData_7[6] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_207 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_207.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_207.D1 to */SLICE_207.F1 Control/SLICE_207
ROUTE         1   e 0.001 */SLICE_207.F1 to *SLICE_207.DI1 Control/N_533_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_295 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_295.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_295.D1 to */SLICE_295.F1 Packetiser/SLICE_295
ROUTE         1   e 0.001 */SLICE_295.F1 to *SLICE_295.DI1 Packetiser/N_88_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_240 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_240.B0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_240.B0 to */SLICE_240.F0 Packetiser/SLICE_240
ROUTE         4   e 0.001 */SLICE_240.F0 to *SLICE_240.DI0 Packetiser.opRxStream.EoP_0_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_287 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_287.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_287.D0 to */SLICE_287.F0 Packetiser/UART_Inst/SLICE_287
ROUTE         5   e 0.001 */SLICE_287.F0 to *SLICE_287.DI0 Packetiser/UART_Inst/rxState_3_sqmuxa (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_279 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_279.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D0 to */SLICE_279.F0 Packetiser/UART_Inst/SLICE_279
ROUTE         1   e 0.001 */SLICE_279.F0 to *SLICE_279.DI0 Packetiser/UART_Inst/txData_8[2] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Streamer1/SLICE_383 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_383.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_383.C0 to */SLICE_383.F0 Streamer1/SLICE_383
ROUTE         1   e 0.001 */SLICE_383.F0 to *SLICE_383.DI0 Streamer1/N_22s (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_279 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_279.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_279.D1 to */SLICE_279.F1 Packetiser/UART_Inst/SLICE_279
ROUTE         1   e 0.001 */SLICE_279.F1 to *SLICE_279.DI1 Packetiser/UART_Inst/txData_8[3] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_298 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_298.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_298.D1 to */SLICE_298.F1 Packetiser/SLICE_298
ROUTE         1   e 0.001 */SLICE_298.F1 to *SLICE_298.DI1 Packetiser/N_207_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_268 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_268.C1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_268.C1 to */SLICE_268.F1 Packetiser/UART_Inst/SLICE_268
ROUTE         1   e 0.001 */SLICE_268.F1 to *SLICE_268.DI1 Packetiser/UART_Inst/rxData_7[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/SLICE_408 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_408.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_408.D0 to */SLICE_408.F0 Packetiser/SLICE_408
ROUTE         1   e 0.001 */SLICE_408.F0 to *SLICE_408.DI0 Packetiser/N_132_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_213 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_213.C0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_213.C0 to */SLICE_213.F0 Control/SLICE_213
ROUTE         1   e 0.001 */SLICE_213.F0 to *SLICE_213.DI0 Control/State_nss[0] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Control/SLICE_204 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_204.D0 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_204.D0 to */SLICE_204.F0 Control/SLICE_204
ROUTE         1   e 0.001 */SLICE_204.F0 to *SLICE_204.DI0 Control/N_456_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to Packetiser/UART_Inst/SLICE_278 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_278.D1 ipReset_c
CTOF_DEL    ---     0.238 */SLICE_278.D1 to */SLICE_278.F1 Packetiser/UART_Inst/SLICE_278
ROUTE         1   e 0.001 */SLICE_278.F1 to *SLICE_278.DI1 Packetiser/UART_Inst/txData_8[1] (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.037ns delay ipReset to SLICE_300 (1.960ns delay and 0.077ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to   SLICE_300.A0 ipReset_c
CTOF_DEL    ---     0.238   SLICE_300.A0 to   SLICE_300.F0 SLICE_300
ROUTE         2   e 0.001   SLICE_300.F0 to  SLICE_300.DI0 ipReset_c_i (to ipClk_c)
                  --------
                    1.960   (53.6% logic, 46.4% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_1_2.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_0_3.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_0_3.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_1_2 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_1_2.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_3_0.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_2_1.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_3_0 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_3_0.RSTA ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    2.012ns delay ipReset to Streamer1/FIFOBLOCK/pdp_ram_0_2_1 (1.721ns delay and 0.291ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *am_0_2_1.RSTB ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_267 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_267.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_264 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_264.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_424 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_424.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_263 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_263.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_418 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_418.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_266 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_266.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_419 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_419.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Packetiser/UART_Inst/SLICE_265 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_265.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.947ns delay ipReset to Control/SLICE_403 (1.721ns delay and 0.226ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to */SLICE_403.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.922ns delay ipReset to ipUART_Rx_MGIOL (1.721ns delay and 0.201ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *_Rx_MGIOL.LSR ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMI_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *PWMI_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMModulated_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *ated_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWMQ_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to *PWMQ_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "ipReset" CLKPORT "ipClk" 

Report:    1.763ns delay ipReset to opPWM_MGIOL (1.721ns delay and 0.042ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.813         19.PAD to       19.PADDI ipReset
ROUTE       246   e 0.908       19.PADDI to opPWM_MGIOL.CE ipReset_c (to ipClk_c)
                  --------
                    1.721   (47.2% logic, 52.8% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: Unconstrained: CLOCK_TO_OUT
            13 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[0]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_366 to opLED[0]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_366.CLK to */SLICE_366.Q0 Register/SLICE_366 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_366.Q0 to *SLICE_1603.A0 Register/LEDs_Q[0]
CTOF_DEL    ---     0.238 *SLICE_1603.A0 to *SLICE_1603.F0 Register/SLICE_1603
ROUTE         1   e 0.908 *SLICE_1603.F0 to       46.PADDO un1_Register_i[32]
DOPAD_DEL   ---     1.117       46.PADDO to         46.PAD opLED[0]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[1]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_366 to opLED[1]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_366.CLK to */SLICE_366.Q1 Register/SLICE_366 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_366.Q1 to *SLICE_1604.A0 Register/LEDs_Q[1]
CTOF_DEL    ---     0.238 *SLICE_1604.A0 to *SLICE_1604.F0 Register/SLICE_1604
ROUTE         1   e 0.908 *SLICE_1604.F0 to       45.PADDO un1_Register_i[33]
DOPAD_DEL   ---     1.117       45.PADDO to         45.PAD opLED[1]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[4]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_368 to opLED[4]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_368.CLK to */SLICE_368.Q0 Register/SLICE_368 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_368.Q0 to *SLICE_1607.A0 Register/LEDs_Q[4]
CTOF_DEL    ---     0.238 *SLICE_1607.A0 to *SLICE_1607.F0 Register/SLICE_1607
ROUTE         1   e 0.908 *SLICE_1607.F0 to       40.PADDO un1_Register_i[36]
DOPAD_DEL   ---     1.117       40.PADDO to         40.PAD opLED[4]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[5]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_368 to opLED[5]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_368.CLK to */SLICE_368.Q1 Register/SLICE_368 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_368.Q1 to *SLICE_1608.A0 Register/LEDs_Q[5]
CTOF_DEL    ---     0.238 *SLICE_1608.A0 to *SLICE_1608.F0 Register/SLICE_1608
ROUTE         1   e 0.908 *SLICE_1608.F0 to       39.PADDO un1_Register_i[37]
DOPAD_DEL   ---     1.117       39.PADDO to         39.PAD opLED[5]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[2]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_367 to opLED[2]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_367.CLK to */SLICE_367.Q0 Register/SLICE_367 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_367.Q0 to *SLICE_1605.A0 Register/LEDs_Q[2]
CTOF_DEL    ---     0.238 *SLICE_1605.A0 to *SLICE_1605.F0 Register/SLICE_1605
ROUTE         1   e 0.908 *SLICE_1605.F0 to       44.PADDO un1_Register_i[34]
DOPAD_DEL   ---     1.117       44.PADDO to         44.PAD opLED[2]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[3]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_367 to opLED[3]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_367.CLK to */SLICE_367.Q1 Register/SLICE_367 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_367.Q1 to *SLICE_1606.A0 Register/LEDs_Q[3]
CTOF_DEL    ---     0.238 *SLICE_1606.A0 to *SLICE_1606.F0 Register/SLICE_1606
ROUTE         1   e 0.908 *SLICE_1606.F0 to       43.PADDO un1_Register_i[35]
DOPAD_DEL   ---     1.117       43.PADDO to         43.PAD opLED[3]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[6]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_369 to opLED[6]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_369.CLK to */SLICE_369.Q0 Register/SLICE_369 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_369.Q0 to *SLICE_1609.A0 Register/LEDs_Q[6]
CTOF_DEL    ---     0.238 *SLICE_1609.A0 to *SLICE_1609.F0 Register/SLICE_1609
ROUTE         1   e 0.908 *SLICE_1609.F0 to       38.PADDO un1_Register_i[38]
DOPAD_DEL   ---     1.117       38.PADDO to         38.PAD opLED[6]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opLED[7]" CLKPORT "ipClk" 

Report:    3.534ns delay Register/SLICE_369 to opLED[7]

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363 *SLICE_369.CLK to */SLICE_369.Q1 Register/SLICE_369 (from ipClk_c)
ROUTE         2   e 0.908 */SLICE_369.Q1 to *SLICE_1610.A0 Register/LEDs_Q[7]
CTOF_DEL    ---     0.238 *SLICE_1610.A0 to *SLICE_1610.F0 Register/SLICE_1610
ROUTE         1   e 0.908 *SLICE_1610.F0 to       37.PADDO un1_Register_i[39]
DOPAD_DEL   ---     1.117       37.PADDO to         37.PAD opLED[7]
                  --------
                    3.534   (48.6% logic, 51.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMI" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMI_MGIOL to opPWMI

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMI_MGIOL.CLK to *I_MGIOL.IOLDO opPWMI_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *I_MGIOL.IOLDO to      102.IOLDO opPWMI_c
DOPAD_DEL   ---     0.896      102.IOLDO to        102.PAD opPWMI
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMModulated" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMModulated_MGIOL to opPWMModulated

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *ted_MGIOL.CLK to *d_MGIOL.IOLDO opPWMModulated_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *d_MGIOL.IOLDO to      100.IOLDO opPWMModulated_c
DOPAD_DEL   ---     0.896      100.IOLDO to        100.PAD opPWMModulated
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWMQ" CLKPORT "ipClk" 

Report:    3.171ns delay opPWMQ_MGIOL to opPWMQ

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *WMQ_MGIOL.CLK to *Q_MGIOL.IOLDO opPWMQ_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *Q_MGIOL.IOLDO to      101.IOLDO opPWMQ_c
DOPAD_DEL   ---     0.896      101.IOLDO to        101.PAD opPWMQ
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opPWM" CLKPORT "ipClk" 

Report:    3.171ns delay opPWM_MGIOL to opPWM

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *PWM_MGIOL.CLK to *M_MGIOL.IOLDO opPWM_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *M_MGIOL.IOLDO to      103.IOLDO opPWM_c
DOPAD_DEL   ---     0.896      103.IOLDO to        103.PAD opPWM
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "opUART_Tx" CLKPORT "ipClk" 

Report:    3.171ns delay opUART_Tx_MGIOL to opUART_Tx

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     1.367 *_Tx_MGIOL.CLK to *x_MGIOL.IOLDO opUART_Tx_MGIOL (from ipClk_c)
ROUTE         1   e 0.908 *x_MGIOL.IOLDO to      109.IOLDO opUART_Tx_c
DOPAD_DEL   ---     0.896      109.IOLDO to        109.PAD opUART_Tx
                  --------
                    3.171   (71.4% logic, 28.6% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  121.168 MHz|  14  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 368
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_set_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.908ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.908ns          ipClk.PADDI to         SLICE_21.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_22.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_23.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to         SLICE_24.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_78.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_79.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_80.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_81.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_82.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_83.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_84.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_85.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_86.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_87.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_88.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_89.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_90.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_91.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_92.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    NCO1/SLICE_93.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_95.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to FOBLOCK/SLICE_96.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_101.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_102.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_103.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_104.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_105.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_106.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_112.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_113.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_114.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_115.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_116.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_117.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_118.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_119.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_120.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_121.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_122.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_152.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_153.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_154.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_155.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_156.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_172.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_173.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_177.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_178.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_179.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_180.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_181.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_182.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_183.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_184.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_185.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_186.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_187.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_188.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_189.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_190.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_191.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_192.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_193.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_194.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_195.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_196.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_197.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_198.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_199.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_200.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_201.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_202.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_203.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_204.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_205.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_206.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_207.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_208.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_209.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_210.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_211.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_212.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_214.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_215.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_216.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_217.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_218.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_219.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_220.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_221.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_222.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_223.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_224.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_225.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_226.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_227.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_228.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_229.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_230.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_231.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   NCO1/SLICE_232.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_233.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_234.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_235.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_236.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_237.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_238.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   PWMI/SLICE_239.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_240.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_241.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_242.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_243.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_244.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_245.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_246.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_247.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_248.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_250.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_252.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_253.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_255.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_256.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_257.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_258.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_259.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_268.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_269.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_270.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_271.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_272.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_273.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_274.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_275.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_276.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_277.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_282.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_283.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_284.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_285.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_286.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to T_Inst/SLICE_287.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_289.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_290.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_291.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_292.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_295.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_296.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_297.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_298.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_299.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_311.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_312.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_313.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_314.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_315.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_316.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_317.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_318.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_319.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_320.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to   QAM1/SLICE_321.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_325.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_326.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_327.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_328.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_329.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_330.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_331.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_332.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_333.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_334.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_335.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_336.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_337.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_338.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_339.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_340.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to 1/Sine/SLICE_341.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_342.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_343.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_344.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_345.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_346.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_347.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_348.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_349.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_350.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_351.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_352.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_353.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_354.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_355.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_356.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_357.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_358.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_359.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_360.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_361.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_362.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_363.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_364.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to        SLICE_365.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_366.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_367.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_368.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_369.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_370.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_371.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to OBLOCK/SLICE_372.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_373.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_374.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_375.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_376.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_377.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_378.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_379.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_380.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_381.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_382.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to eamer1/SLICE_383.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_387.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_388.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_389.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_390.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_391.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_392.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_393.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_394.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_395.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_396.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_397.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_398.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_399.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_400.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_401.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_402.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_403.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_409.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_410.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_411.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_412.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_414.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_415.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_416.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_417.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_418.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_419.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_420.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_421.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_422.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_423.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_424.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_425.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_426.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_427.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to ontrol/SLICE_428.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_429.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_430.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_431.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to etiser/SLICE_432.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_433.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_434.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_435.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_436.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_437.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_438.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_439.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_440.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_441.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_442.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_443.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_444.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_445.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_446.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_447.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to gister/SLICE_448.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to tiser/SLICE_1557.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMQ_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to     opPWMI_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to      opPWM_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to  ipUART_Rx_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to    ipReset_MGIOL.CLK ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.908ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_300.F0 to        SLICE_300.DI0 ipReset_c_i
  e 0.908ns         SLICE_300.F0 to egister/SLICE_370.M0 ipReset_c_i
  e 0.908ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.908ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_37.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_38.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_39.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_40.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_41.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_42.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    QAM1/SLICE_45.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_163.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_164.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_165.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_166.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_167.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_168.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_197.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_197.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_198.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_198.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_199.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_199.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_200.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_200.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_201.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_201.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_202.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_202.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_203.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_203.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_204.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_205.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_205.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_206.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_206.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_207.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_207.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_208.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_208.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_213.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_213.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_214.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_214.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to   NCO1/SLICE_232.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   PWMI/SLICE_239.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_240.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_250.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_251.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_252.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_253.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_263.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_264.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_265.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_266.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_267.CE ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_268.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_268.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_269.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_269.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_270.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_270.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_271.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_272.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_273.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_273.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_274.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_274.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_275.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_275.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_276.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_276.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_277.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_278.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_279.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_279.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_280.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_280.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_281.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_281.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_282.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to RT_Inst/SLICE_287.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_289.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_289.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_290.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_290.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_291.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_292.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_293.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_294.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_295.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_295.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_296.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_297.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_298.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_298.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_299.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to         SLICE_300.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_301.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_302.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_303.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_304.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_305.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_306.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_307.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_312.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_313.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_314.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_315.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_316.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_317.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_318.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_319.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_320.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_321.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to   QAM1/SLICE_322.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_365.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_373.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_374.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_374.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_374.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_383.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_385.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to reamer1/SLICE_385.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_386.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_403.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_404.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_405.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_406.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_407.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_408.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_409.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_410.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_411.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_412.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_413.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to ketiser/SLICE_413.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_418.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_419.CE ipReset_c
  e 0.908ns        ipReset.PADDI to Control/SLICE_424.CE ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_429.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_430.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_431.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_432.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1534.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1536.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1539.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1541.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1542.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1554.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1556.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1557.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1558.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1559.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1560.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1561.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1562.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1563.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to tiser/SLICE_1563.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1564.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1565.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1566.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1567.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1568.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1569.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1570.D0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1570.D1 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1573.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1575.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1576.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1577.A1 ipReset_c
  e 0.908ns        ipReset.PADDI to        SLICE_1581.B1 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1586.C1 ipReset_c
  e 0.908ns        ipReset.PADDI to eamer1/SLICE_1596.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to ontrol/SLICE_1611.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1616.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to T_Inst/SLICE_1617.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1620.A0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1622.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1624.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1625.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1626.C0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1628.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to etiser/SLICE_1629.B0 ipReset_c
  e 0.908ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.908ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.908ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.908ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.908ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.908ns egister/SLICE_366.Q0 to gister/SLICE_1603.A0 Register/LEDs_Q[0]
  e 0.908ns egister/SLICE_366.Q1 to gister/SLICE_1604.A0 Register/LEDs_Q[1]
  e 0.908ns egister/SLICE_367.Q0 to gister/SLICE_1605.A0 Register/LEDs_Q[2]
  e 0.908ns egister/SLICE_367.Q1 to gister/SLICE_1606.A0 Register/LEDs_Q[3]
  e 0.908ns egister/SLICE_368.Q0 to gister/SLICE_1607.A0 Register/LEDs_Q[4]
  e 0.908ns egister/SLICE_368.Q1 to gister/SLICE_1608.A0 Register/LEDs_Q[5]
  e 0.908ns egister/SLICE_369.Q0 to gister/SLICE_1609.A0 Register/LEDs_Q[6]
  e 0.908ns egister/SLICE_369.Q1 to gister/SLICE_1610.A0 Register/LEDs_Q[7]
  e 0.908ns       ipBtn[3].PADDI to gister/SLICE_1599.B0 ipBtn_c[3]
  e 0.908ns       ipBtn[2].PADDI to gister/SLICE_1600.B0 ipBtn_c[2]
  e 0.908ns       ipBtn[1].PADDI to gister/SLICE_1601.B0 ipBtn_c[1]
  e 0.908ns       ipBtn[0].PADDI to gister/SLICE_1602.B0 ipBtn_c[0]
  e 0.908ns gister/SLICE_1603.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.908ns gister/SLICE_1604.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.908ns gister/SLICE_1605.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.908ns gister/SLICE_1606.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.908ns gister/SLICE_1607.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.908ns gister/SLICE_1608.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.908ns gister/SLICE_1609.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.908ns gister/SLICE_1610.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.908ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.908ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.908ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 20541 paths, 1 nets, and 14211 connections (96.14% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 17:46:44 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -c -u 0 -gt -mapchkpnt 0 -sethld -o Modulator_impl1.tw1 -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1_map.ncd Modulator_impl1.prf 
Design file:     modulator_impl1_map.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Packetiser/UART_Inst/BitsSent[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/UART_Inst/BitsSent[3]  (to ipClk_c +)

   Delay:               0.283ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.283ns physical path delay Packetiser/UART_Inst/SLICE_262 to Packetiser/UART_Inst/SLICE_262 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.001ns) by 0.282ns

 Physical Path Details:

      Data path Packetiser/UART_Inst/SLICE_262 to Packetiser/UART_Inst/SLICE_262:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120 *SLICE_262.CLK to */SLICE_262.Q0 Packetiser/UART_Inst/SLICE_262 (from ipClk_c)
ROUTE         3   e 0.103 */SLICE_262.Q0 to */SLICE_262.B1 Packetiser/UART_Inst/BitsSent[2]
CTOF_DEL    ---     0.059 */SLICE_262.B1 to */SLICE_262.F1 Packetiser/UART_Inst/SLICE_262
ROUTE         1   e 0.001 */SLICE_262.F1 to *SLICE_262.DI1 Packetiser/UART_Inst/un1_BitsSent_3_axbxc3 (to ipClk_c)
                  --------
                    0.283   (63.3% logic, 36.7% route), 2 logic levels.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 368
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


--------------------------------------------------------------------------------
<A name="mtw1_hold_uncoverconns"></A><B><U><big>                Connections not covered by the preferences</big></U></B>
--------------------------------------------------------------------------------

     Delay                        Element                 Net

  e 0.450ns pUART_Tx_MGIOL.IOLDO to      opUART_Tx.IOLDO opUART_Tx_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_273.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_274.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_275.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_276.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to T_Inst/SLICE_277.CLK ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_3_0.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_0_3.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_1_2.CLKB ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKA ipClk_c
  e 0.450ns          ipClk.PADDI to K/pdp_ram_0_2_1.CLKB ipClk_c
  e 0.001ns         SLICE_300.F0 to        SLICE_300.DI0 ipReset_c_i
  e 0.450ns         SLICE_300.F0 to egister/SLICE_370.M0 ipReset_c_i
  e 0.450ns      ipUART_Rx.PADDI to   ipUART_Rx_MGIOL.DI ipUART_Rx_c
  e 0.450ns        ipReset.PADDI to         SLICE_21.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_22.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_23.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_24.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_37.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_38.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_39.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_40.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_41.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_42.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_43.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_44.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    QAM1/SLICE_45.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_78.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_79.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_80.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_81.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_82.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_83.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_84.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_85.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_86.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_87.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_88.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_89.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_90.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_91.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_92.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to    NCO1/SLICE_93.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_163.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_164.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_165.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_166.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_167.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_168.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_177.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_178.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_179.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_180.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_181.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_182.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_183.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_184.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_185.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_186.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_187.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_188.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_189.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_190.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_191.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_192.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_197.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_197.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_198.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_198.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_199.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_199.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_200.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_200.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_201.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_201.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_202.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_202.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_203.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_203.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_204.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_205.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_205.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_206.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_206.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_207.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_207.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_208.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_208.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_213.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_213.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_214.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_214.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to   NCO1/SLICE_232.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   PWMI/SLICE_239.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_240.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_250.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_251.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_252.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_253.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_263.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_264.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_265.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_266.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_267.CE ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_268.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_268.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_269.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_269.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_270.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_270.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_271.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_272.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_273.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_273.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_274.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_274.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_275.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_275.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_276.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_276.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_277.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_278.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_279.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_279.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_280.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_280.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_281.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_281.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_282.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to RT_Inst/SLICE_287.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_289.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_289.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_290.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_290.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_291.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_292.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_293.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_294.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_295.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_295.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_296.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_297.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_298.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_298.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_299.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to         SLICE_300.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_301.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_302.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_303.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_304.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_305.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_306.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_307.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_308.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_309.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_310.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_311.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_312.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_313.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_314.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_315.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_316.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_317.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_318.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_319.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_320.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_321.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to   QAM1/SLICE_322.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_365.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_373.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_374.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_374.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_374.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_383.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_385.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to reamer1/SLICE_385.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_386.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_403.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_404.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_405.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_406.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_407.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_408.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_409.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_410.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_411.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_412.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_413.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to ketiser/SLICE_413.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_418.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_419.CE ipReset_c
  e 0.450ns        ipReset.PADDI to Control/SLICE_424.CE ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_429.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_430.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_431.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_432.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1534.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1536.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1539.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1541.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1542.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1554.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1556.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1557.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1558.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1559.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1560.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1561.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1562.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1563.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to tiser/SLICE_1563.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1564.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1565.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1566.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1567.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1568.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1569.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1570.D0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1570.D1 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1573.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1575.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1576.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1577.A1 ipReset_c
  e 0.450ns        ipReset.PADDI to        SLICE_1581.B1 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1586.C1 ipReset_c
  e 0.450ns        ipReset.PADDI to eamer1/SLICE_1596.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to ontrol/SLICE_1611.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1616.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to T_Inst/SLICE_1617.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1620.A0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1622.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1624.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1625.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1626.C0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1628.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to etiser/SLICE_1629.B0 ipReset_c
  e 0.450ns        ipReset.PADDI to WMModulated_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMQ_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to      opPWMI_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to       opPWM_MGIOL.CE ipReset_c
  e 0.450ns        ipReset.PADDI to  ipUART_Rx_MGIOL.LSR ipReset_c
  e 0.450ns        ipReset.PADDI to     ipReset_MGIOL.DI ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_3_0.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_0_3.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_1_2.RSTB ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTA ipReset_c
  e 0.450ns        ipReset.PADDI to K/pdp_ram_0_2_1.RSTB ipReset_c
  e 0.450ns   opPWMI_MGIOL.IOLDO to         opPWMI.IOLDO opPWMI_c
  e 0.450ns egister/SLICE_366.Q0 to gister/SLICE_1603.A0 Register/LEDs_Q[0]
  e 0.450ns egister/SLICE_366.Q1 to gister/SLICE_1604.A0 Register/LEDs_Q[1]
  e 0.450ns egister/SLICE_367.Q0 to gister/SLICE_1605.A0 Register/LEDs_Q[2]
  e 0.450ns egister/SLICE_367.Q1 to gister/SLICE_1606.A0 Register/LEDs_Q[3]
  e 0.450ns egister/SLICE_368.Q0 to gister/SLICE_1607.A0 Register/LEDs_Q[4]
  e 0.450ns egister/SLICE_368.Q1 to gister/SLICE_1608.A0 Register/LEDs_Q[5]
  e 0.450ns egister/SLICE_369.Q0 to gister/SLICE_1609.A0 Register/LEDs_Q[6]
  e 0.450ns egister/SLICE_369.Q1 to gister/SLICE_1610.A0 Register/LEDs_Q[7]
  e 0.450ns       ipBtn[3].PADDI to gister/SLICE_1599.B0 ipBtn_c[3]
  e 0.450ns       ipBtn[2].PADDI to gister/SLICE_1600.B0 ipBtn_c[2]
  e 0.450ns       ipBtn[1].PADDI to gister/SLICE_1601.B0 ipBtn_c[1]
  e 0.450ns       ipBtn[0].PADDI to gister/SLICE_1602.B0 ipBtn_c[0]
  e 0.450ns gister/SLICE_1603.F0 to       opLED[0].PADDO un1_Register_i[32]
  e 0.450ns gister/SLICE_1604.F0 to       opLED[1].PADDO un1_Register_i[33]
  e 0.450ns gister/SLICE_1605.F0 to       opLED[2].PADDO un1_Register_i[34]
  e 0.450ns gister/SLICE_1606.F0 to       opLED[3].PADDO un1_Register_i[35]
  e 0.450ns gister/SLICE_1607.F0 to       opLED[4].PADDO un1_Register_i[36]
  e 0.450ns gister/SLICE_1608.F0 to       opLED[5].PADDO un1_Register_i[37]
  e 0.450ns gister/SLICE_1609.F0 to       opLED[6].PADDO un1_Register_i[38]
  e 0.450ns gister/SLICE_1610.F0 to       opLED[7].PADDO un1_Register_i[39]
  e 0.450ns    opPWM_MGIOL.IOLDO to          opPWM.IOLDO opPWM_c
  e 0.450ns   opPWMQ_MGIOL.IOLDO to         opPWMQ.IOLDO opPWMQ_c
  e 0.450ns odulated_MGIOL.IOLDO to opPWMModulated.IOLDO opPWMModulated_c

--------------------------------------------------------------------------------


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 20541 paths, 1 nets, and 14497 connections (98.07% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
