<profile>

<section name = "Vitis HLS Report for 'Conv'" level="0">
<item name = "Date">Thu Apr 20 21:07:57 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">conv_core</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Conv_Pipeline_Input_Channel_fu_387">Conv_Pipeline_Input_Channel, 2, 327691, 20.000 ns, 3.277 ms, 2, 327691, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3">?, ?, ?, -, -, 0 ~ 4261413375, no</column>
<column name=" + VITIS_LOOP_48_4_VITIS_LOOP_50_5">?, ?, 9 ~ 327707, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 11, -, -, -</column>
<column name="Expression">-, -, 0, 1556, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 15, 3359, 3899, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 595, -</column>
<column name="Register">-, -, 2028, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 11, 5, 11, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Conv_Pipeline_Input_Channel_fu_387">Conv_Pipeline_Input_Channel, 0, 3, 685, 837, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 474, 748, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U13">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U14">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 718, 1318, 0</column>
<column name="mul_16ns_32ns_48_2_1_U17">mul_16ns_32ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U19">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U20">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32ns_16ns_48_2_1_U23">mul_32ns_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_32s_16ns_48_2_1_U22">mul_32s_16ns_48_2_1, 0, 2, 165, 50, 0</column>
<column name="mul_8ns_8ns_16_1_1_U18">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="mul_8ns_8ns_16_1_1_U21">mul_8ns_8ns_16_1_1, 0, 0, 0, 41, 0</column>
<column name="sdiv_18ns_9ns_16_22_seq_1_U15">sdiv_18ns_9ns_16_22_seq_1, 0, 0, 226, 137, 0</column>
<column name="sdiv_18ns_9ns_16_22_seq_1_U16">sdiv_18ns_9ns_16_22_seq_1, 0, 0, 226, 137, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_mul_sub_16ns_8ns_8ns_16_4_1_U26">mac_mul_sub_16ns_8ns_8ns_16_4_1, i0 * i1 - i2</column>
<column name="mac_muladd_16ns_16ns_48ns_48_4_1_U31">mac_muladd_16ns_16ns_48ns_48_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16ns_48s_48_4_1_U33">mac_muladd_16s_16ns_48s_48_4_1, i0 + i1 * i2</column>
<column name="mul_mul_16ns_16ns_32_4_1_U24">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U25">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U29">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_16ns_32_4_1_U32">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U27">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16ns_8ns_16_4_1_U28">mul_mul_16ns_8ns_16_4_1, i0 * i1</column>
<column name="mul_mul_16s_16ns_32_4_1_U30">mul_mul_16s_16ns_32_4_1, i0 * i1</column>
<column name="mul_mul_8ns_16ns_24_4_1_U34">mul_mul_8ns_16ns_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Hout_V_fu_665_p2">+, 0, 0, 23, 16, 1</column>
<column name="Wout_V_fu_656_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln1073_1_fu_798_p2">+, 0, 0, 55, 48, 1</column>
<column name="add_ln1073_2_fu_994_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln1073_fu_1057_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln1559_1_fu_500_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln1559_2_fu_583_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln1559_3_fu_604_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln1559_fu_443_p2">+, 0, 0, 14, 9, 2</column>
<column name="add_ln232_2_fu_1186_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln41_fu_812_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln48_fu_1005_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln587_2_fu_955_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln587_fu_788_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln74_fu_1239_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_773_p2">+, 0, 0, 71, 64, 64</column>
<column name="h_V_fu_975_p2">+, 0, 0, 23, 16, 16</column>
<column name="h_V_mid1_fu_1015_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_4_fu_895_p2">+, 0, 0, 23, 16, 1</column>
<column name="j_fu_1052_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_1223_p2">+, 0, 0, 15, 8, 1</column>
<column name="p_mid129_fu_830_p2">+, 0, 0, 71, 64, 64</column>
<column name="tmp_fu_1206_p2">+, 0, 0, 39, 32, 32</column>
<column name="w_V_fu_1116_p2">+, 0, 0, 23, 16, 16</column>
<column name="grp_fu_625_p0">-, 0, 0, 25, 18, 18</column>
<column name="grp_fu_646_p0">-, 0, 0, 25, 18, 18</column>
<column name="sub_ln1559_1_fu_473_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1559_2_fu_514_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub_ln1559_3_fu_530_p2">-, 0, 0, 15, 1, 8</column>
<column name="sub_ln1559_fu_457_p2">-, 0, 0, 14, 1, 9</column>
<column name="sub_ln43_fu_924_p2">-, 0, 0, 23, 16, 16</column>
<column name="and_ln54_1_fu_1155_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln54_fu_1149_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln71_1_fu_1299_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln71_fu_1305_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp_i_i3952218_fu_717_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln1073_1_fu_793_p2">icmp, 0, 0, 23, 48, 48</column>
<column name="icmp_ln1073_2_fu_807_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln1073_3_fu_863_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1073_4_fu_989_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1073_5_fu_1144_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln1073_6_fu_1000_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1073_fu_731_p2">icmp, 0, 0, 13, 16, 1</column>
<column name="icmp_ln54_1_fu_1044_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln54_fu_984_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="icmp_ln71_1_fu_1287_p2">icmp, 0, 0, 15, 23, 1</column>
<column name="icmp_ln71_fu_1281_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="or_ln43_fu_875_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln54_fu_1125_p2">or, 0, 0, 16, 16, 16</column>
<column name="or_ln71_fu_1293_p2">or, 0, 0, 2, 1, 1</column>
<column name="grp_fu_1329_p0">select, 0, 0, 16, 1, 1</column>
<column name="pad_x_V_1_fu_554_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_x_V_fu_489_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_1_fu_561_p3">select, 0, 0, 8, 1, 8</column>
<column name="pad_y_V_fu_546_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1073_1_fu_937_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1073_2_fu_845_p3">select, 0, 0, 62, 1, 62</column>
<column name="select_ln1073_3_fu_912_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln1073_4_fu_949_p3">select, 0, 0, 48, 1, 48</column>
<column name="select_ln1073_5_fu_868_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1073_6_fu_905_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln1073_7_fu_1063_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln1073_fu_889_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln43_1_fu_918_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln43_2_fu_960_p3">select, 0, 0, 48, 1, 48</column>
<column name="select_ln47_1_fu_1020_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln47_2_fu_1036_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln47_3_fu_1107_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln47_fu_1092_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln74_fu_1310_p3">select, 0, 0, 32, 1, 1</column>
<column name="xor_ln54_fu_1138_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">353, 74, 1, 74</column>
<column name="ap_phi_mux_sum_3_phi_fu_376_p6">9, 2, 32, 64</column>
<column name="cout_fu_202">9, 2, 16, 32</column>
<column name="gmem_ARADDR">14, 3, 64, 192</column>
<column name="gmem_ARLEN">14, 3, 32, 96</column>
<column name="gmem_ARVALID">14, 3, 1, 3</column>
<column name="gmem_RREADY">14, 3, 1, 3</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_402_ce">14, 3, 1, 3</column>
<column name="grp_fu_402_p0">14, 3, 32, 96</column>
<column name="grp_fu_402_p1">14, 3, 32, 96</column>
<column name="i_fu_194">9, 2, 16, 32</column>
<column name="ii_reg_337">9, 2, 8, 16</column>
<column name="indvar_flatten12_fu_198">9, 2, 32, 64</column>
<column name="indvar_flatten51_fu_206">9, 2, 48, 96</column>
<column name="indvar_flatten_reg_326">9, 2, 16, 32</column>
<column name="jj_1_reg_348">9, 2, 8, 16</column>
<column name="lhs_V_1_fu_190">9, 2, 16, 32</column>
<column name="sum_1_reg_360">9, 2, 32, 64</column>
<column name="sum_3_reg_372">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_cast10_reg_1639">16, 0, 24, 8</column>
<column name="CHin_read_reg_1493">16, 0, 16, 0</column>
<column name="CHout_cast6_reg_1644">16, 0, 32, 16</column>
<column name="CHout_cast_reg_1588">16, 0, 48, 32</column>
<column name="CHout_read_reg_1475">16, 0, 16, 0</column>
<column name="Hin_read_reg_1488">16, 0, 16, 0</column>
<column name="Kx_cast7_reg_1634">8, 0, 16, 8</column>
<column name="Kx_read_reg_1467">8, 0, 8, 0</column>
<column name="Ky_read_reg_1460">8, 0, 8, 0</column>
<column name="Sx_read_reg_1454">8, 0, 8, 0</column>
<column name="Sy_read_reg_1448">8, 0, 8, 0</column>
<column name="W_read_reg_1427">64, 0, 64, 0</column>
<column name="Win_read_reg_1482">16, 0, 16, 0</column>
<column name="Wout_V_cast_reg_1570">16, 0, 32, 16</column>
<column name="Wout_V_reg_1558">16, 0, 16, 0</column>
<column name="add_ln1073_1_reg_1702">48, 0, 48, 0</column>
<column name="add_ln1073_2_reg_1807">16, 0, 16, 0</column>
<column name="add_ln1559_2_reg_1522">17, 0, 17, 0</column>
<column name="add_ln1559_3_reg_1533">17, 0, 17, 0</column>
<column name="add_ln232_2_reg_1894">64, 0, 64, 0</column>
<column name="add_ln41_reg_1716">16, 0, 16, 0</column>
<column name="add_ln587_reg_1694">48, 0, 48, 0</column>
<column name="and_ln54_1_reg_1860">1, 0, 1, 0</column>
<column name="ap_CS_fsm">73, 0, 73, 0</column>
<column name="bias_read_reg_1421">64, 0, 64, 0</column>
<column name="bitcast_ln1073_reg_1794">32, 0, 32, 0</column>
<column name="cmp_i_i3952218_reg_1649">1, 0, 1, 0</column>
<column name="conv3_i12_i542_reg_1607">8, 0, 16, 8</column>
<column name="conv_i_i394_reg_1622">16, 0, 32, 16</column>
<column name="cout_fu_202">16, 0, 16, 0</column>
<column name="feature_in_read_reg_1432">64, 0, 64, 0</column>
<column name="feature_out_read_reg_1416">64, 0, 64, 0</column>
<column name="gmem_addr_1_reg_1929">64, 0, 64, 0</column>
<column name="gmem_addr_reg_1722">64, 0, 64, 0</column>
<column name="grp_Conv_Pipeline_Input_Channel_fu_387_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_194">16, 0, 16, 0</column>
<column name="icmp_ln1073_2_reg_1707">1, 0, 1, 0</column>
<column name="icmp_ln1073_6_reg_1812">1, 0, 1, 0</column>
<column name="icmp_ln1073_reg_1663">1, 0, 1, 0</column>
<column name="icmp_ln54_1_reg_1834">1, 0, 1, 0</column>
<column name="icmp_ln54_reg_1799">1, 0, 1, 0</column>
<column name="ii_reg_337">8, 0, 8, 0</column>
<column name="indvar_flatten12_fu_198">32, 0, 32, 0</column>
<column name="indvar_flatten51_fu_206">48, 0, 48, 0</column>
<column name="indvar_flatten_reg_326">16, 0, 16, 0</column>
<column name="jj_1_reg_348">8, 0, 8, 0</column>
<column name="lhs_V_1_fu_190">16, 0, 16, 0</column>
<column name="mode_read_reg_1442">1, 0, 1, 0</column>
<column name="mul_i_mid1_reg_1778">48, 0, 48, 0</column>
<column name="mul_i_reg_1686">48, 0, 48, 0</column>
<column name="mul_ln47_1_reg_1884">48, 0, 48, 0</column>
<column name="mul_ln47_2_reg_1850">16, 0, 16, 0</column>
<column name="mul_ln47_3_reg_1889">32, 0, 32, 0</column>
<column name="mul_ln47_reg_1864">32, 0, 32, 0</column>
<column name="mul_ln6_1_reg_1582">32, 0, 32, 0</column>
<column name="mul_ln6_2_reg_1658">48, 0, 48, 0</column>
<column name="mul_ln6_reg_1653">16, 0, 16, 0</column>
<column name="pad_x_V_1_reg_1507">8, 0, 8, 0</column>
<column name="pad_y_V_1_reg_1512">8, 0, 8, 0</column>
<column name="relu_en_read_reg_1437">1, 0, 1, 0</column>
<column name="ret_V_mid1_reg_1768">32, 0, 32, 0</column>
<column name="ret_V_reg_1676">32, 0, 32, 0</column>
<column name="rhs_V_2_reg_1629">16, 0, 48, 32</column>
<column name="rhs_V_5_reg_1601">8, 0, 16, 8</column>
<column name="sdiv_ln1559_1_reg_1565">16, 0, 16, 0</column>
<column name="select_ln1073_1_reg_1783">16, 0, 16, 0</column>
<column name="select_ln1073_5_reg_1728">1, 0, 1, 0</column>
<column name="select_ln1073_6_reg_1752">16, 0, 16, 0</column>
<column name="select_ln43_2_reg_1789">48, 0, 48, 0</column>
<column name="select_ln43_reg_1735">16, 0, 16, 0</column>
<column name="select_ln47_1_reg_1818">16, 0, 16, 0</column>
<column name="select_ln47_2_reg_1828">8, 0, 8, 0</column>
<column name="select_ln47_reg_1844">8, 0, 8, 0</column>
<column name="select_ln74_reg_1941">32, 0, 32, 0</column>
<column name="sub_ln1541_reg_1757">16, 0, 16, 0</column>
<column name="sub_ln43_reg_1762">16, 0, 16, 0</column>
<column name="sum_1_reg_360">32, 0, 32, 0</column>
<column name="sum_3_reg_372">32, 0, 32, 0</column>
<column name="sum_reg_1935">32, 0, 32, 0</column>
<column name="tmp13_reg_1919">48, 0, 48, 0</column>
<column name="tmp_reg_1909">32, 0, 32, 0</column>
<column name="trunc_ln4_reg_1904">62, 0, 62, 0</column>
<column name="w_V_reg_1855">16, 0, 16, 0</column>
<column name="zext_ln1541_1_reg_1617">8, 0, 16, 8</column>
<column name="zext_ln1541_reg_1612">8, 0, 16, 8</column>
<column name="zext_ln1559_3_reg_1517">16, 0, 17, 1</column>
<column name="zext_ln1559_8_reg_1527">16, 0, 17, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Conv, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Conv, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
