// Seed: 560131219
module module_0 #(
    parameter id_3 = 32'd92
);
  logic [7:0] id_1;
  wire id_2;
  parameter id_3 = 1 !=? 1;
  always @(*) begin : LABEL_0
    if (-1'b0) begin : LABEL_1
      if (1) begin : LABEL_2
        if (1) begin : LABEL_3
          if (1) begin : LABEL_4
            wait (1'b0);
          end
        end
      end
    end
  end
  logic [7:0] id_4;
  logic [id_3 : 1] id_5;
  wire [id_3 : id_3] id_6;
  assign id_4[$realtime] = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output reg id_1;
  always @(id_8 or id_3) begin : LABEL_0
    id_1 = -1;
  end
endmodule
