set_min_delay 4.0 -rise -fall -through adder1 -to [get_ports clk*] -rise_to core_clock -fall_to pin2 -probe -reset_path
