<stg><name>process_word_Pipeline_VITIS_LOOP_113_1</name>


<trans_list>

<trans id="305" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bank_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:1 %last_wrd_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last_wrd

]]></Node>
<StgValue><ssdm name="last_wrd_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %add_ln114_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %add_ln114

]]></Node>
<StgValue><ssdm name="add_ln114_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %zext_ln125_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:4 %word_buffer_m_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %word_buffer_m_offset

]]></Node>
<StgValue><ssdm name="word_buffer_m_offset_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:5 %trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="4">
<![CDATA[
newFuncRoot:6 %zext_ln125_cast2 = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast2"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %zext_ln125_cast = zext i4 %zext_ln125_read

]]></Node>
<StgValue><ssdm name="zext_ln125_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i4 0, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body:0 %bank_V_2 = load i4 %bank_V

]]></Node>
<StgValue><ssdm name="bank_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:2 %icmp_ln1027 = icmp_eq  i4 %bank_V_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln1027"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body:4 %add_ln840 = add i4 %bank_V_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln113 = br i1 %icmp_ln1027, void %for.body.split, void %VITIS_LOOP_83_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="4">
<![CDATA[
for.body.split:0 %bank_V_cast = zext i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="bank_V_cast"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="4">
<![CDATA[
for.body.split:1 %zext_ln127 = zext i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body.split:2 %add_ln127 = add i5 %zext_ln125_cast, i5 %zext_ln127

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="4">
<![CDATA[
for.body.split:37 %lhs = trunc i4 %bank_V_2

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="3">
<![CDATA[
for.body.split:38 %zext_ln186 = zext i3 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.split:39 %s_idx_V = add i6 %add_ln114_read, i6 %zext_ln186

]]></Node>
<StgValue><ssdm name="s_idx_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
for.body.split:40 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %s_idx_V, i32 5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:41 %br_ln115 = br i1 %tmp_24, void %VITIS_LOOP_124_3, void %VITIS_LOOP_117_2_ifconv

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_3:0 %add_ln125 = add i6 %zext_ln125_cast2, i6 %s_idx_V

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="6">
<![CDATA[
VITIS_LOOP_124_3:1 %trunc_ln125 = trunc i6 %add_ln125

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_124_3:2 %p_shl4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln125, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
VITIS_LOOP_124_3:3 %tmp_25 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %add_ln125, i1 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_124_3:4 %zext_ln125_1 = zext i7 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:5 %add_ln125_1 = add i8 %p_shl4, i8 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:7 %or_ln125 = or i8 %add_ln125_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln125"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:8 %zext_ln125_3 = zext i8 %or_ln125

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:9 %word_buffer_m_addr = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_3

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:10 %add_ln125_2 = add i8 %add_ln125_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:11 %zext_ln125_4 = zext i8 %add_ln125_2

]]></Node>
<StgValue><ssdm name="zext_ln125_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:12 %word_buffer_m_addr_1 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_124_3:35 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.0, void %for.inc63.1.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:0 %word_buffer_m_load = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:2 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
lor.lhs.false80:0 %rb_addr_1 = getelementptr i1 %rb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="rb_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3">
<![CDATA[
lor.lhs.false80:1 %rb_load_1 = load i3 %rb_addr_1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:0 %s_idx_V_cast = add i3 %trunc_ln_read, i3 %lhs

]]></Node>
<StgValue><ssdm name="s_idx_V_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="3" op_3_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:1 %tmp_9 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i3.i3, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i3 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="7">
<![CDATA[
VITIS_LOOP_117_2_ifconv:2 %zext_ln118_8 = zext i7 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln118_8"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="3" op_3_bw="1">
<![CDATA[
VITIS_LOOP_117_2_ifconv:3 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i3.i1, i1 %word_buffer_m_offset_read, i3 %s_idx_V_cast, i1 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="5">
<![CDATA[
VITIS_LOOP_117_2_ifconv:4 %zext_ln118_9 = zext i5 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln118_9"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:5 %add_ln118_7 = add i8 %zext_ln118_8, i8 %zext_ln118_9

]]></Node>
<StgValue><ssdm name="add_ln118_7"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:7 %or_ln118_1 = or i8 %add_ln118_7, i8 1

]]></Node>
<StgValue><ssdm name="or_ln118_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:8 %zext_ln118_11 = zext i8 %or_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_11"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:9 %old_word_buffer_m_addr = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_11

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:10 %add_ln118_8 = add i8 %add_ln118_7, i8 2

]]></Node>
<StgValue><ssdm name="add_ln118_8"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:11 %zext_ln118_12 = zext i8 %add_ln118_8

]]></Node>
<StgValue><ssdm name="zext_ln118_12"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:12 %old_word_buffer_m_addr_1 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_12

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:35 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:37 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:56 %rb_addr = getelementptr i1 %rb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:57 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc93:2 %store_ln113 = store i4 %add_ln840, i4 %bank_V

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.body.split:3 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln127, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.body.split:4 %tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %add_ln127, i1 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="6">
<![CDATA[
for.body.split:5 %zext_ln127_1 = zext i6 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:6 %add_ln127_1 = add i8 %p_shl, i8 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="add_ln127_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:12 %or_ln118 = or i8 %add_ln127_1, i8 1

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:13 %zext_ln118 = zext i8 %or_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %line_buffer_m_2_addr_2 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:13 %add_ln125_3 = add i8 %add_ln125_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:14 %zext_ln125_5 = zext i8 %add_ln125_3

]]></Node>
<StgValue><ssdm name="zext_ln125_5"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:15 %word_buffer_m_addr_10 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_5

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_10"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:16 %add_ln125_4 = add i8 %add_ln125_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln125_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:17 %zext_ln125_6 = zext i8 %add_ln125_4

]]></Node>
<StgValue><ssdm name="zext_ln125_6"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:18 %word_buffer_m_addr_11 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_6

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_11"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:0 %word_buffer_m_load = load i8 %word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="word_buffer_m_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.0:1 %store_ln125 = store i2 %word_buffer_m_load, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.0:2 %word_buffer_m_load_2 = load i8 %word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.0:3 %br_ln125 = br void %for.inc63.1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.1.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.1.critedge:1 %br_ln0 = br void %for.inc63.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:0 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:2 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="3">
<![CDATA[
lor.lhs.false80:1 %rb_load_1 = load i3 %rb_addr_1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false80:2 %br_ln128 = br i1 %rb_load_1, void %cond.false84, void %cond.true83

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="rb_load_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
cond.true83:0 %br_ln128 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:13 %add_ln118_9 = add i8 %add_ln118_7, i8 3

]]></Node>
<StgValue><ssdm name="add_ln118_9"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:14 %zext_ln118_13 = zext i8 %add_ln118_9

]]></Node>
<StgValue><ssdm name="zext_ln118_13"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:15 %old_word_buffer_m_addr_2 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_13

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:16 %add_ln118_10 = add i8 %add_ln118_7, i8 4

]]></Node>
<StgValue><ssdm name="add_ln118_10"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:17 %zext_ln118_14 = zext i8 %add_ln118_10

]]></Node>
<StgValue><ssdm name="zext_ln118_14"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:18 %old_word_buffer_m_addr_3 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_14

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:35 %old_word_buffer_m_load = load i8 %old_word_buffer_m_addr

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:36 %store_ln118 = store i2 %old_word_buffer_m_load, i8 %line_buffer_m_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:37 %old_word_buffer_m_load_4 = load i8 %old_word_buffer_m_addr_1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:39 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:41 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:57 %rb_load = load i3 %rb_addr

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_117_2_ifconv:58 %br_ln121 = br i1 %rb_load, void %cond.false35, void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:15 %add_ln118 = add i8 %add_ln127_1, i8 2

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:16 %zext_ln118_1 = zext i8 %add_ln118

]]></Node>
<StgValue><ssdm name="zext_ln118_1"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:17 %line_buffer_m_2_addr_3 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_1

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:18 %add_ln118_1 = add i8 %add_ln127_1, i8 3

]]></Node>
<StgValue><ssdm name="add_ln118_1"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:19 %zext_ln118_2 = zext i8 %add_ln118_1

]]></Node>
<StgValue><ssdm name="zext_ln118_2"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %line_buffer_m_2_addr_4 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:19 %add_ln125_5 = add i8 %add_ln125_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln125_5"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:20 %zext_ln125_7 = zext i8 %add_ln125_5

]]></Node>
<StgValue><ssdm name="zext_ln125_7"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:21 %word_buffer_m_addr_13 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_7

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_13"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:22 %add_ln125_6 = add i8 %add_ln125_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln125_6"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:23 %zext_ln125_8 = zext i8 %add_ln125_6

]]></Node>
<StgValue><ssdm name="zext_ln125_8"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:24 %word_buffer_m_addr_14 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_8

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_14"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:0 %word_buffer_m_load_16 = load i8 %word_buffer_m_addr_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_16"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.2:1 %store_ln125 = store i2 %word_buffer_m_load_16, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.2:2 %word_buffer_m_load_17 = load i8 %word_buffer_m_addr_11

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_17"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.2:3 %br_ln125 = br void %for.inc63.3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.3.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.3.critedge:1 %br_ln0 = br void %for.inc63.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:0 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:2 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:19 %add_ln118_11 = add i8 %add_ln118_7, i8 5

]]></Node>
<StgValue><ssdm name="add_ln118_11"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:20 %zext_ln118_15 = zext i8 %add_ln118_11

]]></Node>
<StgValue><ssdm name="zext_ln118_15"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:21 %old_word_buffer_m_addr_4 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_15

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:22 %add_ln118_12 = add i8 %add_ln118_7, i8 6

]]></Node>
<StgValue><ssdm name="add_ln118_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:23 %zext_ln118_16 = zext i8 %add_ln118_12

]]></Node>
<StgValue><ssdm name="zext_ln118_16"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:24 %old_word_buffer_m_addr_5 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_16

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_5"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:38 %store_ln118 = store i2 %old_word_buffer_m_load_4, i8 %line_buffer_m_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:39 %old_word_buffer_m_load_8 = load i8 %old_word_buffer_m_addr_2

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_8"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:41 %old_word_buffer_m_load_9 = load i8 %old_word_buffer_m_addr_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_9"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:43 %old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:45 %old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0">
<![CDATA[
VITIS_LOOP_83_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="137" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:21 %add_ln118_2 = add i8 %add_ln127_1, i8 4

]]></Node>
<StgValue><ssdm name="add_ln118_2"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:22 %zext_ln118_3 = zext i8 %add_ln118_2

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:23 %line_buffer_m_2_addr_5 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_3

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_5"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:24 %add_ln118_3 = add i8 %add_ln127_1, i8 5

]]></Node>
<StgValue><ssdm name="add_ln118_3"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:25 %zext_ln118_4 = zext i8 %add_ln118_3

]]></Node>
<StgValue><ssdm name="zext_ln118_4"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %line_buffer_m_2_addr_6 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_4

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:27 %add_ln118_4 = add i8 %add_ln127_1, i8 6

]]></Node>
<StgValue><ssdm name="add_ln118_4"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:28 %zext_ln118_5 = zext i8 %add_ln118_4

]]></Node>
<StgValue><ssdm name="zext_ln118_5"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:29 %line_buffer_m_2_addr_7 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_5

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_7"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:25 %add_ln125_7 = add i8 %add_ln125_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln125_7"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:26 %zext_ln125_9 = zext i8 %add_ln125_7

]]></Node>
<StgValue><ssdm name="zext_ln125_9"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:27 %word_buffer_m_addr_16 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_9

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_16"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:28 %add_ln125_8 = add i8 %add_ln125_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln125_8"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:29 %zext_ln125_10 = zext i8 %add_ln125_8

]]></Node>
<StgValue><ssdm name="zext_ln125_10"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:30 %word_buffer_m_addr_17 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_10

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_17"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.1:0 %ref_tmp50_0_1 = phi i2 %word_buffer_m_load_2, void %cond.false52.0, i2 0, void %for.inc63.1.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.1:1 %store_ln125 = store i2 %ref_tmp50_0_1, i8 %line_buffer_m_2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.1:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.2, void %for.inc63.3.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.3:0 %ref_tmp50_0_3 = phi i2 %word_buffer_m_load_17, void %cond.false52.2, i2 0, void %for.inc63.3.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_3"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.3:1 %store_ln125 = store i2 %ref_tmp50_0_3, i8 %line_buffer_m_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.3:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.4, void %for.inc63.5.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:0 %word_buffer_m_load_18 = load i8 %word_buffer_m_addr_13

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_18"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.4:2 %word_buffer_m_load_19 = load i8 %word_buffer_m_addr_14

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_19"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.4:3 %br_ln125 = br void %for.inc63.5

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.5.critedge:1 %br_ln0 = br void %for.inc63.5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:0 %word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_20"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:2 %word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_21"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:25 %add_ln118_13 = add i8 %add_ln118_7, i8 7

]]></Node>
<StgValue><ssdm name="add_ln118_13"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:26 %zext_ln118_17 = zext i8 %add_ln118_13

]]></Node>
<StgValue><ssdm name="zext_ln118_17"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:27 %old_word_buffer_m_addr_6 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_17

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_6"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:28 %add_ln118_14 = add i8 %add_ln118_7, i8 8

]]></Node>
<StgValue><ssdm name="add_ln118_14"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:29 %zext_ln118_18 = zext i8 %add_ln118_14

]]></Node>
<StgValue><ssdm name="zext_ln118_18"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:30 %old_word_buffer_m_addr_7 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_18

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_7"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:43 %old_word_buffer_m_load_10 = load i8 %old_word_buffer_m_addr_4

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_10"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:44 %store_ln118 = store i2 %old_word_buffer_m_load_10, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:45 %old_word_buffer_m_load_11 = load i8 %old_word_buffer_m_addr_5

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_11"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:46 %store_ln118 = store i2 %old_word_buffer_m_load_11, i8 %line_buffer_m_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:47 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:49 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="176" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:30 %add_ln118_5 = add i8 %add_ln127_1, i8 7

]]></Node>
<StgValue><ssdm name="add_ln118_5"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:31 %zext_ln118_6 = zext i8 %add_ln118_5

]]></Node>
<StgValue><ssdm name="zext_ln118_6"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:32 %line_buffer_m_2_addr_8 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_6

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_8"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:6 %zext_ln125_2 = zext i8 %add_ln125_1

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:31 %word_buffer_m_addr_18 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln125_2

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_18"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_124_3:32 %add_ln128_1 = add i8 %add_ln125_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_124_3:33 %zext_ln128_1 = zext i8 %add_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_3:34 %word_buffer_m_addr_19 = getelementptr i2 %word_buffer_m, i64 0, i64 %zext_ln128_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_addr_19"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.4:1 %store_ln125 = store i2 %word_buffer_m_load_18, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.5.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.5:0 %ref_tmp50_0_5 = phi i2 %word_buffer_m_load_19, void %cond.false52.4, i2 0, void %for.inc63.5.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_5"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.5:1 %store_ln125 = store i2 %ref_tmp50_0_5, i8 %line_buffer_m_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.5:2 %br_ln125 = br i1 %last_wrd_read, void %cond.false52.6, void %for.inc63.7.critedge

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:0 %word_buffer_m_load_20 = load i8 %word_buffer_m_addr_16

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_20"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="8">
<![CDATA[
cond.false52.6:2 %word_buffer_m_load_21 = load i8 %word_buffer_m_addr_17

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_21"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
cond.false52.6:3 %br_ln125 = br void %for.inc63.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
for.inc63.7.critedge:1 %br_ln0 = br void %for.inc63.7_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="8">
<![CDATA[
for.inc63.7_ifconv:4 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63.7_ifconv:8 %br_ln128 = br i1 %last_wrd_read, void %lor.lhs.false80, void %cond.true83

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="8">
<![CDATA[
cond.false84:0 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:6 %zext_ln118_10 = zext i8 %add_ln118_7

]]></Node>
<StgValue><ssdm name="zext_ln118_10"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:31 %old_word_buffer_m_addr_8 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln118_10

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_8"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:32 %add_ln121 = add i8 %add_ln118_7, i8 9

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:33 %zext_ln121 = zext i8 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:34 %old_word_buffer_m_addr_9 = getelementptr i2 %old_word_buffer_m, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_addr_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:40 %store_ln118 = store i2 %old_word_buffer_m_load_8, i8 %line_buffer_m_2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:47 %old_word_buffer_m_load_6 = load i8 %old_word_buffer_m_addr_6

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_6"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:48 %store_ln118 = store i2 %old_word_buffer_m_load_6, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:49 %old_word_buffer_m_load_7 = load i8 %old_word_buffer_m_addr_7

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_7"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:53 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="8">
<![CDATA[
cond.false35:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="207" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:33 %add_ln118_6 = add i8 %add_ln127_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln118_6"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:34 %zext_ln118_7 = zext i8 %add_ln118_6

]]></Node>
<StgValue><ssdm name="zext_ln118_7"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:35 %line_buffer_m_2_addr_9 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln118_7

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_9"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
cond.false52.6:1 %store_ln125 = store i2 %word_buffer_m_load_20, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7.critedge:0 %store_ln125 = store i2 0, i8 %line_buffer_m_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
for.inc63.7_ifconv:0 %ref_tmp50_0_7 = phi i2 %word_buffer_m_load_21, void %cond.false52.6, i2 0, void %for.inc63.7.critedge

]]></Node>
<StgValue><ssdm name="ref_tmp50_0_7"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7_ifconv:1 %store_ln125 = store i2 %ref_tmp50_0_7, i8 %line_buffer_m_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc63.7_ifconv:2 %lb_addr_1 = getelementptr i1 %lb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="lb_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3">
<![CDATA[
for.inc63.7_ifconv:3 %lb_load_1 = load i3 %lb_addr_1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="8">
<![CDATA[
for.inc63.7_ifconv:4 %word_buffer_m_load_1 = load i8 %word_buffer_m_addr_18

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="8">
<![CDATA[
cond.false84:0 %word_buffer_m_load_4 = load i8 %word_buffer_m_addr_19

]]></Node>
<StgValue><ssdm name="word_buffer_m_load_4"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="0"/>
<literal name="last_wrd_read" val="0"/>
<literal name="rb_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
cond.false84:1 %br_ln128 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:42 %store_ln118 = store i2 %old_word_buffer_m_load_9, i8 %line_buffer_m_2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:50 %store_ln118 = store i2 %old_word_buffer_m_load_7, i8 %line_buffer_m_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln118"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_117_2_ifconv:51 %lb_addr = getelementptr i1 %lb, i64 0, i64 %bank_V_cast

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:52 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="2" op_0_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:53 %old_word_buffer_m_load_1 = load i8 %old_word_buffer_m_addr_8

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="8">
<![CDATA[
cond.false35:0 %old_word_buffer_m_load_2 = load i8 %old_word_buffer_m_addr_9

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_load_2"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="rb_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
cond.false35:1 %br_ln121 = br void %for.inc93

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:7 %zext_ln127_2 = zext i8 %add_ln127_1

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %line_buffer_m_2_addr = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:9 %add_ln128 = add i8 %add_ln127_1, i8 9

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:10 %zext_ln128 = zext i8 %add_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %line_buffer_m_2_addr_1 = getelementptr i2 %line_buffer_m_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="line_buffer_m_2_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:36 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3">
<![CDATA[
for.inc63.7_ifconv:3 %lb_load_1 = load i3 %lb_addr_1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc63.7_ifconv:5 %or_ln127 = or i1 %lb_load_1, i1 %last_wrd_read

]]></Node>
<StgValue><ssdm name="or_ln127"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc63.7_ifconv:6 %select_ln127 = select i1 %or_ln127, i2 0, i2 %word_buffer_m_load_1

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc63.7_ifconv:7 %store_ln127 = store i2 %select_ln127, i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="3">
<![CDATA[
VITIS_LOOP_117_2_ifconv:52 %lb_load = load i3 %lb_addr

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
VITIS_LOOP_117_2_ifconv:54 %select_ln120 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_load_1

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1027" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
VITIS_LOOP_117_2_ifconv:55 %store_ln120 = store i2 %select_ln120, i8 %line_buffer_m_2_addr

]]></Node>
<StgValue><ssdm name="store_ln120"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc93:0 %storemerge6 = phi i2 %old_word_buffer_m_load_2, void %cond.false35, i2 0, void %cond.true83, i2 %word_buffer_m_load_4, void %cond.false84, i2 0, void %VITIS_LOOP_117_2_ifconv

]]></Node>
<StgValue><ssdm name="storemerge6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="240" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="2" op_1_bw="8">
<![CDATA[
for.inc93:1 %store_ln121 = store i2 %storemerge6, i8 %line_buffer_m_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
for.inc93:3 %br_ln113 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
