// Seed: 2617950135
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wand id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = -1'b0;
  wire id_19;
  ;
  tri1 id_20 = -1'd0;
  parameter id_21 = -1;
endmodule
program module_1 #(
    parameter id_1  = 32'd28,
    parameter id_10 = 32'd78,
    parameter id_16 = 32'd47
) (
    output tri0 id_0,
    input tri1 _id_1,
    output wor id_2,
    output tri id_3,
    output supply1 id_4
    , id_7,
    input tri1 id_5
);
  logic id_8;
  ;
  logic [7:0] id_9, _id_10, id_11, id_12, id_13, id_14;
  wire id_15, _id_16, id_17;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_15,
      id_7,
      id_8,
      id_8,
      id_15,
      id_15,
      id_7,
      id_17,
      id_15,
      id_17,
      id_17,
      id_15,
      id_17,
      id_17,
      id_8,
      id_15
  );
  assign id_0 = id_13[(id_16)*id_10 : 1];
  wire [id_1 : 1  +  -1] id_18;
endprogram
