module top_module (
    input clk,
    input reset,      // Synchronous active-high reset
    output reg [3:0] q // Declare q as a reg so it can be assigned inside always
);

    always @(posedge clk) begin
        if (reset)
            q <= 4'd0;         // Reset to 0
        else 
            q <= q + 4'd1;     // Increment q
    end

endmodule
