// Seed: 2711894738
module module_0;
  wire id_2;
  wire id_3;
  supply1 id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    output tri1 id_2,
    output tri0 id_3
    , id_13,
    input tri id_4,
    input tri id_5,
    output supply0 id_6,
    input supply1 id_7,
    output wor id_8,
    input uwire id_9,
    input tri1 id_10,
    output tri id_11
);
  assign id_6 = id_7;
  assign id_2 = id_13;
  module_0();
  wire id_14;
  assign id_3 = id_7;
  wire id_15;
endmodule
