{"additions": 39, "auther_ref": "reHLT_wfs", "auther_sha": "d60286d7e2d24afa27e63d6509b5e0cc4e58017b", "author": "AdrianoDee", "body": "#### PR description:\r\n\r\nThis PR proposes the introduction of a set of workflows where HLT is run separately from the DIGI step.  This expands the `*.601` wf approach allowing to have any 2024 wf, also the special ones. For the moment it's limited to 2024 (with `2024HLTOnDigi` and `2024HLTOnDigiPU`) but could be expanded further. From our (PdmV) point of view it would ease the submission of reHLT wfs with the RelVal machine. \r\n\r\nAn example here for `15834.0`.\r\n\r\n```\r\n# in: /lustre/home/adrianodif/random_devs/PR_ReHLT/cmssw/src dryRun for 'cd 15834.0_TTbar_14TeV+2024HLTOnDigiPU\r\n cmsDriver.py TTbar_14TeV_TuneCP5_cfi  -s GEN,SIM -n 10 --conditions auto:phase1_2024_realistic --beamspot DBrealistic --datatier GEN-SIM --eventcontent FEVTDEBUG --geometry DB:Extended --era Run3 --relval 9000,100 --fileout file:step1.root  > step1_TTbar_14TeV+2024DigiAndHLTPU.log  2>&1\r\n \r\n\r\n# in: /lustre/home/adrianodif/random_devs/PR_ReHLT/cmssw/src dryRun for 'cd 15834.0_TTbar_14TeV+ 2024HLTOnDigiPU\r\n cmsDriver.py step2  -s DIGI:pdigi_valid,L1,DIGI2RAW --conditions auto:phase1_2024_realistic --datatier GEN-SIM-DIGI-RAW -n 10 --eventcontent FEVTDEBUGHLT --geometry DB:Extended --era Run3 --pileup Run3_Flat55To75_PoissonOOTPU --pileup_input das:/RelValMinBias_14TeV/1/GEN-SIM --filein  file:step1.root  --fileout file:step2.root  > step2_TTbar_14TeV+2024DigiAndHLTPU.log  2>&1\r\n \r\n\r\n# in: /lustre/home/adrianodif/random_devs/PR_ReHLT/cmssw/src dryRun for 'cd 15834.0_TTbar_14TeV+ 2024HLTOnDigiPU\r\n cmsDriver.py step3  -s HLT:@relval2024 --conditions auto:phase1_2024_realistic --datatier GEN-SIM-DIGI-RAW -n 10 --eventcontent FEVTDEBUGHLT --geometry DB:Extended --era Run3 --filein  file:step2.root  --fileout file:step3.root  > step3_TTbar_14TeV+2024DigiAndHLTPU.log  2>&1\r\n \r\n\r\n# in: /lustre/home/adrianodif/random_devs/PR_ReHLT/cmssw/src dryRun for 'cd 15834.0_TTbar_14TeV+ 2024HLTOnDigiPU\r\n cmsDriver.py step4  -s RAW2DIGI,L1Reco,RECO,RECOSIM,PAT,NANO,VALIDATION:@standardValidation+@miniAODValidation,DQM:@standardDQM+@ExtraHLT+@miniAODDQM+@nanoAODDQM --conditions auto:phase1_2024_realistic --datatier GEN-SIM-RECO,MINIAODSIM,NANOAODSIM,DQMIO -n 10 --eventcontent RECOSIM,MINIAODSIM,NANOEDMAODSIM,DQM --geometry DB:Extended --era Run3 --pileup Run3_Flat55To75_PoissonOOTPU --pileup_input das:/RelValMinBias_14TeV/1/GEN-SIM --filein  file:step3.root  --fileout file:step4.root  > step4_TTbar_14TeV+2024DigiAndHLTPU.log  2>&1\r\n \r\n\r\n# in: /lustre/home/adrianodif/random_devs/PR_ReHLT/cmssw/src dryRun for 'cd 15834.0_TTbar_14TeV+ 2024HLTOnDigiPU\r\n cmsDriver.py step5  -s HARVESTING:@standardValidation+@standardDQM+@ExtraHLT+@miniAODValidation+@miniAODDQM+@nanoAODDQM --conditions auto:phase1_2024_realistic --mc  --geometry DB:Extended --scenario pp --filetype DQM --era Run3 -n 10 --pileup Run3_Flat55To75_PoissonOOTPU --pileup_input das:/RelValMinBias_14TeV/1/GEN-SIM --filein file:step4_inDQM.root --fileout file:step5.root  > step5_TTbar_14TeV+2024DigiAndHLTPU.log  2>&1\r\n```\r\n\r\n#### PR validation:\r\n\r\nRunning, e.g., `15624.701` `15834.0` and `15834.402` wfs.", "branch": "master", "changed_files": 2, "comments": 1, "commits": 1, "created_at": "1715606133", "deletions": 6, "labels": ["pending-signatures", "tests-pending", "orp-pending", "pdmv-pending", "upgrade-pending", "code-checks-pending"], "milestone": "CMSSW_14_1_X", "number": 44964, "release-notes": [], "review_comments": 0, "state": "open", "title": "Introducing `DIGInoHLT` + `HLTOnly` Steps", "updated_at": "1715606162", "user": "AdrianoDee"}