<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jul 30 01:47:59 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zybo-z7-20:part0:1.1" DEVICE="7z020" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="pmem_0" PORT="clk"/>
        <CONNECTION INSTANCE="cpu_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/cpu_0" HWVERSION="1.0" INSTANCE="cpu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cpu" VLNV="xilinx.com:module_ref:cpu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cpu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_OUT" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_PC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PM" RIGHT="0" SIGIS="undef" SIGNAME="pmem_0_PM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="PM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="POP" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_POP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="OP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PADDR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_PADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="ADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PRES" RIGHT="0" SIGIS="undef" SIGNAME="pmem_0_RES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="RES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE" SIGIS="undef" SIGNAME="cpu_0_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="WADDR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_WADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="WADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="WDATA" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pmem_0" PORT="WDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pmem_0" HWVERSION="1.0" INSTANCE="pmem_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pmem" VLNV="xilinx.com:module_ref:pmem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_pmem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_PC_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="PC_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PM" RIGHT="0" SIGIS="undef" SIGNAME="pmem_0_PM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="PM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="OP" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_POP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="POP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ADDR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_PADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="PADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="RES" RIGHT="0" SIGIS="undef" SIGNAME="pmem_0_RES">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="PRES"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE" SIGIS="undef" SIGNAME="cpu_0_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WADDR" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_WADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="WADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="WDATA" RIGHT="0" SIGIS="undef" SIGNAME="cpu_0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cpu_0" PORT="WDATA"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
