FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
/*
 * Amlogic Meson Reset Controller driver
 *
 * Copyright (c) 2016 BayLibre, SAS.
 * Author: Neil Armstrong <narmstrong@baylibre.com>
 */
#include <linux/err.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/reset-controller.h>
#include <linux/slab.h>
#include <linux/types.h>
#include <linux/of_device.h>

#define BITS_PER_REG	32

struct meson_reset_param {
	int reg_count;
	int level_offset;
};

struct meson_reset {
	void __iomem *reg_base;
	const struct meson_reset_param *param;
	struct reset_controller_dev rcdev;
/* bench 16703.0.0 7f8f245bd2a1 */
/* bench 16703.0.1 b14c70c7f9fb */
/* bench 16703.0.2 6caded5000c5 */
/* bench 16703.0.3 3db3baa682fb */
/* bench 16703.0.4 55e62c48bf97 */
/* bench 16703.0.5 985c31c4cc3e */
	spinlock_t lock;
};

static int meson_reset_reset(struct reset_controller_dev *rcdev,
			      unsigned long id)
{
	struct meson_reset *data =
		container_of(rcdev, struct meson_reset, rcdev);
	unsigned int bank = id / BITS_PER_REG;
	unsigned int offset = id % BITS_PER_REG;
	void __iomem *reg_addr = data->reg_base + (bank << 2);

	writel(BIT(offset), reg_addr);

	return 0;
}

/* bench 23557.4.0 4933c95eda2e */
/* bench 23557.4.1 b65f338276ba */
/* bench 23557.4.2 e9e5b4a590fb */
/* bench 23557.4.3 c8d05e48962f */
/* bench 23557.4.4 63ca310ff0f2 */
/* bench 23557.4.5 41711c7ebf06 */
/* bench 23557.4.6 c41f0f1ed384 */
/* bench 23557.4.7 25665301c15f */
/* bench 23557.4.8 ec4b6290732a */
/* bench 23557.4.9 81fdc4dfa96b */
/* bench 23557.4.10 01b44c514d29 */
/* bench 23557.4.11 9d92fca8d92b */
/* bench 23557.4.12 9ebcf56e9d8a */
{
	struct meson_reset *data =
		container_of(rcdev, struct meson_reset, rcdev);
	unsigned int bank = id / BITS_PER_REG;
	unsigned int offset = id % BITS_PER_REG;
	void __iomem *reg_addr;
	unsigned long flags;
	u32 reg;

	reg_addr = data->reg_base + data->param->level_offset + (bank << 2);
/* bench 11026.4.0 542f42440ec6 */
/* bench 11026.4.1 689b18546a62 */
/* bench 11026.4.2 2013c2dec54c */
/* bench 11026.4.3 3c792fec2dd3 */
/* bench 11026.4.4 04881d8c93c5 */
/* bench 11026.4.5 a7284648c4b1 */
	reg = readl(reg_addr);
	if (assert)
		writel(reg & ~BIT(offset), reg_addr);
	else
		writel(reg | BIT(offset), reg_addr);

	spin_unlock_irqrestore(&data->lock, flags);

	return 0;
}

static int meson_reset_assert(struct reset_controller_dev *rcdev,
			      unsigned long id)
{
	return meson_reset_level(rcdev, id, true);
}

static int meson_reset_deassert(struct reset_controller_dev *rcdev,
				unsigned long id)
{
	return meson_reset_level(rcdev, id, false);
}

static const struct reset_control_ops meson_reset_ops = {
	.reset		= meson_reset_reset,
	.assert		= meson_reset_assert,
	.deassert	= meson_reset_deassert,
};

static const struct meson_reset_param meson8b_param = {
	.reg_count	= 8,
	.level_offset	= 0x7c,
};
/* bench 2372.3.0 851b4ee9fcf3 */
/* bench 2372.3.1 fbe2c6d2c976 */
/* bench 2372.3.2 5357ffb40fc7 */
/* bench 2372.3.3 58c7123320c6 */
/* bench 2372.3.4 0547ee273c5b */
/* bench 2372.3.5 56258ee0995f */
/* bench 2372.3.6 c61f31310e47 */
/* bench 2372.3.7 fa12a50bc670 */
/* bench 2372.3.8 2f3bf74253ad */
/* bench 2372.3.9 82dc4b38d81f */
/* bench 2372.3.10 3eb3d2a08ef9 */
/* bench 2372.3.11 e308873a44bd */
/* bench 2372.3.12 fcf15f0e95af */

static const struct meson_reset_param meson_a1_param = {
	.reg_count	= 3,
	.level_offset	= 0x40,
};

static const struct of_device_id meson_reset_dt_ids[] = {
	 { .compatible = "amlogic,meson8b-reset",    .data = &meson8b_param},
	 { .compatible = "amlogic,meson-gxbb-reset", .data = &meson8b_param},
	 { .compatible = "amlogic,meson-axg-reset",  .data = &meson8b_param},
	 { .compatible = "amlogic,meson-a1-reset",   .data = &meson_a1_param},
	 { /* sentinel */ },
};
MODULE_DEVICE_TABLE(of, meson_reset_dt_ids);

static int meson_reset_probe(struct platform_device *pdev)
{
	struct meson_reset *data;
	struct resource *res;

	data = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);
	if (!data)
		return -ENOMEM;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	data->reg_base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(data->reg_base))
		return PTR_ERR(data->reg_base);

	data->param = of_device_get_match_data(&pdev->dev);
	if (!data->param)
		return -ENODEV;

	platform_set_drvdata(pdev, data);

	spin_lock_init(&data->lock);

	data->rcdev.owner = THIS_MODULE;
	data->rcdev.nr_resets = data->param->reg_count * BITS_PER_REG;
	data->rcdev.ops = &meson_reset_ops;
	data->rcdev.of_node = pdev->dev.of_node;

	return devm_reset_controller_register(&pdev->dev, &data->rcdev);
}

static struct platform_driver meson_reset_driver = {
	.probe	= meson_reset_probe,
	.driver = {
		.name		= "meson_reset",
		.of_match_table	= meson_reset_dt_ids,
	},
};
module_platform_driver(meson_reset_driver);

MODULE_DESCRIPTION("Amlogic Meson Reset Controller driver");
MODULE_AUTHOR("Neil Armstrong <narmstrong@baylibre.com>");
MODULE_LICENSE("Dual BSD/GPL");
