

================================================================
== Vivado HLS Report for 'LFSR'
================================================================
* Date:           Tue May  9 01:01:34 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.386|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  255|  255|  255|  255|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+------------+-----+-----+-----+-----+---------+
        |                               |            |  Latency  |  Interval | Pipeline|
        |            Instance           |   Module   | min | max | min | max |   Type  |
        +-------------------------------+------------+-----+-----+-----+-----+---------+
        |grp_get_random_fu_39           |get_random  |    0|    0|    0|    0|   none  |
        |call_ret_254_get_random_fu_47  |get_random  |    0|    0|    0|    0|   none  |
        +-------------------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       1|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     256|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      23|
|Register         |        -|      -|     352|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     352|     280|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------+------------+---------+-------+---+-----+
    |            Instance           |   Module   | BRAM_18K| DSP48E| FF| LUT |
    +-------------------------------+------------+---------+-------+---+-----+
    |grp_get_random_fu_39           |get_random  |        0|      0|  0|  128|
    |call_ret_254_get_random_fu_47  |get_random  |        0|      0|  0|  128|
    +-------------------------------+------------+---------+-------+---+-----+
    |Total                          |            |        0|      0|  0|  256|
    +-------------------------------+------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   1|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  11|        257|    1|        257|
    |grp_get_random_fu_39_lfsr31_read  |   3|          3|   32|         96|
    |grp_get_random_fu_39_lfsr32_read  |   3|          3|   32|         96|
    |sampleStream_V_blk_n              |   3|          2|    1|          2|
    |sampleStream_V_din                |   3|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  23|        268|   98|        547|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+-----+----+-----+-----------+
    |      Name      |  FF | LUT| Bits| Const Bits|
    +----------------+-----+----+-----+-----------+
    |ap_CS_fsm       |  256|   0|  256|          0|
    |reg_68          |   32|   0|   32|          0|
    |reg_73          |   32|   0|   32|          0|
    |tmp_689_reg_82  |   32|   0|   32|          0|
    +----------------+-----+----+-----+-----------+
    |Total           |  352|   0|  352|          0|
    +----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      LFSR      | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |      LFSR      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      LFSR      | return value |
|ap_done                | out |    1| ap_ctrl_hs |      LFSR      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      LFSR      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      LFSR      | return value |
|sampleStream_V_din     | out |   32|   ap_fifo  | sampleStream_V |    pointer   |
|sampleStream_V_full_n  |  in |    1|   ap_fifo  | sampleStream_V |    pointer   |
|sampleStream_V_write   | out |    1|   ap_fifo  | sampleStream_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

