[2026-01-20 09:01:14.476414] [openram.globals/init_openram]: Initializing OpenRAM...
[2026-01-20 09:01:14.476993] [openram.globals/setup_paths]: OpenRAM source code found in /home/klenn/Desktop/Digital_Design/OpenRAM/compiler
[2026-01-20 09:01:14.477158] [openram.globals/setup_paths]: Temporary files saved in /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/tmp/
[2026-01-20 09:01:14.477350] [openram.globals/read_config]: Configuration file is /home/klenn/Desktop/Digital_Design/OpenRAM/macros/sram_configs/custom_sram_1r1w_32_256_freepdk45.py
[2026-01-20 09:01:14.478110] [openram.globals/read_config]: Output saved in /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/
[2026-01-20 09:01:14.478636] [openram.globals/install_conda]: Creating conda setup...
[2026-01-20 09:01:14.481459] [openram.globals/import_tech]: Tech directory found in /home/klenn/Desktop/Digital_Design/OpenRAM/technology:/home/klenn/Desktop/Digital_Design/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2026-01-20 09:01:14.481667] [openram.globals/import_tech]: Adding technology path: /home/klenn/Desktop/Digital_Design/OpenRAM/technology
[2026-01-20 09:01:14.481812] [openram.globals/import_tech]: Adding technology path: /home/klenn/Desktop/Digital_Design/OpenRAM/miniconda/lib/python3.8/site-packages/openram/technology
[2026-01-20 09:01:14.488482] [openram.globals/purge_temp]: Purging temp directory: /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/tmp/
[2026-01-20 09:01:14.643468] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2026-01-20 09:01:15.320316] [openram.characterizer/<module>]: Initializing characterizer...
[2026-01-20 09:01:15.327063] [openram.characterizer/<module>]: Analytical model enabled.
[2026-01-20 09:01:15.335105] [openram.verify/<module>]: Initializing verify...
[2026-01-20 09:01:15.343054] [openram.verify/<module>]: Finding DRC/LVS/PEX tools.
[2026-01-20 09:01:15.350969] [openram.globals/get_tool]: Using DRC: /home/klenn/Desktop/Digital_Design/OpenRAM/miniconda/bin/klayout
[2026-01-20 09:01:15.358170] [openram.globals/get_tool]: Using LVS: /home/klenn/Desktop/Digital_Design/OpenRAM/miniconda/bin/klayout
[2026-01-20 09:01:15.368874] [openram.globals/get_tool]: Using PEX: /home/klenn/Desktop/Digital_Design/OpenRAM/miniconda/bin/klayout
[2026-01-20 09:01:15.369760] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2026-01-20 09:01:15.369823] |==============================================================================|
[2026-01-20 09:01:15.369844] |=========                      OpenRAM v1.2.49                       =========|
[2026-01-20 09:01:15.369858] |=========                                                            =========|
[2026-01-20 09:01:15.369871] |=========               VLSI Design and Automation Lab               =========|
[2026-01-20 09:01:15.369884] |=========        Computer Science and Engineering Department         =========|
[2026-01-20 09:01:15.369899] |=========            University of California Santa Cruz             =========|
[2026-01-20 09:01:15.369911] |=========                                                            =========|
[2026-01-20 09:01:15.369924] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2026-01-20 09:01:15.369936] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2026-01-20 09:01:15.369948] |=========                See LICENSE for license info                =========|
[2026-01-20 09:01:15.369960] |==============================================================================|
[2026-01-20 09:01:15.369978] ** Start: 01/20/2026 09:01:15
[2026-01-20 09:01:15.369993] Technology: freepdk45
[2026-01-20 09:01:15.370006] Total size: 8192 bits
[2026-01-20 09:01:15.370019] Word size: 32
Words: 256
Banks: 1
[2026-01-20 09:01:15.370033] RW ports: 0
R-only ports: 1
W-only ports: 1
[2026-01-20 09:01:15.370045] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2026-01-20 09:01:15.370071] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2026-01-20 09:01:15.370085] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2026-01-20 09:01:15.370100] Words per row: None
[2026-01-20 09:01:15.370118] Output files are: 
[2026-01-20 09:01:15.370131] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.lvs
[2026-01-20 09:01:15.370144] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.sp
[2026-01-20 09:01:15.370156] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.v
[2026-01-20 09:01:15.370168] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.lib
[2026-01-20 09:01:15.370180] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.py
[2026-01-20 09:01:15.370192] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.html
[2026-01-20 09:01:15.370203] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.log
[2026-01-20 09:01:15.370215] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.lef
[2026-01-20 09:01:15.370226] /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.gds
[2026-01-20 09:01:15.378808] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 4
[2026-01-20 09:01:15.378988] [openram.sram_config/recompute_sizes]: Rows: 64 Cols: 128
[2026-01-20 09:01:15.379095] [openram.sram_config/recompute_sizes]: Row addr size: 6 Col addr size: 2 Bank addr size: 8
[2026-01-20 09:01:15.379176] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=4
[2026-01-20 09:01:15.389046] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_global_bitcell_array 64 x 128
[2026-01-20 09:01:15.389585] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_local_bitcell_array 64 x 32
[2026-01-20 09:01:15.391520] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array 64 x 32
[2026-01-20 09:01:15.391838] [openram.modules.capped_replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array 64 x 32 rbls: [1, 1] left_rbl: [0] right_rbl: []
[2026-01-20 09:01:15.392282] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array 64 x 32
[2026-01-20 09:01:15.392561] [openram.modules.replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array 64 x 32 rbls: [1, 1] left_rbl: [0] right_rbl: []
[2026-01-20 09:01:15.393056] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_bitcell_array 64 x 32
[2026-01-20 09:01:15.393371] [openram.modules.bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_bitcell_array 64 x 32
[2026-01-20 09:01:16.911222] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_column 66 x 1
[2026-01-20 09:01:16.949232] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array 1 x 32
[2026-01-20 09:01:17.079929] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_0 1 x 33
[2026-01-20 09:01:17.091743] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_1 1 x 33
[2026-01-20 09:01:17.103838] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_2 68 x 1
[2026-01-20 09:01:17.124612] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_3 68 x 1
[2026-01-20 09:01:17.255308] [openram.modules.wordline_buffer_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_wordline_buffer_array
[2026-01-20 09:01:17.390307] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_local_bitcell_array_0 64 x 32
[2026-01-20 09:01:17.390798] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array_0 64 x 32
[2026-01-20 09:01:17.391112] [openram.modules.capped_replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array_0 64 x 32 rbls: [1, 1] left_rbl: [] right_rbl: []
[2026-01-20 09:01:17.391498] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array_0 64 x 32
[2026-01-20 09:01:17.391816] [openram.modules.replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array_0 64 x 32 rbls: [1, 1] left_rbl: [] right_rbl: []
[2026-01-20 09:01:17.392219] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_bitcell_array_0 64 x 32
[2026-01-20 09:01:17.392606] [openram.modules.bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_bitcell_array_0 64 x 32
[2026-01-20 09:01:18.850309] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_4 1 x 32
[2026-01-20 09:01:18.992669] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_5 1 x 32
[2026-01-20 09:01:19.004219] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_6 1 x 32
[2026-01-20 09:01:19.017480] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dummy_array_7 68 x 1
[2026-01-20 09:01:19.259272] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_local_bitcell_array_1 64 x 32
[2026-01-20 09:01:19.260484] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array_1 64 x 32
[2026-01-20 09:01:19.260877] [openram.modules.capped_replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_capped_replica_bitcell_array_1 64 x 32 rbls: [1, 1] left_rbl: [] right_rbl: [1]
[2026-01-20 09:01:19.261271] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array_1 64 x 32
[2026-01-20 09:01:19.261631] [openram.modules.replica_bitcell_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_bitcell_array_1 64 x 32 rbls: [1, 1] left_rbl: [] right_rbl: [1]
[2026-01-20 09:01:19.262173] [openram.modules.bitcell_base_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_replica_column_0 66 x 1
[2026-01-20 09:01:19.663700] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2026-01-20 09:01:19.669445] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2026-01-20 09:01:19.689364] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2026-01-20 09:01:19.768659] [openram.modules.wordline_driver_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_wordline_driver_array
[2026-01-20 09:01:19.769154] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2026-01-20 09:01:19.769625] [openram.modules.pbuf/__init__]: creating pbuf with size of 4
[2026-01-20 09:01:19.845810] [openram.modules.precharge_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_precharge_array
[2026-01-20 09:01:19.896988] [openram.modules.column_mux_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_column_mux_array
[2026-01-20 09:01:19.989810] [openram.modules.write_driver_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_write_driver_array
[2026-01-20 09:01:20.101744] [openram.modules.precharge_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_precharge_array_0
[2026-01-20 09:01:20.238224] [openram.modules.sense_amp_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_sense_amp_array
[2026-01-20 09:01:20.259000] [openram.modules.column_mux_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_column_mux_array_0
[2026-01-20 09:01:20.440718] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2026-01-20 09:01:20.443252] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2026-01-20 09:01:20.599659] [openram.modules.dff_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_row_addr_dff rows=6 cols=1
[2026-01-20 09:01:20.603359] [openram.modules.dff_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_col_addr_dff rows=1 cols=2
[2026-01-20 09:01:20.604567] [openram.modules.dff_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_data_dff rows=1 cols=32
[2026-01-20 09:01:20.616696] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2026-01-20 09:01:20.617170] [openram.modules.dff_buf/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dff_buf
[2026-01-20 09:01:20.626442] [openram.modules.dff_buf_array/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dff_buf_array
[2026-01-20 09:01:20.626903] [openram.modules.dff_buf/__init__]: Creating custom_sram_1r1w_32_256_freepdk45_dff_buf_0
[2026-01-20 09:01:20.629277] [openram.modules.pand2/__init__]: Creating pand2 pand2_0
[2026-01-20 09:01:20.629892] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2026-01-20 09:01:20.635513] [openram.modules.pbuf/__init__]: creating pbuf_0 with size of 128
[2026-01-20 09:01:20.653194] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2026-01-20 09:01:20.673065] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2026-01-20 09:01:20.684910] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2026-01-20 09:01:20.687401] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2026-01-20 09:01:20.694937] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2026-01-20 09:01:20.695472] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2026-01-20 09:01:20.698492] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2026-01-20 09:01:20.714827] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2026-01-20 09:01:20.738684] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2026-01-20 09:01:20.749660] ** Submodules: 5.4 seconds
[2026-01-20 09:01:20.771145] ** Placement: 0.0 seconds
[2026-01-20 09:02:12.955053] [openram.base.hierarchy_layout/get_bbox]: Size: 285.105 x 139.97 with perimeter margin 0
[2026-01-20 09:02:12.999153] ** Routing: 52.2 seconds
[2026-01-20 09:02:41.336916] [openram.verify.klayout/run_drc]: DRC Errors custom_sram_1r1w_32_256_freepdk45	0
[2026-01-20 09:02:45.356511] [openram.verify.klayout/run_lvs]: custom_sram_1r1w_32_256_freepdk45	LVS matches
[2026-01-20 09:02:45.358663] ** Verification: 32.4 seconds
[2026-01-20 09:02:45.359303] ** SRAM creation: 90.0 seconds
[2026-01-20 09:02:45.359432] SP: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.sp
[2026-01-20 09:02:45.444746] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1768917765444410743
[2026-01-20 09:02:45.475173] ** Spice writing: 0.1 seconds
[2026-01-20 09:02:45.475365] DELAY: Writing stimulus...
[2026-01-20 09:02:45.884026] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xcustom_sram_1r1w_32_256_freepdk45.xbank0.bl_1_127
[2026-01-20 09:02:45.886456] ** DELAY: 0.4 seconds
[2026-01-20 09:02:45.962970] GDS: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.gds
[2026-01-20 09:02:46.185357] ** GDS: 0.2 seconds
[2026-01-20 09:02:46.185459] LEF: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.lef
[2026-01-20 09:02:46.204741] ** LEF: 0.0 seconds
[2026-01-20 09:02:46.204894] LVS: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.lvs.sp
[2026-01-20 09:02:46.282132] ** LVS writing: 0.1 seconds
[2026-01-20 09:02:46.282245] LIB: Characterizing... 
[2026-01-20 09:02:46.282881] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2026-01-20 09:02:46.283152] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2026-01-20 09:02:46.283287] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(0.052275, 0.00125), (0.2091, 0.00125), (0.8364, 0.00125), (0.052275, 0.005), (0.2091, 0.005), (0.8364, 0.005), (0.052275, 0.04), (0.2091, 0.04), (0.8364, 0.04)]
[2026-01-20 09:02:46.283426] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.1, 25), ('SS', 0.95, 125), ('FF', 1.25, 0)]
[2026-01-20 09:02:46.283533] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.1, 25)
[2026-01-20 09:02:46.284456] [openram.characterizer.lib/characterize_corners]: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45_TT_1p1V_25C.lib
[2026-01-20 09:02:46.284844] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2026-01-20 09:02:46.519217] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 9.016119098028252 mW
[2026-01-20 09:02:46.519491] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.009623 mW
[2026-01-20 09:02:46.519659] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2026-01-20 09:02:46.520054] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.26374848162165315, 0.000651001065340909
[2026-01-20 09:02:46.520395] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.2639489681273349, 0.0006710497159090909
[2026-01-20 09:02:46.520672] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.2647509141500622, 0.0007512443181818181
[2026-01-20 09:02:46.521027] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.26374848162165315, 0.000651001065340909
[2026-01-20 09:02:46.521441] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.2639489681273349, 0.0006710497159090909
[2026-01-20 09:02:46.521717] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.2647509141500622, 0.0007512443181818181
[2026-01-20 09:02:46.521981] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.26374848162165315, 0.000651001065340909
[2026-01-20 09:02:46.522215] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.2639489681273349, 0.0006710497159090909
[2026-01-20 09:02:46.522443] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.2647509141500622, 0.0007512443181818181
[2026-01-20 09:02:46.536892] [openram.characterizer.lib/characterize_corners]: Corner: ('SS', 0.95, 125)
[2026-01-20 09:02:46.537806] [openram.characterizer.lib/characterize_corners]: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45_SS_0p95V_125C.lib
[2026-01-20 09:02:46.539874] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2026-01-20 09:02:46.795337] [openram.characterizer.elmore/analytical_power]: Dynamic Power: -11.46278289721612 mW
[2026-01-20 09:02:46.795635] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.009623 mW
[2026-01-20 09:02:46.795817] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2026-01-20 09:02:46.796203] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, -0.1791638808489546, -0.00044222388157894737
[2026-01-20 09:02:46.796509] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, -0.17930007098053352, -0.00045584289473684216
[2026-01-20 09:02:46.796780] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, -0.17984483150684932, -0.0005103189473684211
[2026-01-20 09:02:46.797049] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, -0.1791638808489546, -0.00044222388157894737
[2026-01-20 09:02:46.797300] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, -0.17930007098053352, -0.00045584289473684216
[2026-01-20 09:02:46.797561] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, -0.17984483150684932, -0.0005103189473684211
[2026-01-20 09:02:46.797808] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, -0.1791638808489546, -0.00044222388157894737
[2026-01-20 09:02:46.798069] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, -0.17930007098053352, -0.00045584289473684216
[2026-01-20 09:02:46.798316] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, -0.17984483150684932, -0.0005103189473684211
[2026-01-20 09:02:46.809946] [openram.characterizer.lib/characterize_corners]: Corner: ('FF', 1.25, 0)
[2026-01-20 09:02:46.810308] [openram.characterizer.lib/characterize_corners]: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45_FF_1p25V_0C.lib
[2026-01-20 09:02:46.811038] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2026-01-20 09:02:47.051529] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 22.234353047141934 mW
[2026-01-20 09:02:47.051795] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.009623 mW
[2026-01-20 09:02:47.051969] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2026-01-20 09:02:47.052316] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.12153530033125777, 0.0002999812909090909
[2026-01-20 09:02:47.052618] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.12162768451307596, 0.0003092197090909091
[2026-01-20 09:02:47.052872] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.12199722124034867, 0.0003461733818181818
[2026-01-20 09:02:47.053146] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.12153530033125777, 0.0002999812909090909
[2026-01-20 09:02:47.053377] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.12162768451307596, 0.0003092197090909091
[2026-01-20 09:02:47.053632] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.12199722124034867, 0.0003461733818181818
[2026-01-20 09:02:47.053865] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.12153530033125777, 0.0002999812909090909
[2026-01-20 09:02:47.054215] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.12162768451307596, 0.0003092197090909091
[2026-01-20 09:02:47.054510] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.12199722124034867, 0.0003461733818181818
[2026-01-20 09:02:47.066010] ** Characterization: 0.8 seconds
[2026-01-20 09:02:47.066302] Config: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.py
[2026-01-20 09:02:47.066378] ** Config: 0.0 seconds
[2026-01-20 09:02:47.068254] Datasheet: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.html
[2026-01-20 09:02:47.070033] ** Datasheet: 0.0 seconds
[2026-01-20 09:02:47.070099] Verilog: Writing to /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/custom_sram_1r1w_32_256_freepdk45.v
[2026-01-20 09:02:47.070290] ** Verilog: 0.0 seconds
[2026-01-20 09:02:47.071378] [openram.globals/cleanup_paths]: Preserving temp directory: /home/klenn/Desktop/Digital_Design/OpenRAM/macros/custom_sram_1r1w_32_256_freepdk45/tmp/
[2026-01-20 09:02:47.071567] [openram.verify.klayout/print_drc_stats]: DRC runs: 1
[2026-01-20 09:02:47.071690] [openram.verify.klayout/print_lvs_stats]: LVS runs: 1
[2026-01-20 09:02:47.071818] [openram.verify.klayout/print_pex_stats]: PEX runs: 0
[2026-01-20 09:02:47.071891] ** End: 91.7 seconds
