# Vicharak_CPU_Task

Architecture -1 :- instruction Fetch and Decode Stages

![c4763a01-3701-43a3-b374-7020cf3232e7](https://github.com/user-attachments/assets/283b34e4-da7c-405c-a852-9cba7c524bce)

Architecture -2 :- instruction execute and writeback Stages 

![682077e5-8691-4bd9-b300-9c59c3375aff](https://github.com/user-attachments/assets/7db031a2-eade-4195-b75c-abedc21c8b2e)


![image](https://github.com/user-attachments/assets/c72a66ad-9c77-47cb-bdc7-d1561cbe3a60)

Simulation_For ADD
![top_processor_simulation_pic](https://github.com/user-attachments/assets/8252e887-d944-44b8-b7fa-8d6a97e81085)

Simulation for add while writeback
![top_processor_simulation_pic_2](https://github.com/user-attachments/assets/6dade302-13f7-4e53-bbe7-ebbd7110da4f)





