.\" DO NOT MODIFY THIS FILE!  It was generated by help2man 1.35.
.TH VERIWELL "1" "September 2005" "Veriwell 2.8.2," "User Commands"
.SH NAME
Veriwell \- manual page for Veriwell 2.8.2,
.SH SYNOPSIS
.B veriwell
[\fIoptions\fR] \fI<file1> \fR[\fI<file2>\fR...]
.SH DESCRIPTION
\&'VeriWell' is a Verilog simulator supporting the IEEE 1364\-1995 standard.
.SH OPTIONS
.TP
\fB\-c\fR
Compile only \- do not simulate
.TP
\fB\-s\fR
Enter interactive mode before running
.TP
\fB\-t\fR
Turn trace on
.TP
\fB\-f\fR <filename>
Read options from <filename>
.TP
\fB\-i\fR <filename>
Read commands from <filename>
.TP
\fB\-l\fR <filename>
Set log file to <filename>
.TP
\fB\-l\fR nolog
Disable log file
.TP
\fB\-k\fR <filename>
Set key file to <filename>
.TP
\fB\-k\fR nokey
Disable key file
.TP
\fB\-y\fR <directory>
Search directory for module definitions
.TP
\-?, \fB\-h\fR
This message
.TP
+synopsys
Enable Synopsys HDL Compiler(tm) 2.x checking
.TP
+mindelays
Use minimum delays
.TP
+maxdelays
Use maximum delays
.TP
+typdelays
Use typical delays
.HP
+define+<macro>=<value> Define macros
.TP
+libext+<extension>
Specify library suffix
.TP
+incdir+<directory>
Specify include search path
.TP
+<name>+<value>
Define plusargs
.TP
\fB\-\-help\fR
This message
.TP
\fB\-\-version\fR
Print version
.TP
\fB\-\-bindir\fR
Binary install path
.TP
\fB\-\-libdir\fR
Library install path
.TP
\fB\-\-includedir\fR
Include install path
.TP
\fB\-\-cflags\fR
Compiler flags used
.TP
\fB\-\-ldflags\fR
Linker flags used
.TP
\fB\-\-libs\fR
Libraries used
.IP
All other options are tested for arguments and ignored
.SH EXAMPLES
If lxt support is compiled in the following system tasks are supported:
.TP
$lxt_recordon
Enable waveform dump
.TP
$lxt_recordoff
Disable waveform dump
.TP
$lxt_recordclose
End waveform dump
.TP
$lxt_recordfile filename options
Set filename and options
.TP
$lxt_recordsetup options
Set options
.TP
$lxt_recordvar options
Start waveform dump
.SS "Lxt Options:"
.TP
incsize=<file_size>
Specify incremental file size in bytes
.TP
sequence
Record 0 time signal changes
.TP
nosequence
Do not record 0 time signal changes
.TP
design=<name>
Specify design name
.TP
depth=<depth>
Specify extraction depth
.SH AUTHOR
Written by Elliot Mednick and Mark Hummel
.SH "REPORTING BUGS"
Report bugs at <http://sourceforge.net/projects/veriwell>
.SH COPYRIGHT
Copyright \(co 1993-2005 Elliot Mednick and Mark Hummel
.PP
Veriwell comes with ABSOLUTELY NO WARRANTY; This is free
software, and you are welcome to redistribute it under the
terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License,
or (at your option) any later version.
