$date
  Tue Aug 15 07:53:27 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_andgate $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module a1 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
1$
1%
1&
#1000000
0!
0#
0$
0&
#2000000
#3000000
0"
0%
#4000000
