<?xml version="1.0"?>
<block name="helloworldfpga.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:ff45ae019adfd8ddc9651aa485da7d1cc80afac7f587a182516f1773344b8923" atom_netlist_id="SHA256:f54eada6dd934281136ae662dbff75b2574dc7d371190435e8162dbf98fd887e">
	<inputs>X Y Z</inputs>
	<outputs>out:F</outputs>
	<clocks></clocks>
	<block name="F_LUT3_O.t_frag" instance="PB-LOGIC[0]" mode="default">
		<inputs>
			<port name="FAKE_CONST">open</port>
			<port name="LOGIC0_BA1">F_LUT3_O.XB2</port>
			<port name="LOGIC0_BA2">$false</port>
			<port name="LOGIC0_BAB">F_LUT3_O.XAB</port>
			<port name="LOGIC0_BB1">F_LUT3_O.XB2</port>
			<port name="LOGIC0_BB2">F_LUT3_O.XB2</port>
			<port name="LOGIC0_BSL">F_LUT3_O.XSL</port>
			<port name="LOGIC0_F1">open</port>
			<port name="LOGIC0_F2">open</port>
			<port name="LOGIC0_FS">open</port>
			<port name="LOGIC0_QDI">open</port>
			<port name="LOGIC0_QDS">open</port>
			<port name="LOGIC0_QEN">open</port>
			<port name="LOGIC0_QRT">open</port>
			<port name="LOGIC0_QST">open</port>
			<port name="LOGIC0_TA1">open</port>
			<port name="LOGIC0_TA2">open</port>
			<port name="LOGIC0_TAB">open</port>
			<port name="LOGIC0_TB1">open</port>
			<port name="LOGIC0_TB2">open</port>
			<port name="LOGIC0_TBS">$true</port>
			<port name="LOGIC0_TSL">open</port>
		</inputs>
		<outputs>
			<port name="LOGIC0_CZ">LOGIC[0].CZ[0]-&gt;LOGIC[0].CZ_to_PB-LOGIC.LOGIC0_CZ</port>
			<port name="LOGIC0_FZ">open</port>
			<port name="LOGIC0_QZ">open</port>
			<port name="LOGIC0_TZ">open</port>
		</outputs>
		<clocks>
			<port name="LOGIC0_QCK">open</port>
		</clocks>
		<block name="F_LUT3_O.t_frag" instance="LOGIC[0]" mode="FRAGS">
			<inputs>
				<port name="BA1">PB-LOGIC.LOGIC0_BA1[0]-&gt;PB-LOGIC.LOGIC0_BA1_to_LOGIC[0].BA1</port>
				<port name="BA2">PB-LOGIC.LOGIC0_BA2[0]-&gt;PB-LOGIC.LOGIC0_BA2_to_LOGIC[0].BA2</port>
				<port name="BAB">PB-LOGIC.LOGIC0_BAB[0]-&gt;PB-LOGIC.LOGIC0_BAB_to_LOGIC[0].BAB</port>
				<port name="BB1">PB-LOGIC.LOGIC0_BB1[0]-&gt;PB-LOGIC.LOGIC0_BB1_to_LOGIC[0].BB1</port>
				<port name="BB2">PB-LOGIC.LOGIC0_BB2[0]-&gt;PB-LOGIC.LOGIC0_BB2_to_LOGIC[0].BB2</port>
				<port name="BSL">PB-LOGIC.LOGIC0_BSL[0]-&gt;PB-LOGIC.LOGIC0_BSL_to_LOGIC[0].BSL</port>
				<port name="F1">open</port>
				<port name="F2">open</port>
				<port name="FAKE_CONST">open</port>
				<port name="FS">open</port>
				<port name="QCK">open</port>
				<port name="QDI">open</port>
				<port name="QDS">open</port>
				<port name="QEN">open</port>
				<port name="QRT">open</port>
				<port name="QST">open</port>
				<port name="TA1">open</port>
				<port name="TA2">open</port>
				<port name="TAB">open</port>
				<port name="TB1">open</port>
				<port name="TB2">open</port>
				<port name="TBS">PB-LOGIC.LOGIC0_TBS[0]-&gt;PB-LOGIC.LOGIC0_TBS_to_LOGIC[0].TBS</port>
				<port name="TSL">open</port>
			</inputs>
			<outputs>
				<port name="CZ">FRAGS[0].CZ[0]-&gt;LOGIC-CZ</port>
				<port name="FZ">open</port>
				<port name="QZ">open</port>
				<port name="TZ">open</port>
			</outputs>
			<clocks />
			<block name="F_LUT3_O.t_frag" instance="FRAGS[0]" mode="default">
				<inputs>
					<port name="BA1">LOGIC.BA1[0]-&gt;FRAGS-BA1</port>
					<port name="BA2">LOGIC.BA2[0]-&gt;FRAGS-BA2</port>
					<port name="BAB">LOGIC.BAB[0]-&gt;FRAGS-BAB</port>
					<port name="BB1">LOGIC.BB1[0]-&gt;FRAGS-BB1</port>
					<port name="BB2">LOGIC.BB2[0]-&gt;FRAGS-BB2</port>
					<port name="BSL">LOGIC.BSL[0]-&gt;FRAGS-BSL</port>
					<port name="F1">open</port>
					<port name="F2">open</port>
					<port name="FAKE_CONST">open</port>
					<port name="FS">open</port>
					<port name="QCK">open</port>
					<port name="QDI">open</port>
					<port name="QDS">open</port>
					<port name="QEN">open</port>
					<port name="QRT">open</port>
					<port name="QST">open</port>
					<port name="TA1">open</port>
					<port name="TA2">open</port>
					<port name="TAB">open</port>
					<port name="TB1">open</port>
					<port name="TB2">open</port>
					<port name="TBS">LOGIC.TBS[0]-&gt;FRAGS-TBS</port>
					<port name="TSL">open</port>
				</inputs>
				<outputs>
					<port name="CZ">c_frag_modes[0].CZ[0]-&gt;FRAGS-CZ</port>
					<port name="FZ">open</port>
					<port name="QZ">open</port>
					<port name="TZ">open</port>
				</outputs>
				<clocks />
				<block name="F_LUT3_O.t_frag" instance="c_frag_modes[0]" mode="SPLIT">
					<inputs>
						<port name="BA1">FRAGS.BA1[0]-&gt;c_frag_modes-BA1</port>
						<port name="BA2">FRAGS.BA2[0]-&gt;c_frag_modes-BA2</port>
						<port name="BAB">FRAGS.BAB[0]-&gt;c_frag_modes-BAB</port>
						<port name="BB1">FRAGS.BB1[0]-&gt;c_frag_modes-BB1</port>
						<port name="BB2">FRAGS.BB2[0]-&gt;c_frag_modes-BB2</port>
						<port name="BSL">FRAGS.BSL[0]-&gt;c_frag_modes-BSL</port>
						<port name="TA1">open</port>
						<port name="TA2">open</port>
						<port name="TAB">open</port>
						<port name="TB1">open</port>
						<port name="TB2">open</port>
						<port name="TBS">FRAGS.TBS[0]-&gt;c_frag_modes-TBS</port>
						<port name="TSL">open</port>
					</inputs>
					<outputs>
						<port name="CZ">SPLIT[0].CZ[0]-&gt;c_frag_modes-CZ</port>
						<port name="TZ">open</port>
					</outputs>
					<clocks />
					<block name="F_LUT3_O.t_frag" instance="SPLIT[0]" mode="default">
						<inputs>
							<port name="BA1">c_frag_modes.BA1[0]-&gt;SPLIT-BA1</port>
							<port name="BA2">c_frag_modes.BA2[0]-&gt;SPLIT-BA2</port>
							<port name="BAB">c_frag_modes.BAB[0]-&gt;SPLIT-BAB</port>
							<port name="BB1">c_frag_modes.BB1[0]-&gt;SPLIT-BB1</port>
							<port name="BB2">c_frag_modes.BB2[0]-&gt;SPLIT-BB2</port>
							<port name="BSL">c_frag_modes.BSL[0]-&gt;SPLIT-BSL</port>
							<port name="TA1">open</port>
							<port name="TA2">open</port>
							<port name="TAB">open</port>
							<port name="TB1">open</port>
							<port name="TB2">open</port>
							<port name="TBS">c_frag_modes.TBS[0]-&gt;SPLIT-TBS</port>
							<port name="TSL">open</port>
						</inputs>
						<outputs>
							<port name="CZ">b_frag[0].XZ[0]-&gt;SPLIT-CZ</port>
							<port name="TZ">open</port>
						</outputs>
						<clocks />
						<block name="F_LUT3_O.t_frag" instance="b_frag[0]">
							<attributes>
								<attribute name="src">"/data/data/com.termux/files/home/symbiflow/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"</attribute>
								<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
							</attributes>
							<parameters>
								<parameter name="XBS2">0</parameter>
								<parameter name="XBS1">0</parameter>
								<parameter name="XAS2">0</parameter>
								<parameter name="XAS1">0</parameter>
							</parameters>
							<inputs>
								<port name="TBS">SPLIT.TBS[0]-&gt;b_frag-TBS</port>
								<port name="XA1">SPLIT.BA1[0]-&gt;b_frag-XA1</port>
								<port name="XA2">SPLIT.BA2[0]-&gt;b_frag-XA2</port>
								<port name="XAB">SPLIT.BAB[0]-&gt;b_frag-XAB</port>
								<port name="XB1">SPLIT.BB1[0]-&gt;b_frag-XB1</port>
								<port name="XB2">SPLIT.BB2[0]-&gt;b_frag-XB2</port>
								<port name="XSL">SPLIT.BSL[0]-&gt;b_frag-XSL</port>
							</inputs>
							<outputs>
								<port name="XZ">$iopadmap$F</port>
							</outputs>
							<clocks />
						</block>
						<block name="open" instance="t_frag[0]" />
					</block>
				</block>
				<block name="open" instance="f_frag[0]" />
				<block name="open" instance="q_frag_modes[0]" />
			</block>
		</block>
	</block>
	<block name="$iopadmap$helloworldfpga.F" instance="PB-BIDIR[1]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$true</port>
			<port name="BIDIR0_INEN">$false</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">$iopadmap$F</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">open</port>
		</outputs>
		<clocks />
		<block name="$iopadmap$helloworldfpga.F" instance="BIDIR[0]" mode="OUTPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">PB-BIDIR.BIDIR0_OQI[0]-&gt;PB-BIDIR.BIDIR0_OQI_to_BIDIR[0].OQI</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">open</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="$iopadmap$helloworldfpga.F" instance="OUTPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;OUTPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;OUTPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">BIDIR.OQI[0]-&gt;OUTPUT-OQI</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">open</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$helloworldfpga.F" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">OUTPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">open</port>
						<port name="O_DAT">OUTPUT.OQI[0]-&gt;bidir-O_DAT</port>
						<port name="O_EN">OUTPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">open</port>
						<port name="O_PAD_$out">F</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:F" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">bidir[0].O_PAD_$out[0]-&gt;outpad-outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="Y" instance="PB-BIDIR[2]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="Y" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="Y" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$helloworldfpga.Y" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">F_LUT3_O.XB2</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="Y" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">Y</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="Z" instance="PB-BIDIR[3]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="Z" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="Z" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$helloworldfpga.Z" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">F_LUT3_O.XSL</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="Z" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">Z</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="X" instance="PB-BIDIR[4]" mode="default">
		<inputs>
			<port name="BIDIR0_IE">$false</port>
			<port name="BIDIR0_INEN">$true</port>
			<port name="BIDIR0_IQC">open</port>
			<port name="BIDIR0_IQE">open</port>
			<port name="BIDIR0_IQIN">open</port>
			<port name="BIDIR0_IQR">open</port>
			<port name="BIDIR0_OQE">open</port>
			<port name="BIDIR0_OQI">open</port>
		</inputs>
		<outputs>
			<port name="BIDIR0_IQZ">open</port>
			<port name="BIDIR0_IZ">BIDIR[0].IZ[0]-&gt;BIDIR[0].IZ_to_PB-BIDIR.BIDIR0_IZ</port>
		</outputs>
		<clocks />
		<block name="X" instance="BIDIR[0]" mode="INPUT">
			<inputs>
				<port name="IE">PB-BIDIR.BIDIR0_IE[0]-&gt;PB-BIDIR.BIDIR0_IE_to_BIDIR[0].IE</port>
				<port name="INEN">PB-BIDIR.BIDIR0_INEN[0]-&gt;PB-BIDIR.BIDIR0_INEN_to_BIDIR[0].INEN</port>
				<port name="IQE">open</port>
				<port name="IQIN">open</port>
				<port name="IQR">open</port>
				<port name="OQE">open</port>
				<port name="OQI">open</port>
			</inputs>
			<outputs>
				<port name="IQZ">open</port>
				<port name="IZ">INPUT[0].IZ[0]-&gt;BIDIR-IZ</port>
			</outputs>
			<clocks>
				<port name="IQC">open</port>
			</clocks>
			<block name="X" instance="INPUT[0]" mode="default">
				<inputs>
					<port name="IE">BIDIR.IE[0]-&gt;INPUT-IE</port>
					<port name="INEN">BIDIR.INEN[0]-&gt;INPUT-INEN</port>
					<port name="IQE">open</port>
					<port name="IQIN">open</port>
					<port name="IQR">open</port>
					<port name="OQE">open</port>
					<port name="OQI">open</port>
				</inputs>
				<outputs>
					<port name="IQZ">open</port>
					<port name="IZ">bidir[0].I_DAT[0]-&gt;INPUT-IZ</port>
				</outputs>
				<clocks>
					<port name="IQC">open</port>
				</clocks>
				<block name="$iopadmap$helloworldfpga.X" instance="bidir[0]">
					<attributes>
						<attribute name="src">"/data/data/com.termux/files/home/symbiflow/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:43.9-50.8"</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="OSEL">1</parameter>
						<parameter name="WPD">0</parameter>
						<parameter name="FIXHOLD">0</parameter>
						<parameter name="ESEL">1</parameter>
						<parameter name="DS">0</parameter>
					</parameters>
					<inputs>
						<port name="I_EN">INPUT.INEN[0]-&gt;bidir-I_EN</port>
						<port name="I_PAD_$inp">inpad[0].inpad[0]-&gt;bidir-I_PAD_$inp</port>
						<port name="O_DAT">open</port>
						<port name="O_EN">INPUT.IE[0]-&gt;bidir-O_EN</port>
					</inputs>
					<outputs>
						<port name="I_DAT">F_LUT3_O.XAB</port>
						<port name="O_PAD_$out">open</port>
					</outputs>
					<clocks />
				</block>
				<block name="X" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">X</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
	</block>
	<block name="$false" instance="PB-SYN_GND[5]" mode="default">
		<inputs />
		<outputs>
			<port name="GND0_GND">GND[0].GND[0]-&gt;GND[0].GND_to_PB-SYN_GND.GND0_GND</port>
		</outputs>
		<clocks />
		<block name="$false" instance="GND[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="GND">$false</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$true" instance="PB-SYN_VCC[6]" mode="default">
		<inputs />
		<outputs>
			<port name="VCC0_VCC">VCC[0].VCC[0]-&gt;VCC[0].VCC_to_PB-SYN_VCC.VCC0_VCC</port>
		</outputs>
		<clocks />
		<block name="$true" instance="VCC[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="VCC">$true</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
