|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  bingray
Project Path         :  C:\Users\Richie\Desktop\4 semestre\DSD\Convertidor binario Gray
Project Fitted on    :  Fri May 12 19:55:16 2017

Device               :  M4256_96
Package              :  144
GLB Input Mux Size   :  33
Available Blocks     :  16
Speed                :  -5.8
Part Number          :  LC4256ZE-5TN144C
Source Format        :  Pure_VHDL


// Project 'bingray' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.00 secs
Place Time                      0.01 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                2
Total Logic Functions           30
  Total Output Pins             19
  Total Bidir I/O Pins          0
  Total Buried Nodes            11
Total Flip-Flops                17
  Total D Flip-Flops            11
  Total T Flip-Flops            6
  Total Latches                 0
Total Product Terms             92

Total Reserved Pins             0
Total Locked Pins               12
Total Locked Nodes              2

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             9
Total Unique Presets            8

Fmax Logic Levels               -


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  Input-Only Pins                  10        0     10    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       21     73    -->    22
Logic Functions                   256       29    227    -->    11
  Input Registers                  96        0     96    -->     0

GLB Inputs                        576       67    509    -->    11
Logical Product Terms            1280       64   1216    -->     5
Occupied GLBs                      16       13      3    -->    81
Macrocells                        256       28    228    -->    10

Control Product Terms:
  GLB Clock/Clock Enables          16        6     10    -->    37
  GLB Reset/Presets                16        0     16    -->     0
  Macrocell Clocks                256        0    256    -->     0
  Macrocell Clock Enables         256        0    256    -->     0
  Macrocell Enables               256        0    256    -->     0
  Macrocell Resets                256        6    250    -->     2
  Macrocell Presets               256        6    250    -->     2

Global Routing Pool               356       19    337    -->     5
  GRP from IFB                     ..        2     ..    -->    ..
    (from input signals)           ..        2     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       17     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      0     0     0      0/6      0    0      0             16        0        0
  GLB    B      0     0     0      0/6      0    0      0             16        0        0
  GLB    C      8     7    15      6/6      0    7      0              9       23        7
  GLB    D      2     3     5      3/6      0    3      0             13        6        3
-------------------------------------------------------------------------------------------
  GLB    E      1     8     9      3/6      0    3      0             13        5        3
  GLB    F      1    10    11      2/6      0    3      0             13        4        3
  GLB    G      2     0     2      0/6      0    1      0             15        2        1
  GLB    H      2     0     2      0/6      0    1      0             15        2        1
-------------------------------------------------------------------------------------------
  GLB    I      2     0     2      0/6      0    1      0             15        2        1
  GLB    J      2     0     2      2/6      0    1      0             15        2        1
  GLB    K      2     0     2      0/6      0    1      0             15        2        1
  GLB    L      2     0     2      0/6      0    1      0             15        2        1
-------------------------------------------------------------------------------------------
  GLB    M      1     6     7      3/6      0    3      0             13        6        3
  GLB    N      2     0     2      0/6      0    1      0             15        2        1
  GLB    O      1     5     6      2/6      0    2      0             14        6        2
  GLB    P      0     0     0      0/6      0    0      0             16        0        0
-------------------------------------------------------------------------------------------
TOTALS:        28    39    67     21/96     0   28      0            228       64       28

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   1      0         0      0      0      5      5
  GLB    D   1      0         0      0      0      1      1
------------------------------------------------------------------------------
  GLB    E   1      0         0      0      0      0      0
  GLB    F   1      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    I   0      0         0      0      0      0      0
  GLB    J   0      0         0      0      0      0      0
  GLB    K   0      0         0      0      0      0      0
  GLB    L   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    M   1      0         0      0      0      0      0
  GLB    N   0      0         0      0      0      0      0
  GLB    O   1      0         0      0      0      0      0
  GLB    P   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_DOWN (2)
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



OSCTIMER_Summary
~~~~~~~~~~~~~~~~
OSCTIMER:                         Pin/Node
  OSCTIMER Instance Name                    U00_inst11
  Dynamic Disable Signal                    gnd_n_n
  Timer Reset Signal                        _dup_gnd_n_n
  Oscillator Output Clock         mfb C-15  E0_OSCOUT
  Timer Output Clock              mfb F-15  clk0_c

  Oscillator Output Clock Frequency         5.0000 MHz
  Timer Output Clock Frequency              4.7684 Hz
  Timer Divider                             1048576


Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|            | PG
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name| Enable
-----------------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |            |
2     | TDI   |   -  |    |        |                 |       |            |
3     |VCCIO0 |   -  |    |        |                 |       |            |
4     |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|S0_0_       |
5     |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|S0_1_       |
6     |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|S0_2_       |
7     |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|S0_3_       |
8     |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|S0_4_       |
9     |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|S0_5_       |
10    |GNDIO0 |   -  |    |        |                 |       |            |
11    |  I_O  |   0  |D14 |    *   |LVCMOS18         | Output|S0_6_       |
12    |  I_O  |   0  |D12 |    *   |LVCMOS18         | Output|S0_7_       |
13    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|S0_8_       |
14    |  I_O  |   0  |D8  |        |                 |       |            |
15    |  I_O  |   0  |D6  |        |                 |       |            |
16    |  I_O  |   0  |D4  |        |                 |       |            |
17    | IN0   |   0  |    |        |                 |       |            |
18    | NC    |   -  |    |        |                 |       |            |
19    |VCCIO0 |   -  |    |        |                 |       |            |
20    | IN1   |   0  |    |        |                 |       |            |
21    |  I_O  |   0  |E2  |        |LVCMOS18         | Output|E0_6_       |
22    |  I_O  |   0  |E4  |        |LVCMOS18         | Output|E0_5_       |
23    |  I_O  |   0  |E6  |        |                 |       |            |
24    |  I_O  |   0  |E8  |        |                 |       |            |
25    |  I_O  |   0  |E10 |        |                 |       |            |
26    |  I_O  |   0  |E12 |    *   |LVCMOS18         | Output|clk0        |
27    |GNDIO0 |   -  |    |        |                 |       |            |
28    |  I_O  |   0  |F2  |        |LVCMOS18         | Output|E0_8_       |
29    |  I_O  |   0  |F4  |        |LVCMOS18         | Output|E0_7_       |
30    |  I_O  |   0  |F6  |        |                 |       |            |
31    |  I_O  |   0  |F8  |        |                 |       |            |
32    |  I_O  |   0  |F10 |        |                 |       |            |
33    |  I_O  |   0  |F12 |        |                 |       |            |
34    |VCCIO0 |   -  |    |        |                 |       |            |
35    | TCK   |   -  |    |        |                 |       |            |
36    | VCC   |   -  |    |        |                 |       |            |
37    | GND   |   -  |    |        |                 |       |            |
38    | IN2   |   0  |    |        |                 |       |            |
39    |  I_O  |   0  |G12 |        |                 |       |            |
40    |  I_O  |   0  |G10 |        |                 |       |            |
41    |  I_O  |   0  |G8  |        |                 |       |            |
42    |  I_O  |   0  |G6  |        |                 |       |            |
43    |  I_O  |   0  |G4  |        |                 |       |            |
44    |  I_O  |   0  |G2  |        |                 |       |            |
45    | IN3   |   0  |    |        |                 |       |            |
46    |GNDIO0 |   -  |    |        |                 |       |            |
47    |VCCIO0 |   -  |    |        |                 |       |            |
48    |  I_O  |   0  |H12 |        |                 |       |            |
49    |  I_O  |   0  |H10 |        |                 |       |            |
50    |  I_O  |   0  |H8  |        |                 |       |            |
51    |  I_O  |   0  |H6  |        |                 |       |            |
52    |  I_O  |   0  |H4  |        |                 |       |            |
53    |  I_O  |   0  |H2  |        |                 |       |            |
54    |INCLK1 |   0  |    |        |                 |       |            |
55    |GNDIO1 |   -  |    |        |                 |       |            |
56    |INCLK2 |   1  |    |        |                 |       |            |
57    | VCC   |   -  |    |        |                 |       |            |
58    |  I_O  |   1  |I2  |        |                 |       |            |
59    |  I_O  |   1  |I4  |        |                 |       |            |
60    |  I_O  |   1  |I6  |        |                 |       |            |
61    |  I_O  |   1  |I8  |        |                 |       |            |
62    |  I_O  |   1  |I10 |        |                 |       |            |
63    |  I_O  |   1  |I12 |        |                 |       |            |
64    |VCCIO1 |   -  |    |        |                 |       |            |
65    |GNDIO1 |   -  |    |        |                 |       |            |
66    |  I_O  |   1  |J2  |        |                 |       |            |
67    |  I_O  |   1  |J4  |        |                 |       |            |
68    |  I_O  |   1  |J6  |    *   |LVCMOS18         | Input |control0    |
69    |  I_O  |   1  |J8  |    *   |LVCMOS18         | Input |clr0        |
70    |  I_O  |   1  |J10 |        |                 |       |            |
71    |  I_O  |   1  |J12 |        |                 |       |            |
72    | IN4   |   0  |    |        |                 |       |            |
73    | GND   |   -  |    |        |                 |       |            |
74    | TMS   |   -  |    |        |                 |       |            |
75    |VCCIO1 |   -  |    |        |                 |       |            |
76    |  I_O  |   1  |K12 |        |                 |       |            |
77    |  I_O  |   1  |K10 |        |                 |       |            |
78    |  I_O  |   1  |K8  |        |                 |       |            |
79    |  I_O  |   1  |K6  |        |                 |       |            |
80    |  I_O  |   1  |K4  |        |                 |       |            |
81    |  I_O  |   1  |K2  |        |                 |       |            |
82    |GNDIO1 |   -  |    |        |                 |       |            |
83    |  I_O  |   1  |L14 |        |                 |       |            |
84    |  I_O  |   1  |L12 |        |                 |       |            |
85    |  I_O  |   1  |L10 |        |                 |       |            |
86    |  I_O  |   1  |L8  |        |                 |       |            |
87    |  I_O  |   1  |L6  |        |                 |       |            |
88    |  I_O  |   1  |L4  |        |                 |       |            |
89    | IN5   |   1  |    |        |                 |       |            |
90    | NC    |   -  |    |        |                 |       |            |
91    |VCCIO1 |   -  |    |        |                 |       |            |
92    | IN6   |   1  |    |        |                 |       |            |
93    |  I_O  |   1  |M2  |        |LVCMOS18         | Output|E0_2_       |
94    |  I_O  |   1  |M4  |        |LVCMOS18         | Output|E0_4_       |
95    |  I_O  |   1  |M6  |        |LVCMOS18         | Output|E0_0_       |
96    |  I_O  |   1  |M8  |        |                 |       |            |
97    |  I_O  |   1  |M10 |        |                 |       |            |
98    |  I_O  |   1  |M12 |        |                 |       |            |
99    |GNDIO1 |   -  |    |        |                 |       |            |
100   |  I_O  |   1  |N2  |        |                 |       |            |
101   |  I_O  |   1  |N4  |        |                 |       |            |
102   |  I_O  |   1  |N6  |        |                 |       |            |
103   |  I_O  |   1  |N8  |        |                 |       |            |
104   |  I_O  |   1  |N10 |        |                 |       |            |
105   |  I_O  |   1  |N12 |        |                 |       |            |
106   |VCCIO1 |   -  |    |        |                 |       |            |
107   | TDO   |   -  |    |        |                 |       |            |
108   | VCC   |   -  |    |        |                 |       |            |
109   | GND   |   -  |    |        |                 |       |            |
110   | IN7   |   1  |    |        |                 |       |            |
111   |  I_O  |   1  |O12 |        |                 |       |            |
112   |  I_O  |   1  |O10 |        |                 |       |            |
113   |  I_O  |   1  |O8  |        |                 |       |            |
114   |  I_O  |   1  |O6  |        |                 |       |            |
115   |  I_O  |   1  |O4  |        |LVCMOS18         | Output|E0_3_       |
116   |  I_O  |   1  |O2  |        |LVCMOS18         | Output|E0_1_       |
117   | IN8   |   1  |    |        |                 |       |            |
118   |GNDIO1 |   -  |    |        |                 |       |            |
119   |VCCIO1 |   -  |    |        |                 |       |            |
120   |  I_O  |   1  |P12 |        |                 |       |            |
121   |  I_O  |   1  |P10 |        |                 |       |            |
122   |  I_O  |   1  |P8  |        |                 |       |            |
123   |  I_O  |   1  |P6  |        |                 |       |            |
124   |  I_O  |   1  |P4  |        |                 |       |            |
125   | I_O/OE|   1  |P2  |        |                 |       |            |
126   |INCLK3 |   1  |    |        |                 |       |            |
127   |GNDIO0 |   -  |    |        |                 |       |            |
128   |INCLK0 |   0  |    |        |                 |       |            |
129   | VCC   |   -  |    |        |                 |       |            |
130   | I_O/OE|   0  |A2  |        |                 |       |            |
131   |  I_O  |   0  |A4  |        |                 |       |            |
132   |  I_O  |   0  |A6  |        |                 |       |            |
133   |  I_O  |   0  |A8  |        |                 |       |            |
134   |  I_O  |   0  |A10 |        |                 |       |            |
135   |  I_O  |   0  |A12 |        |                 |       |            |
136   |VCCIO0 |   -  |    |        |                 |       |            |
137   |GNDIO0 |   -  |    |        |                 |       |            |
138   |  I_O  |   0  |B2  |        |                 |       |            |
139   |  I_O  |   0  |B4  |        |                 |       |            |
140   |  I_O  |   0  |B6  |        |                 |       |            |
141   |  I_O  |   0  |B8  |        |                 |       |            |
142   |  I_O  |   0  |B10 |        |                 |       |            |
143   |  I_O  |   0  |B12 |        |                 |       |            |
144   | IN9   |   0  |    |        |                 |       |            |
-----------------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type                       Pullup Signal
---------------------------------------------------
  69   J  I/O   6  --CDEF------M-O-    Down clr0
  68   J  I/O   4  ----EF------M-O-    Down control0
---------------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
  95   M  3  -   1  1 DFF    * R         4  ----EF------M-O-  Fast   Down E0_0_
 116   O  5  -   4  1 DFF    * R         6  --C-EF------MNO-  Fast   Down E0_1_
  93   M  6  -   3  1 DFF    * R         7  --C-EF----K-MNO-  Fast   Down E0_2_
 115   O  6  -   2  1 TFF    * R         6  --C-EF----KLM---  Fast   Down E0_3_
  94   M  7  -   2  1 TFF    * R         5  --C-EFG----L----  Fast   Down E0_4_
  22   E  8  -   2  1 TFF    * R         5  --C-EFGH--------  Fast   Down E0_5_
  21   E  9  -   2  1 TFF    * R         4  --C--F-HI-------  Fast   Down E0_6_
  29   F 10  -   2  1 TFF    * R         5  --CD-F--IJ------  Fast   Down E0_7_
  28   F 11  -   2  1 TFF    * R         2  ---D-----J------  Fast   Down E0_8_
   4   C  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_0_
   5   C  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_1_
   6   C  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_2_
   7   C  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_3_
   8   C  5  -   3  1 DFF  * * R            ----------------  Fast   Down S0_4_
   9   C  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_5_
  11   D  5  -   4  1 DFF  * * R            ----------------  Fast   Down S0_6_
  12   D  3  -   2  1 DFF  * * R            ----------------  Fast   Down S0_7_
  13   D  0  -   0  1 COM                   ----------------  Fast   Down S0_8_
  26   E  1  -   1  1 COM                   ----------------  Fast   Down clk0
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P                     Slew Pullup Signal
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P                     Signal
---------------------------------------------------------------------
 7   N  2  -   2  1 COM              1  --C-------------  U01_s_1_
 7   K  2  -   2  1 COM              1  --C-------------  U01_s_2_
 7   L  2  -   2  1 COM              1  --C-------------  U01_s_3_
 7   G  2  -   2  1 COM              1  --C-------------  U01_s_4_
 7   H  2  -   2  1 COM              1  --C-------------  U01_s_5_
 7   I  2  -   2  1 COM              1  --C-------------  U01_s_6_
 7   J  2  -   2  1 COM              1  ---D------------  U01_s_7_
15   F  0  -   0  1 COM              6  --CDEF------M-O-  _dup_gnd_n_n
15   F  0  -   0  0 COM              6  --CDEF------M-O-  clk0_c
15   C  0  -   0  1 COM                 ----------------  gnd_n_n
---------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~

E0_0_.D = !E0_0_.Q ; (1 pterm, 1 signal)
E0_0_.C = clk0_c ; (1 pterm, 1 signal)
E0_0_.AR = !clr0 ; (1 pterm, 1 signal)

E0_1_.D = !control0 & !E0_1_.Q & !E0_0_.Q
    # control0 & !E0_1_.Q & E0_0_.Q
    # control0 & E0_1_.Q & !E0_0_.Q
    # !control0 & E0_1_.Q & E0_0_.Q ; (4 pterms, 3 signals)
E0_1_.C = clk0_c ; (1 pterm, 1 signal)
E0_1_.AR = !clr0 ; (1 pterm, 1 signal)

E0_2_.D.X1 = !control0 & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_1_.Q & E0_0_.Q ; (2 pterms, 3 signals)
E0_2_.D.X2 = E0_2_.Q ; (1 pterm, 1 signal)
E0_2_.C = clk0_c ; (1 pterm, 1 signal)
E0_2_.AR = !clr0 ; (1 pterm, 1 signal)

E0_3_.T = !control0 & !E0_2_.Q & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_2_.Q & E0_1_.Q & E0_0_.Q ; (2 pterms, 4 signals)
E0_3_.C = clk0_c ; (1 pterm, 1 signal)
E0_3_.AR = !clr0 ; (1 pterm, 1 signal)

E0_4_.T = !control0 & !E0_3_.Q & !E0_2_.Q & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_3_.Q & E0_2_.Q & E0_1_.Q & E0_0_.Q ; (2 pterms, 5 signals)
E0_4_.C = clk0_c ; (1 pterm, 1 signal)
E0_4_.AR = !clr0 ; (1 pterm, 1 signal)

E0_5_.T = !control0 & !E0_4_.Q & !E0_3_.Q & !E0_2_.Q & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_4_.Q & E0_3_.Q & E0_2_.Q & E0_1_.Q & E0_0_.Q ; (2 pterms, 6 signals)
E0_5_.C = clk0_c ; (1 pterm, 1 signal)
E0_5_.AR = !clr0 ; (1 pterm, 1 signal)

E0_6_.T = !control0 & !E0_5_.Q & !E0_4_.Q & !E0_3_.Q & !E0_2_.Q & !E0_1_.Q
       & !E0_0_.Q
    # control0 & E0_5_.Q & E0_4_.Q & E0_3_.Q & E0_2_.Q & E0_1_.Q & E0_0_.Q ; (2 pterms, 7 signals)
E0_6_.C = clk0_c ; (1 pterm, 1 signal)
E0_6_.AR = !clr0 ; (1 pterm, 1 signal)

E0_7_.T = !control0 & !E0_6_.Q & !E0_5_.Q & !E0_4_.Q & !E0_3_.Q & !E0_2_.Q
       & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_6_.Q & E0_5_.Q & E0_4_.Q & E0_3_.Q & E0_2_.Q & E0_1_.Q
       & E0_0_.Q ; (2 pterms, 8 signals)
E0_7_.C = clk0_c ; (1 pterm, 1 signal)
E0_7_.AR = !clr0 ; (1 pterm, 1 signal)

E0_8_.T = !control0 & !E0_7_.Q & !E0_6_.Q & !E0_5_.Q & !E0_4_.Q & !E0_3_.Q
       & !E0_2_.Q & !E0_1_.Q & !E0_0_.Q
    # control0 & E0_7_.Q & E0_6_.Q & E0_5_.Q & E0_4_.Q & E0_3_.Q & E0_2_.Q
       & E0_1_.Q & E0_0_.Q ; (2 pterms, 9 signals)
E0_8_.C = clk0_c ; (1 pterm, 1 signal)
E0_8_.AR = !clr0 ; (1 pterm, 1 signal)

S0_0_.D = !E0_2_.Q & E0_1_.Q
    # E0_2_.Q & !E0_1_.Q ; (2 pterms, 2 signals)
S0_0_.C = clk0_c ; (1 pterm, 1 signal)
S0_0_.AR = !clr0 & !U01_s_1_ ; (1 pterm, 2 signals)
S0_0_.AP = !clr0 & U01_s_1_ ; (1 pterm, 2 signals)

S0_1_.D = !E0_3_.Q & E0_2_.Q
    # E0_3_.Q & !E0_2_.Q ; (2 pterms, 2 signals)
S0_1_.C = clk0_c ; (1 pterm, 1 signal)
S0_1_.AR = !clr0 & !U01_s_2_ ; (1 pterm, 2 signals)
S0_1_.AP = !clr0 & U01_s_2_ ; (1 pterm, 2 signals)

S0_2_.D = !E0_4_.Q & E0_3_.Q
    # E0_4_.Q & !E0_3_.Q ; (2 pterms, 2 signals)
S0_2_.C = clk0_c ; (1 pterm, 1 signal)
S0_2_.AR = !clr0 & !U01_s_3_ ; (1 pterm, 2 signals)
S0_2_.AP = !clr0 & U01_s_3_ ; (1 pterm, 2 signals)

S0_3_.D = !E0_5_.Q & E0_4_.Q
    # E0_5_.Q & !E0_4_.Q ; (2 pterms, 2 signals)
S0_3_.C = clk0_c ; (1 pterm, 1 signal)
S0_3_.AR = !clr0 & !U01_s_4_ ; (1 pterm, 2 signals)
S0_3_.AP = !clr0 & U01_s_4_ ; (1 pterm, 2 signals)

S0_4_.D = !E0_6_.Q & E0_5_.Q
    # E0_6_.Q & !E0_5_.Q ; (2 pterms, 2 signals)
S0_4_.C = clk0_c ; (1 pterm, 1 signal)
S0_4_.AR = !clr0 & !U01_s_5_ ; (1 pterm, 2 signals)
S0_4_.AP = !clr0 & U01_s_5_ ; (1 pterm, 2 signals)

S0_5_.D = !E0_7_.Q & E0_6_.Q
    # E0_7_.Q & !E0_6_.Q ; (2 pterms, 2 signals)
S0_5_.C = clk0_c ; (1 pterm, 1 signal)
S0_5_.AR = !clr0 & !U01_s_6_ ; (1 pterm, 2 signals)
S0_5_.AP = !clr0 & U01_s_6_ ; (1 pterm, 2 signals)

S0_6_.D = !E0_8_.Q & E0_7_.Q
    # E0_8_.Q & !E0_7_.Q ; (2 pterms, 2 signals)
S0_6_.C = clk0_c ; (1 pterm, 1 signal)
S0_6_.AR = !clr0 & !U01_s_7_ ; (1 pterm, 2 signals)
S0_6_.AP = !clr0 & U01_s_7_ ; (1 pterm, 2 signals)

S0_7_.D = E0_8_.Q ; (1 pterm, 1 signal)
S0_7_.C = clk0_c ; (1 pterm, 1 signal)
S0_7_.AR = !clr0 & !E0_8_.Q ; (1 pterm, 2 signals)
S0_7_.AP = !clr0 & E0_8_.Q ; (1 pterm, 2 signals)

S0_8_ = 0 ; (0 pterm, 0 signal)

U01_s_1_ = !E0_2_.Q & E0_1_.Q
    # E0_2_.Q & !E0_1_.Q ; (2 pterms, 2 signals)

U01_s_2_ = !E0_3_.Q & E0_2_.Q
    # E0_3_.Q & !E0_2_.Q ; (2 pterms, 2 signals)

U01_s_3_ = !E0_4_.Q & E0_3_.Q
    # E0_4_.Q & !E0_3_.Q ; (2 pterms, 2 signals)

U01_s_4_ = !E0_5_.Q & E0_4_.Q
    # E0_5_.Q & !E0_4_.Q ; (2 pterms, 2 signals)

U01_s_5_ = !E0_6_.Q & E0_5_.Q
    # E0_6_.Q & !E0_5_.Q ; (2 pterms, 2 signals)

U01_s_6_ = !E0_7_.Q & E0_6_.Q
    # E0_7_.Q & !E0_6_.Q ; (2 pterms, 2 signals)

U01_s_7_ = !E0_8_.Q & E0_7_.Q
    # E0_8_.Q & !E0_7_.Q ; (2 pterms, 2 signals)

_dup_gnd_n_n = 0 ; (0 pterm, 0 signal)

clk0 = clk0_c ; (1 pterm, 1 signal)

gnd_n_n = 0 ; (0 pterm, 0 signal)




