
---------- Begin Simulation Statistics ----------
simSeconds                                   0.187487                       # Number of seconds simulated (Second)
simTicks                                 187487030000                       # Number of ticks simulated (Tick)
finalTick                                187487030000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     20.58                       # Real time elapsed on the host (Second)
hostTickRate                               9110073660                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     776884                       # Number of bytes of host memory used (Byte)
simInsts                                     33872209                       # Number of instructions simulated (Count)
simOps                                       33872209                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1645859                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1645858                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        187487030                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       12230858                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          12230858                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      12230858                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         12230858                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        78232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           78232                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        78232                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          78232                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2976861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2976861000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2976861000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2976861000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     12309090                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      12309090                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     12309090                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     12309090                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006356                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006356                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006356                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006356                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 38051.705185                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 38051.705185                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 38051.705185                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 38051.705185                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        77632                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             77632                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        78232                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        78232                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        78232                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        78232                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2663933000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2663933000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2663933000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2663933000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006356                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006356                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006356                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006356                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 34051.705185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 34051.705185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 34051.705185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 34051.705185                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  77720                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9311021                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9311021                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        44449                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         44449                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1179257000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1179257000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      9355470                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      9355470                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.004751                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.004751                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 26530.563117                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 26530.563117                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        44449                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        44449                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1001461000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1001461000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004751                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004751                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22530.563117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22530.563117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2919837                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2919837                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        33783                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        33783                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1797604000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1797604000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2953620                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2953620                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.011438                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.011438                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 53210.312879                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 53210.312879                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33783                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33783                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1662472000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1662472000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.011438                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.011438                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49210.312879                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49210.312879                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           509.651791                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12309090                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              78232                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             157.340858                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              470000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   509.651791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.995414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.995414                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           80                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          414                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           98550952                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          98550952                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     33872209                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      33872209                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     33771818                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses           18                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns       150153                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      1651712                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     33771818                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts           18                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     49383495                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     32368940                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads           18                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     12309160                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts      9355470                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      2953690                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 187487029.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      1802239                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     21563128     63.66%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     63.66% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead      9355470     27.62%     91.28% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      2953672      8.72%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite           18      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     33872288                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       33871857                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          33871857                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      33871857                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         33871857                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          431                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             431                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          431                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            431                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     99309000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     99309000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     99309000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     99309000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     33872288                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      33872288                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     33872288                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     33872288                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000013                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000013                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 230415.313225                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 230415.313225                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 230415.313225                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 230415.313225                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          431                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          431                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     97585000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     97585000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     97585000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     97585000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000013                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 226415.313225                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 226415.313225                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 226415.313225                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 226415.313225                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                     20                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     33871857                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        33871857                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          431                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           431                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     99309000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     99309000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     33872288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     33872288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000013                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 230415.313225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 230415.313225                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          431                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          431                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     97585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     97585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000013                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 226415.313225                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 226415.313225                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           370.558811                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             33872288                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                431                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           78589.995360                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              227000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   370.558811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.723748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.723748                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          411                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          362                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.802734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          270978735                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         270978735                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     9                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                44880                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          77632                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                108                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               33783                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              33783                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq           44880                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port          882                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       234184                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   235066                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        27584                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      9975296                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                  10002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                                 0                       # Total snoops (Count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               78663                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000038                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.006175                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     78660    100.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                         3      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 78663                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            311667000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1293000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           234696000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          156403                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        77740                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 2                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             73642                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                73644                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                2                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            73642                       # number of overall hits (Count)
system.l2cache.overallHits::total               73644                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             429                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            4590                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               5019                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            429                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           4590                       # number of overall misses (Count)
system.l2cache.overallMisses::total              5019                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     95392000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   1020851000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    1116243000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     95392000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   1020851000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   1116243000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           431                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         78232                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            78663                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          431                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        78232                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           78663                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.995360                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.058672                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.063804                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.995360                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.058672                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.063804                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 222358.974359                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 222407.625272                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 222403.466826                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 222358.974359                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 222407.625272                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 222403.466826                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.demandMshrMisses::cpu.inst          429                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         4590                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           5019                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          429                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         4590                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          5019                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     88528000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    947411000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   1035939000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     88528000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    947411000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   1035939000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.995360                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.058672                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.063804                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.995360                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.058672                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.063804                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 206358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 206407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 206403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 206358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 206407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 206403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                         0                       # number of replacements (Count)
system.l2cache.ReadExReq.hits::cpu.data         29308                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            29308                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         4475                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           4475                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    995321000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    995321000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        33783                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        33783                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.132463                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.132463                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 222418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 222418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         4475                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         4475                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    923721000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    923721000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.132463                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.132463                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 206418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 206418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            2                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        44334                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total        44336                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          429                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          115                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          544                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     95392000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     25530000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    120922000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          431                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data        44449                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total        44880                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.995360                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.002587                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.012121                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 222358.974359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data       222000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 222283.088235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          429                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          115                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          544                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     88528000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     23690000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    112218000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.995360                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.002587                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.012121                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 206358.974359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data       206000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 206283.088235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks        77632                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        77632                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        77632                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        77632                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4482.758966                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                  156400                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5019                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 31.161586                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                 210000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst   372.630724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  4110.128241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.045487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.501725                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.547212                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         5019                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            4956                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.612671                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1256219                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1256219                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.transDist::ReadResp                  544                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExReq                4475                       # Transaction distribution (Count)
system.l3bus.transDist::ReadExResp               4475                       # Transaction distribution (Count)
system.l3bus.transDist::ReadSharedReq             544                       # Transaction distribution (Count)
system.l3bus.pktCount_system.l2cache.mem_side_port::system.l3cache.cpu_side_port        10038                       # Packet count per connected requestor and responder (Count)
system.l3bus.pktSize_system.l2cache.mem_side_port::system.l3cache.cpu_side_port       321216                       # Cumulative packet size per connected requestor and responder (Byte)
system.l3bus.snoops                                 0                       # Total snoops (Count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l3bus.snoopFanout::samples                5019                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::0                      5019    100.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l3bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l3bus.snoopFanout::total                  5019                       # Request fanout histogram (Count)
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3bus.reqLayer0.occupancy              5019000                       # Layer occupancy (ticks) (Tick)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l3bus.respLayer0.occupancy            15057000                       # Layer occupancy (ticks) (Tick)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l3bus.snoop_filter.totRequests            5019                       # Total number of requests made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l3cache.demandMisses::cpu.inst             429                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::cpu.data            4590                       # number of demand (read+write) misses (Count)
system.l3cache.demandMisses::total               5019                       # number of demand (read+write) misses (Count)
system.l3cache.overallMisses::cpu.inst            429                       # number of overall misses (Count)
system.l3cache.overallMisses::cpu.data           4590                       # number of overall misses (Count)
system.l3cache.overallMisses::total              5019                       # number of overall misses (Count)
system.l3cache.demandMissLatency::cpu.inst     80806000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::cpu.data    864791000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.demandMissLatency::total     945597000                       # number of demand (read+write) miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.inst     80806000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::cpu.data    864791000                       # number of overall miss ticks (Tick)
system.l3cache.overallMissLatency::total    945597000                       # number of overall miss ticks (Tick)
system.l3cache.demandAccesses::cpu.inst           429                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::cpu.data          4590                       # number of demand (read+write) accesses (Count)
system.l3cache.demandAccesses::total             5019                       # number of demand (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.inst          429                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::cpu.data         4590                       # number of overall (read+write) accesses (Count)
system.l3cache.overallAccesses::total            5019                       # number of overall (read+write) accesses (Count)
system.l3cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l3cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l3cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l3cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l3cache.demandAvgMissLatency::cpu.inst 188358.974359                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::cpu.data 188407.625272                       # average overall miss latency ((Cycle/Count))
system.l3cache.demandAvgMissLatency::total 188403.466826                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.inst 188358.974359                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::cpu.data 188407.625272                       # average overall miss latency ((Cycle/Count))
system.l3cache.overallAvgMissLatency::total 188403.466826                       # average overall miss latency ((Cycle/Count))
system.l3cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l3cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l3cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l3cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3cache.demandMshrMisses::cpu.inst          429                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::cpu.data         4590                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.demandMshrMisses::total           5019                       # number of demand (read+write) MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.inst          429                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::cpu.data         4590                       # number of overall MSHR misses (Count)
system.l3cache.overallMshrMisses::total          5019                       # number of overall MSHR misses (Count)
system.l3cache.demandMshrMissLatency::cpu.inst     64933000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::cpu.data    694961000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.demandMshrMissLatency::total    759894000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.inst     64933000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::cpu.data    694961000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.overallMshrMissLatency::total    759894000                       # number of overall MSHR miss ticks (Tick)
system.l3cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3cache.demandAvgMshrMissLatency::cpu.inst 151358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::cpu.data 151407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.demandAvgMshrMissLatency::total 151403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.inst 151358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::cpu.data 151407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.overallAvgMshrMissLatency::total 151403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l3cache.replacements                         0                       # number of replacements (Count)
system.l3cache.ReadExReq.misses::cpu.data         4475                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.misses::total           4475                       # number of ReadExReq misses (Count)
system.l3cache.ReadExReq.missLatency::cpu.data    843171000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.missLatency::total    843171000                       # number of ReadExReq miss ticks (Tick)
system.l3cache.ReadExReq.accesses::cpu.data         4475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.accesses::total         4475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMissLatency::cpu.data 188418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMissLatency::total 188418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l3cache.ReadExReq.mshrMisses::cpu.data         4475                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMisses::total         4475                       # number of ReadExReq MSHR misses (Count)
system.l3cache.ReadExReq.mshrMissLatency::cpu.data    677596000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissLatency::total    677596000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3cache.ReadExReq.avgMshrMissLatency::cpu.data 151418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadExReq.avgMshrMissLatency::total 151418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.misses::cpu.inst          429                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::cpu.data          115                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.misses::total          544                       # number of ReadSharedReq misses (Count)
system.l3cache.ReadSharedReq.missLatency::cpu.inst     80806000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::cpu.data     21620000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.missLatency::total    102426000                       # number of ReadSharedReq miss ticks (Tick)
system.l3cache.ReadSharedReq.accesses::cpu.inst          429                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::cpu.data          115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.accesses::total          544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMissLatency::cpu.inst 188358.974359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::cpu.data       188000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMissLatency::total 188283.088235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.mshrMisses::cpu.inst          429                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::cpu.data          115                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMisses::total          544                       # number of ReadSharedReq MSHR misses (Count)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.inst     64933000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::cpu.data     17365000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissLatency::total     82298000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 151358.974359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::cpu.data       151000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.ReadSharedReq.avgMshrMissLatency::total 151283.088235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3cache.tags.tagsInUse             4482.759983                       # Average ticks per tags in use ((Tick/Count))
system.l3cache.tags.totalRefs                    5019                       # Total number of references to valid blocks. (Count)
system.l3cache.tags.sampledRefs                  5019                       # Sample count of references to valid blocks. (Count)
system.l3cache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.l3cache.tags.warmupTick                 172000                       # The tick when the warmup percentage was hit. (Tick)
system.l3cache.tags.occupancies::cpu.inst   372.630811                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.occupancies::cpu.data  4110.129172                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3cache.tags.avgOccs::cpu.inst        0.002843                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::cpu.data        0.031358                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.avgOccs::total           0.034201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3cache.tags.occupanciesTaskId::1024         5019                       # Occupied blocks per task id (Count)
system.l3cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ageTaskId_1024::4            4956                       # Occupied blocks per task id, per block age (Count)
system.l3cache.tags.ratioOccsTaskId::1024     0.038292                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3cache.tags.tagAccesses                 85323                       # Number of tag accesses (Count)
system.l3cache.tags.dataAccesses                85323                       # Number of data accesses (Count)
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.transDist::ReadResp                  544                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExReq                4475                       # Transaction distribution (Count)
system.l4bus.transDist::ReadExResp               4475                       # Transaction distribution (Count)
system.l4bus.transDist::ReadSharedReq             544                       # Transaction distribution (Count)
system.l4bus.pktCount_system.l3cache.mem_side_port::system.l4cache.cpu_side_port        10038                       # Packet count per connected requestor and responder (Count)
system.l4bus.pktSize_system.l3cache.mem_side_port::system.l4cache.cpu_side_port       321216                       # Cumulative packet size per connected requestor and responder (Byte)
system.l4bus.snoops                                 0                       # Total snoops (Count)
system.l4bus.snoopTraffic                           0                       # Total snoop traffic (Byte)
system.l4bus.snoopFanout::samples                5019                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::mean                      0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::stdev                     0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::0                      5019    100.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::1                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l4bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::max_value                 0                       # Request fanout histogram (Count)
system.l4bus.snoopFanout::total                  5019                       # Request fanout histogram (Count)
system.l4bus.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4bus.reqLayer0.occupancy              5019000                       # Layer occupancy (ticks) (Tick)
system.l4bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l4bus.respLayer0.occupancy            15057000                       # Layer occupancy (ticks) (Tick)
system.l4bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l4bus.snoop_filter.totRequests            5019                       # Total number of requests made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4bus.snoop_filter.totSnoops                 0                       # Total number of snoops made to the snoop filter. (Count)
system.l4bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l4bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l4cache.demandMisses::cpu.inst             429                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::cpu.data            4590                       # number of demand (read+write) misses (Count)
system.l4cache.demandMisses::total               5019                       # number of demand (read+write) misses (Count)
system.l4cache.overallMisses::cpu.inst            429                       # number of overall misses (Count)
system.l4cache.overallMisses::cpu.data           4590                       # number of overall misses (Count)
system.l4cache.overallMisses::total              5019                       # number of overall misses (Count)
system.l4cache.demandMissLatency::cpu.inst     48202000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::cpu.data    515951000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.demandMissLatency::total     564153000                       # number of demand (read+write) miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.inst     48202000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::cpu.data    515951000                       # number of overall miss ticks (Tick)
system.l4cache.overallMissLatency::total    564153000                       # number of overall miss ticks (Tick)
system.l4cache.demandAccesses::cpu.inst           429                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::cpu.data          4590                       # number of demand (read+write) accesses (Count)
system.l4cache.demandAccesses::total             5019                       # number of demand (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.inst          429                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::cpu.data         4590                       # number of overall (read+write) accesses (Count)
system.l4cache.overallAccesses::total            5019                       # number of overall (read+write) accesses (Count)
system.l4cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::cpu.data             1                       # miss rate for demand accesses (Ratio)
system.l4cache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.l4cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::cpu.data            1                       # miss rate for overall accesses (Ratio)
system.l4cache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.l4cache.demandAvgMissLatency::cpu.inst 112358.974359                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::cpu.data 112407.625272                       # average overall miss latency ((Cycle/Count))
system.l4cache.demandAvgMissLatency::total 112403.466826                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.inst 112358.974359                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::cpu.data 112407.625272                       # average overall miss latency ((Cycle/Count))
system.l4cache.overallAvgMissLatency::total 112403.466826                       # average overall miss latency ((Cycle/Count))
system.l4cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l4cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l4cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l4cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l4cache.demandMshrMisses::cpu.inst          429                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::cpu.data         4590                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.demandMshrMisses::total           5019                       # number of demand (read+write) MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.inst          429                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::cpu.data         4590                       # number of overall MSHR misses (Count)
system.l4cache.overallMshrMisses::total          5019                       # number of overall MSHR misses (Count)
system.l4cache.demandMshrMissLatency::cpu.inst     36619000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::cpu.data    392021000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.demandMshrMissLatency::total    428640000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.inst     36619000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::cpu.data    392021000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.overallMshrMissLatency::total    428640000                       # number of overall MSHR miss ticks (Tick)
system.l4cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::cpu.data            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::cpu.data            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.l4cache.demandAvgMshrMissLatency::cpu.inst 85358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::cpu.data 85407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.demandAvgMshrMissLatency::total 85403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.inst 85358.974359                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::cpu.data 85407.625272                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.overallAvgMshrMissLatency::total 85403.466826                       # average overall mshr miss latency ((Cycle/Count))
system.l4cache.replacements                         0                       # number of replacements (Count)
system.l4cache.ReadExReq.misses::cpu.data         4475                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.misses::total           4475                       # number of ReadExReq misses (Count)
system.l4cache.ReadExReq.missLatency::cpu.data    503071000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.missLatency::total    503071000                       # number of ReadExReq miss ticks (Tick)
system.l4cache.ReadExReq.accesses::cpu.data         4475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.accesses::total         4475                       # number of ReadExReq accesses(hits+misses) (Count)
system.l4cache.ReadExReq.missRate::cpu.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMissLatency::cpu.data 112418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMissLatency::total 112418.100559                       # average ReadExReq miss latency ((Tick/Count))
system.l4cache.ReadExReq.mshrMisses::cpu.data         4475                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMisses::total         4475                       # number of ReadExReq MSHR misses (Count)
system.l4cache.ReadExReq.mshrMissLatency::cpu.data    382246000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissLatency::total    382246000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l4cache.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l4cache.ReadExReq.avgMshrMissLatency::cpu.data 85418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadExReq.avgMshrMissLatency::total 85418.100559                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.misses::cpu.inst          429                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::cpu.data          115                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.misses::total          544                       # number of ReadSharedReq misses (Count)
system.l4cache.ReadSharedReq.missLatency::cpu.inst     48202000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::cpu.data     12880000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.missLatency::total     61082000                       # number of ReadSharedReq miss ticks (Tick)
system.l4cache.ReadSharedReq.accesses::cpu.inst          429                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::cpu.data          115                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.accesses::total          544                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l4cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::cpu.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMissLatency::cpu.inst 112358.974359                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::cpu.data       112000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMissLatency::total 112283.088235                       # average ReadSharedReq miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.mshrMisses::cpu.inst          429                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::cpu.data          115                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMisses::total          544                       # number of ReadSharedReq MSHR misses (Count)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.inst     36619000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::cpu.data      9775000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissLatency::total     46394000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 85358.974359                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::cpu.data        85000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.ReadSharedReq.avgMshrMissLatency::total 85283.088235                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l4cache.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.l4cache.tags.tagsInUse             4482.760733                       # Average ticks per tags in use ((Tick/Count))
system.l4cache.tags.totalRefs                    5019                       # Total number of references to valid blocks. (Count)
system.l4cache.tags.sampledRefs                  5019                       # Sample count of references to valid blocks. (Count)
system.l4cache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.l4cache.tags.warmupTick                 144000                       # The tick when the warmup percentage was hit. (Tick)
system.l4cache.tags.occupancies::cpu.inst   372.630875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.occupancies::cpu.data  4110.129857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l4cache.tags.avgOccs::cpu.inst        0.001421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::cpu.data        0.015679                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.avgOccs::total           0.017100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l4cache.tags.occupanciesTaskId::1024         5019                       # Occupied blocks per task id (Count)
system.l4cache.tags.ageTaskId_1024::0              36                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::1              27                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ageTaskId_1024::4            4956                       # Occupied blocks per task id, per block age (Count)
system.l4cache.tags.ratioOccsTaskId::1024     0.019146                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l4cache.tags.tagAccesses                 85323                       # Number of tag accesses (Count)
system.l4cache.tags.dataAccesses                85323                       # Number of data accesses (Count)
system.l4cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_cpu.inst::samples       858.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      9180.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000023300                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000143300                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               207729                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5019                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      10038                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                         0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  10038                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     5019                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     5019                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   321216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1713270.51263226                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys                 0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   187486759000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                    37355401.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        27456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data       293760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 146442.129890264943                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 1566828.382741995621                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          858                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         9180                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     21671000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    232335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     25257.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     25308.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        27456                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       293760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          321216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        27456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        27456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           429                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          4590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          146442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data         1566828                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total            1713271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       146442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         146442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         146442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data        1566828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total           1713271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 10038                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1259                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1249                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1254                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1257                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                122508200                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               32121600                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           254006000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12204.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                3200.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25304.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                    0                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              0.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        10038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean           32                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    32.000000                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-35        10038    100.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        10038                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 321216                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten                   0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                 1.713271                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  10000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.02                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.02                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                 0.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy     1386914.400000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           694968                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy    1438281.600000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 842631724.800718                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 142353213.600130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 8879501068.796961                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   9868006171.194687                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower     52.633007                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 184604200500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   2841912000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     40917500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy     1375898.400000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           689448                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy    1426857.600000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 842631724.800718                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 142339077.600130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 8879512972.796957                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   9867975979.194691                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower     52.632846                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 184604525500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   2841912000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     40592500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.actEnergy     1381406.400000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preEnergy           692208                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.readEnergy    1432569.600000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.refreshEnergy 842631724.800718                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actBackEnergy 142346145.600130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.preBackEnergy 8879507020.796959                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.totalEnergy   9867991075.194689                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank2.averagePower     52.632927                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank2.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::IDLE 184604363000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::REF   2841912000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT     40755000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank2.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.actEnergy     1384711.200000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preEnergy           693864                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.readEnergy    1435996.800000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.refreshEnergy 842631724.800718                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actBackEnergy 142350386.400130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.preBackEnergy 8879503449.596960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.totalEnergy   9868000132.794689                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank3.averagePower     52.632975                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank3.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::IDLE 184604265500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::REF   2841912000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT     40852500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank3.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 544                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4475                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4475                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            544                       # Transaction distribution (Count)
system.membus.pktCount_system.l4cache.mem_side_port::system.mem_ctrl.port        10038                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   10038                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l4cache.mem_side_port::system.mem_ctrl.port       321216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   321216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5019                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5019    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5019                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 187487030000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             5019000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           27599600                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           5019                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
