<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `arch/src/x86_common.rs`."><title>x86_common.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-b25d77b18a16a9a4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="tartan_arch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0-nightly (506052d49 2024-08-16)" data-channel="nightly" data-search-js="search-ef54e092fea9c776.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="../../static.files/src-script-e66d777a5a92e9b2.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-cb0df477c2d67d00.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer"></div><main><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
</pre></div><pre class="rust"><code><span class="doccomment">//! Architecture-specific primitives common to 32-bit and 64-bit x86 processors.

</span><span class="kw">use </span>core::arch::asm;
<span class="kw">use </span>tartan_bitfield::bitfield;

<span class="attr">#[cfg(doc)]
</span><span class="kw">use </span>features::BasicFeatures;
<span class="attr">#[cfg(doc)]
</span><span class="kw">use </span>protection::IOPermissionBitmap;

<span class="kw">pub mod </span>features;
<span class="kw">pub mod </span>interrupt;
<span class="kw">pub mod </span>io;
<span class="kw">pub mod </span>paging;
<span class="kw">pub mod </span>protection;


<span class="macro">bitfield!</span> {
    <span class="doccomment">/// `EFLAGS`/`RFLAGS`: General flags, including control, status, and basic system
    /// flags.
    ///
    /// Getters and setters for this structure only access a value in memory, not the
    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to work
    /// with the actual register.
    </span><span class="kw">pub struct </span>FlagRegister(usize) {
        <span class="doccomment">/// `CF`: Indicates an arithmetic instruction generated a carry/borrow (unsigned
        /// overflow).
        </span>[<span class="number">0</span>] <span class="kw">pub </span>carry,
        <span class="doccomment">/// `PF`: Indicates that the least-significant byte of the result has *even*
        /// parity.
        </span>[<span class="number">2</span>] <span class="kw">pub </span>parity,
        <span class="doccomment">/// `AF`: Indicates a carry/borrow/overflow out of bit 3 in binary-coded decimal
        /// (BCD) arithmetic.
        </span>[<span class="number">4</span>] <span class="kw">pub </span>aux_carry,
        <span class="doccomment">/// `ZF`: Indicates that the result of an instruction is zero.
        </span>[<span class="number">6</span>] <span class="kw">pub </span>zero,
        <span class="doccomment">/// `SF`: Indicates that the most-significant bit of a result is 1.
        </span>[<span class="number">7</span>] <span class="kw">pub </span>sign,
        <span class="doccomment">/// `TF`: Enable single-step debugging.
        </span>[<span class="number">8</span>] <span class="kw">pub </span>trap,
        <span class="doccomment">/// `IF`: Enable non-maskable interrupts. Non-maskable interrupts are always
        /// enabled.
        </span>[<span class="number">9</span>] <span class="kw">pub </span>interrupt_enabled,
        <span class="doccomment">/// `DF`: String instructions work on addresses high-to-low when set, low-to-high
        /// when clear.
        </span>[<span class="number">10</span>] <span class="kw">pub </span>direction,
        <span class="doccomment">/// `OF`: Indicates that the result overflowed for signed arithmetic (carry/borrow
        /// for the second-most-significant bit).
        </span>[<span class="number">11</span>] <span class="kw">pub </span>signed_overflow,
        <span class="doccomment">/// `IOPL`: Sets the privilege threshold for a task to access I/O address space.
        /// Smaller numbers are higher privilege.
        ///
        /// Individual I/O ports may still be accessible at lower privilege levels
        /// (greater numeric values) if allowed by [`IOPermissionBitmap`] for the current
        /// task.
        </span>[<span class="number">12</span>..<span class="number">14</span>] <span class="kw">pub </span>io_privilege_level: u8,
        <span class="doccomment">/// `NT`: Indicates that the processor should switch back to a parent task when it
        /// executes an `IRET` instruction.
        ///
        /// Only supported in 32-bit mode. If this is set in 64-bit mode, `IRET` will
        /// trigger an exception.
        </span>[<span class="number">14</span>] <span class="kw">pub </span>nested_task,
        <span class="doccomment">/// `RF`: Disable instruction breakpoints.
        </span>[<span class="number">16</span>] <span class="kw">pub </span>resume,
        <span class="doccomment">/// `VM`: Enable virtual real mode.
        </span>[<span class="number">17</span>] <span class="kw">pub </span>virtual_8086_mode,
        <span class="doccomment">/// `AC`: Enable strict alignment checks for memory accesses in privilege level 3.
        /// In privilege levels 0–2, allow access to pages assigned to lower privilege
        /// levels.
        ///
        /// Alignment checking requires [`ControlRegister0::alignment_check_mask`]. Access
        /// protection requires [`ControlRegister4::supervisor_access_prevention`].
        </span>[<span class="number">18</span>] <span class="kw">pub </span>alignment_check_or_access_control,
        <span class="doccomment">/// `VIF`: Virtual counterpart to the `interrupt_enabled` flag, used with
        /// [VME](ControlRegister4::virtual_8086_extensions) or
        /// [PVI](ControlRegister4::protected_virtual_interrupts).
        </span>[<span class="number">19</span>] <span class="kw">pub </span>virtual_interrupt_enabled,
        <span class="doccomment">/// `VIP`: Indicates an interrupt is pending for
        /// [VME](ControlRegister4::virtual_8086_extensions) or
        /// [PVI](ControlRegister4::protected_virtual_interrupts).
        </span>[<span class="number">20</span>] <span class="kw">pub </span>virtual_interrupt_pending,
        <span class="doccomment">/// `ID`: Indicates `CPUID` support when the flag is modifiable.
        </span>[<span class="number">21</span>] <span class="kw">pub </span>identification,
    }
}

<span class="kw">impl </span>FlagRegister {
    <span class="doccomment">/// Retrieve the current value of the `EFLAGS` register.
    </span><span class="kw">pub fn </span>get() -&gt; <span class="self">Self </span>{
        <span class="kw">let </span><span class="kw-2">mut </span>value = <span class="self">Self</span>(<span class="number">0</span>);
        <span class="kw">unsafe </span>{
            <span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
            </span><span class="macro">asm!</span>(
                <span class="string">"
                pushfd
                pop {0:e}
                "</span>,
                out(reg) value.<span class="number">0</span>,
            );

            <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
            </span><span class="macro">asm!</span>(
                <span class="string">"
                pushfq
                pop {0:r}
                "</span>,
                out(reg) value.<span class="number">0</span>,
            );
        }
        value
    }

    <span class="doccomment">/// Update the `EFLAGS` register with the given value, as permission level allows.
    ///
    /// Some flags will be unaffected depending on the processor mode and permission level
    /// flags. See the reference for the POPF instruction in the _Intel 64 and IA-32
    /// Architectures Software Developer's Manual_, volume 2.
    ///
    /// # Safety
    /// Altering certain system flags can have dramatic effects on the execution of this
    /// and other programs, including memory safety. See volume 1 §3.4.3 ("EFLAGS
    /// Register") and volume 3 §2.3 ("System Flags and Fields in the EFLAGS Register") of
    /// the _Intel 64 and IA-32 Architectures Software Developer's Manual_.
    </span><span class="kw">pub unsafe fn </span>set(value: <span class="self">Self</span>) {
        <span class="attr">#[cfg(target_arch = <span class="string">"x86"</span>)]
        </span><span class="macro">asm!</span>(
            <span class="string">"
            push {0:e}
            popfd
            "</span>,
            <span class="kw">in</span>(reg) value.<span class="number">0</span>,
        );

        <span class="attr">#[cfg(target_arch = <span class="string">"x86_64"</span>)]
        </span><span class="macro">asm!</span>(
            <span class="string">"
            push {0:r}
            popfq
            "</span>,
            <span class="kw">in</span>(reg) value.<span class="number">0</span>,
        );
    }
}


<span class="attr">#[macro_export]
#[doc(hidden)]
</span><span class="macro">macro_rules!</span> simple_register_access {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$register</span>:literal] =&gt; {
        <span class="kw">impl </span><span class="macro-nonterminal">$</span><span class="kw">struct </span>{
            <span class="doccomment">/// Retrieve the current value of this register
            </span><span class="kw">pub fn </span><span class="macro-nonterminal">get</span>() -&gt; <span class="self">Self </span>{
                <span class="kw">let </span><span class="kw-2">mut </span>value = <span class="self">Self</span>(<span class="number">0</span>);
                <span class="kw">unsafe </span>{
                    <span class="macro">core::arch::asm!</span>(
                        <span class="macro">concat!</span>(<span class="string">"mov {0}, "</span>, <span class="macro-nonterminal">$register</span>),
                        out(reg) value.<span class="number">0</span>,
                    );
                }
                value
            }

            <span class="doccomment">/// Update the register to the given value.
            ///
            /// # Safety
            /// Altering certain system flags can have dramatic effects on the execution
            /// of this and other programs, including memory safety.
            </span><span class="kw">pub unsafe fn </span>set(value: <span class="self">Self</span>) {
                <span class="macro">core::arch::asm!</span>(
                    <span class="macro">concat!</span>(<span class="string">"mov "</span>, <span class="macro-nonterminal">$register</span>, <span class="string">", {0}"</span>),
                    <span class="kw">in</span>(reg) value.<span class="number">0</span>,
                );
            }
        }
    }
}

<span class="attr">#[macro_export]
#[doc(hidden)]
</span><span class="macro">macro_rules!</span> indexed_register_access {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$index</span>:literal, <span class="macro-nonterminal">$read_instr</span>:literal, <span class="macro-nonterminal">$write_instr</span>:literal] =&gt; {
        <span class="kw">impl </span><span class="macro-nonterminal">$</span><span class="kw">struct </span>{
            <span class="doccomment">/// Retrieve the current value of this register
            </span><span class="kw">pub fn </span><span class="macro-nonterminal">get</span>() -&gt; <span class="self">Self </span>{
                <span class="kw">let </span>lower: u32;
                <span class="kw">let </span>upper: u32;
                <span class="kw">unsafe </span>{
                    <span class="macro">core::arch::asm!</span>(
                        <span class="macro-nonterminal">$read_instr</span>,
                        <span class="kw">in</span>(<span class="string">"ecx"</span>) <span class="macro-nonterminal">$index</span>,
                        out(<span class="string">"eax"</span>) lower,
                        out(<span class="string">"edx"</span>) upper,
                    );
                }
                <span class="kw">let </span><span class="kw-2">mut </span>value = <span class="self">Self</span>(<span class="number">0</span>);
                value.<span class="number">0 </span>|= u64::from(lower);
                value.<span class="number">0 </span>|= u64::from(upper) &lt;&lt; <span class="number">32</span>;
                value
            }

            <span class="doccomment">/// Update the register to the given value.
            ///
            /// # Safety
            /// Altering certain system flags can have dramatic effects on the execution
            /// of this and other programs, including memory safety.
            </span><span class="kw">pub unsafe fn </span>set(value: <span class="self">Self</span>) {
                <span class="attr">#![allow(clippy::cast_possible_truncation)]
                </span><span class="kw">let </span>lower = value.<span class="number">0 </span><span class="kw">as </span>u32;
                <span class="kw">let </span>upper = (value.<span class="number">0 </span>&gt;&gt; <span class="number">32</span>) <span class="kw">as </span>u32;
                <span class="macro">core::arch::asm!</span>(
                    <span class="macro-nonterminal">$write_instr</span>,
                    <span class="kw">in</span>(<span class="string">"ecx"</span>) <span class="macro-nonterminal">$index</span>,
                    <span class="kw">in</span>(<span class="string">"eax"</span>) lower,
                    <span class="kw">in</span>(<span class="string">"edx"</span>) upper,
                );
            }
        }
    }
}

<span class="attr">#[macro_export]
#[doc(hidden)]
</span><span class="macro">macro_rules!</span> extended_register_access {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$index</span>:literal] =&gt; {
        <span class="macro-nonterminal">$</span><span class="macro">crate::indexed_register_access!</span>(<span class="macro-nonterminal">$</span><span class="kw">struct</span>, <span class="macro-nonterminal">$index</span>, <span class="string">"xgetbv"</span>, <span class="string">"xsetbv"</span>);
    }
}

<span class="attr">#[macro_export]
#[doc(hidden)]
</span><span class="macro">macro_rules!</span> model_specific_register_access {
    [<span class="macro-nonterminal">$</span><span class="kw">struct</span>:<span class="macro-nonterminal">ident</span>, <span class="macro-nonterminal">$index</span>:literal] =&gt; {
        <span class="macro-nonterminal">$</span><span class="macro">crate::indexed_register_access!</span>(<span class="macro-nonterminal">$</span><span class="kw">struct</span>, <span class="macro-nonterminal">$index</span>, <span class="string">"rdmsr"</span>, <span class="string">"wrmsr"</span>);
    }
}


<span class="macro">bitfield!</span> {
    <span class="doccomment">/// `CR0`: System control register with flags affecting protection, paging, and FPU
    /// behavior.
    ///
    /// Getters and setters for this structure only access a value in memory, not the
    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to
    /// work with the actual register.
    </span><span class="kw">pub struct </span>ControlRegister0(usize) {
        <span class="doccomment">/// `CR0.PG`: Enable paging. Requires [`protected_mode`](Self::protected_mode).
        </span>[<span class="number">31</span>] <span class="kw">pub </span>paging,
        <span class="doccomment">/// `CR0.CD`: Disable all memory caching.
        </span>[<span class="number">30</span>] <span class="kw">pub </span>cache_disabled,
        <span class="doccomment">/// `CR0.NW`: Disable write-back/write-through caching.
        </span>[<span class="number">29</span>] <span class="kw">pub </span>cache_not_write_through,
        <span class="doccomment">/// `CR0.AM`: Enables strict alignment checks for memory access, in combination
        /// with [`FlagRegister::alignment_check_or_access_control`].
        </span>[<span class="number">18</span>] <span class="kw">pub </span>alignment_check_mask,
        <span class="doccomment">/// `CR0.WP`: Enforce read-only pages even in privilege levels 0–2. They are
        /// always enforced in level 3.
        </span>[<span class="number">16</span>] <span class="kw">pub </span>write_protect,
        <span class="doccomment">/// `CR0.NE`: Use internal error mechanism for FPU errors, rather than DOS-style.
        </span>[ <span class="number">5</span>] <span class="kw">pub </span>native_fpu_error,
        <span class="doccomment">/// `CR0.ET`: On 386/486, 387 FPU instructions are supported if set. Always set
        /// on modern processors.
        </span>[ <span class="number">4</span>] <span class="kw">pub </span>fpu_extension_type,
        <span class="doccomment">/// `CR0.TS`: Set by processor when task was switched but FPU context has not been
        /// saved yet.
        ///
        /// Used to save work when the new task does not alter the FPU state. When an FPU
        /// instruction is executed with this flag set, the processor raises an exception
        /// that allows the OS to save the FPU state. This behavior can be altered by
        /// other flags. See [`monitor_fpu_state`](Self::monitor_fpu_state).
        </span>[ <span class="number">3</span>] <span class="kw">pub </span>task_switched_without_fpu_state,
        <span class="doccomment">/// `CR0.EM`: Trigger an exception on all FPU instructions. Used to support
        /// software emulation.
        </span>[ <span class="number">2</span>] <span class="kw">pub </span>fpu_emulation,
        <span class="doccomment">/// `CR0.MP`: Enable exception behavior described for the `CR0.TS` flag for the
        /// (`F`)`WAIT` instruction.
        </span>[ <span class="number">1</span>] <span class="kw">pub </span>monitor_fpu,
        <span class="doccomment">/// Enable protected mode. Does not enable paging on its own. See
        /// [`paging`](Self::paging).
        </span>[ <span class="number">0</span>] <span class="kw">pub </span>protected_mode,
    }
}

<span class="macro">simple_register_access!</span>(ControlRegister0, <span class="string">"cr0"</span>);

<span class="kw">impl </span>ControlRegister0 {
    <span class="doccomment">/// Directly clear the
    /// [`task_switched_without_fpu_state`](Self::task_switched_without_fpu_state) flag in
    /// this register using a single instruction.
    ///
    /// # Safety
    /// Clearing this flag when inappropriate may clobber FPU state and potentially affect
    /// memory safety.
    </span><span class="kw">pub unsafe fn </span>clear_task_switched_without_fpu_state() {
        <span class="macro">asm!</span>(<span class="string">"clts"</span>);
    }
}


<span class="macro">bitfield!</span> {
    <span class="doccomment">/// `CR4`: Miscellaneous system control flags.
    ///
    /// Getters and setters for this structure only access a value in memory, not the
    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to
    /// work with the actual register.
    </span><span class="kw">pub struct </span>ControlRegister4(usize) {
        <span class="doccomment">/// `CR4.VME`: Enable interrupts and exception handling in [virtual
        /// real-mode](EFLAGS::virtual_8086_mode).
        ///
        /// Requires [`BasicFeatures::virtual_8086_extensions`].
        </span>[<span class="number">0</span>] <span class="kw">pub </span>virtual_8086_extensions,

        <span class="doccomment">/// `CR4.PVI`: Enable virtual interrupts in protected mode.
        ///
        /// Requires [`BasicFeatures::virtual_8086_extensions`].
        </span>[<span class="number">1</span>] <span class="kw">pub </span>protected_virtual_interrupts,

        <span class="doccomment">/// `CR4.TSD`: Disable access to processor timestamp counter except in privilege
        /// level 0.
        ///
        /// Requires [`BasicFeatures::timestamp_counter`].
        </span>[<span class="number">2</span>] <span class="kw">pub </span>timestamp_disabled,

        <span class="doccomment">/// `CR4.DE`: Enable newer debug register scheme where `DR4` and `DR5` are
        /// unavailable.
        ///
        /// When this flag is clear, they are equivalent to `DR6` and `DR7`.
        ///
        /// Requires [`BasicFeatures::debugging_extensions`].
        </span>[<span class="number">3</span>] <span class="kw">pub </span>debugging_extensions,

        <span class="doccomment">/// `CR4.PSE`: Support large pages (4MB). Applies to 32-bit mode only.
        ///
        /// When this flag is clear in 32-bit mode, pages are always 4KB. Large pages are
        /// always enabled in 64-bit mode.
        ///
        /// Requires [`BasicFeatures::page_size_extensions`].
        </span>[<span class="number">4</span>] <span class="kw">pub </span>page_size_extensions,

        <span class="doccomment">/// `CR4.PAE`: Enable pages to map to physical addresses larger than 32-bits.
        ///
        /// Required for 64-bit mode.
        ///
        /// Requires [`BasicFeatures::physical_address_extension`].
        </span>[<span class="number">5</span>] <span class="kw">pub </span>physical_address_extension,

        <span class="doccomment">/// `CR4.MCE`: Enable machine-check exception.
        ///
        /// Requires [`BasicFeatures::machine_check_exception`].
        </span>[<span class="number">6</span>] <span class="kw">pub </span>machine_check_exception,

        <span class="doccomment">/// `CR4.PGE`: Enable global pages, which are shared across task contexts.
        ///
        /// Requires [`BasicFeatures::global_pages`].
        </span>[<span class="number">7</span>] <span class="kw">pub </span>global_pages,

        <span class="doccomment">/// `CR4.PCE`: Allow access to performance monitoring counter in privilege levels
        /// 1–3 (always accessible in level 0).
        </span>[<span class="number">8</span>] <span class="kw">pub </span>performance_counter,

        <span class="doccomment">/// `CR4.OSFXSR`: Enable the `FXSAVE`/`FXRSTOR` and SSE instructions, if present.
        ///
        /// These instructions require special support from the operating system.
        ///
        /// Requires [`BasicFeatures::fpu_save`].
        </span>[<span class="number">9</span>] <span class="kw">pub </span>sse_and_fpu_save,

        <span class="doccomment">/// `CR4.OSXMMEXCPT`: Enable unmasked SIMD floating-point exception handling for
        /// SSE instructions.
        ///
        /// This requires special support from the operating system.
        </span>[<span class="number">10</span>] <span class="kw">pub </span>simd_exceptions,

        <span class="doccomment">/// `CR4.UMIP`: Prevent access to instructions that allow reads from
        /// descriptor/task registers, except in privilege level 0.
        </span>[<span class="number">11</span>] <span class="kw">pub </span>restrict_user_mode_instructions,

        <span class="doccomment">/// `CR4.LA57`: Support 57-bit addresses using 5-level paging in 64-bit mode.
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">12</span>] <span class="kw">pub </span>five_level_paging,

        <span class="doccomment">/// `CR4.VMX` (**Intel-only**): Enable virtual machine extensions.
        ///
        /// Requires [`BasicFeatures::virtual_machine_extensions`].
        </span>[<span class="number">13</span>] <span class="kw">pub </span>virtual_machine_extensions,

        <span class="doccomment">/// `CR4.SME` (**Intel-only**): Enable safer-mode extensions.
        ///
        /// Requires [`BasicFeatures::safer_mode_extensions`].
        </span>[<span class="number">14</span>] <span class="kw">pub </span>safer_mode_extensions,

        <span class="doccomment">/// `CR4.FSGSBASE`: Enable instructions to load/store the `FS` and `GS` base
        /// registers with 32/64-bit values in 64-bit mode.
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">16</span>] <span class="kw">pub </span>extended_base_registers,

        <span class="doccomment">/// `CR4.PCIDE`: Enable process-context identifiers (PCID) in 64-bit mode.
        ///
        /// Requires [`BasicFeatures::process_context_ids`].
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">17</span>] <span class="kw">pub </span>process_context_ids,

        <span class="doccomment">/// `CR4.OSXSAVE`: Enable instructions for saving and restoring extended processor
        /// state (FPU/MMX/SSE/AVX).
        ///
        /// These instructions require special support from the operating system.
        ///
        /// Requires [`BasicFeatures::extended_state_save`].
        </span>[<span class="number">18</span>] <span class="kw">pub </span>extended_state_save,

        <span class="doccomment">/// `CR4.SMEP`: Enable execution prevention in privilege levels 0–2.
        </span>[<span class="number">20</span>] <span class="kw">pub </span>supervisor_execution_prevention,

        <span class="doccomment">/// `CR4.SMAP`: Enable access prevention in privilege levels 0–2.
        </span>[<span class="number">21</span>] <span class="kw">pub </span>supervisor_access_prevention,

        <span class="doccomment">/// `CR4.PKE`: Use page protection keys in 64-bit mode to control access from
        /// privilege level 3.
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">22</span>] <span class="kw">pub </span>user_protection_keys,

        <span class="doccomment">/// `CR4.CET` (**Intel-only**): Enable control-flow enforcement technology.
        /// Requires [`ControlRegister0::write_protect`].
        </span>[<span class="number">23</span>] <span class="kw">pub </span>control_flow_enforcement,

        <span class="doccomment">/// `CR4.PKS` (**Intel-only**): Use page protection keys in 64-bit mode to control
        /// access from privilege levels 0-2.
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">24</span>] <span class="kw">pub </span>supervisor_protection_keys,
    }
}

<span class="macro">simple_register_access!</span>(ControlRegister4, <span class="string">"cr4"</span>);


<span class="macro">bitfield!</span> {
    <span class="doccomment">/// `XCR0`: System control flags that indicate OS support for context management for
    /// various registers with the `XSAVE` feature.
    ///
    /// Getters and setters for this structure only access a value in memory, not the
    /// register itself. Use the [`get`](Self::get) and [`set`](Self::set) methods to
    /// work with the actual register.
    ///
    /// Requires [`BasicFeatures::extended_state_save`].
    </span><span class="kw">pub struct </span>ExtendedControlRegister0(u64) {
        <span class="doccomment">/// `XCR0.X87`: Hardcoded to 1.
        </span>[<span class="number">0</span>] <span class="kw">pub </span>fpu,

        <span class="doccomment">/// `XCR0.SSE`: Manage SSE state with `XSAVE`, including the `XMM` registers.
        </span>[<span class="number">1</span>] <span class="kw">pub </span>sse,

        <span class="doccomment">/// `XCR0.AVX`: Manage 256-bit AVX state in upper halves of the `YMM` registers
        /// with `XSAVE`.
        ///
        /// Requires [`sse`](Self::sse). The lower halves of these registers are
        /// equivalent to `XMM` and are covered by that flag.
        </span>[<span class="number">2</span>] <span class="kw">pub </span>avx_256,

        <span class="doccomment">/// `XCR0.BNDREG`: Manage MPX bounds registers with `XSAVE`.
        ///
        /// Requires [`mpx_bound_config_status`](Self::mpx_bound_config_status).
        </span>[<span class="number">3</span>] <span class="kw">pub </span>mpx_bounds,

        <span class="doccomment">/// `XCR0.BNDCSR`: Manage MPX config and status registers with `XSAVE`.
        ///
        /// Requires [`mpx_bounds`](Self::mpx_bounds).
        </span>[<span class="number">4</span>] <span class="kw">pub </span>mpx_bound_config_status,

        <span class="doccomment">/// `XCR0.OPMASK`: Manage AVX-512 opmask registers with `XSAVE`.
        ///
        /// Requires the other `avx_512_*` flags.
        </span>[<span class="number">5</span>] <span class="kw">pub </span>avx_512_opmask,

        <span class="doccomment">/// `XCR0.ZMM_Hi256`: Manage 512-bit AVX state in the upper halves of the `ZMM`
        /// registers up to `ZMM15` with `XSAVE`.
        ///
        /// Registers `ZMM8`–`ZMM15` are available in 64-bit mode only, so this only
        /// applies up to `ZMM7` in 32-bit mode.
        ///
        /// Requires [`avx_256`](Self::avx_256) and the other `avx_512_*` flags. The lower
        /// halves of these registers are equivalent to `YMM` and are covered by
        /// `avx_256`(Self::avx_256).
        </span>[<span class="number">6</span>] <span class="kw">pub </span>avx_512,

        <span class="doccomment">/// `XCR0.Hi16_ZMM`: Manage AVX-512 state in `ZMM16`–`ZMM31` with `XSAVE`.
        ///
        /// These registers are only available in 64-bit mode.
        ///
        /// Requires the other `avx_512_*` flags.
        </span><span class="attr">#[cfg(any(target_arch = <span class="string">"x86_64"</span>, doc))]
        #[doc(cfg(target_arch = <span class="string">"x86_64"</span>))]
        </span>[<span class="number">7</span>] <span class="kw">pub </span>avx_512_extended,

        <span class="doccomment">/// `XCR0.PKRU`: Manage protection key rights registers with `XSAVE`.
        </span>[<span class="number">8</span>] <span class="kw">pub </span>protection_key_rights,
    }
}

<span class="macro">extended_register_access!</span>(ExtendedControlRegister0, <span class="number">0</span>);
</code></pre></div></section></main></body></html>