#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 11 13:22:05 2018
# Process ID: 3708
# Current directory: F:/ppi 2/PCI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11632 F:\ppi 2\PCI\PCI.xpr
# Log file: F:/ppi 2/PCI/vivado.log
# Journal file: F:/ppi 2/PCI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/ppi 2/PCI/PCI.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 866.223 ; gain = 123.359
update_compile_order -fileset sources_1
set_property top tb_RTH [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] BIT_SHIFT is not declared [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:204]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top tb_arbiter_priority [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_arbiter_priority' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_arbiter_priority_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_arbiter_priority_behav xil_defaultlib.tb_arbiter_priority xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arbiter_priority
Compiling module xil_defaultlib.tb_arbiter_priority
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_arbiter_priority_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ppi -notrace
couldn't read file "F:/ppi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 11 17:11:06 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_arbiter_priority_behav -key {Behavioral:sim_1:Functional:tb_arbiter_priority} -tclbatch {tb_arbiter_priority.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_arbiter_priority.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 REQ = xxxxxxxx  FRAME = x  GNT = xxxxxxxx  RST = x
                   2 REQ = xxxxxxxx  FRAME = 1  GNT = xxxxxxxx  RST = 0
                   5 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 0
                   7 REQ = xxxxxxxx  FRAME = 1  GNT = 11111111  RST = 1
                  12 REQ = 00000111  FRAME = 1  GNT = 11111111  RST = 1
                  15 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  17 REQ = 00000100  FRAME = 1  GNT = 11110111  RST = 1
                  22 REQ = 00000110  FRAME = 1  GNT = 11110111  RST = 1
                  25 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                  27 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  32 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  35 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  42 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  45 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  47 REQ = 00000110  FRAME = 1  GNT = 11111101  RST = 1
                  52 REQ = 00000100  FRAME = 1  GNT = 11111101  RST = 1
                  55 REQ = 00000100  FRAME = 1  GNT = 11111110  RST = 1
                  57 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  62 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
                  67 REQ = 00000011  FRAME = 1  GNT = 11111110  RST = 1
                  72 REQ = 00000111  FRAME = 1  GNT = 11111110  RST = 1
                  75 REQ = 00000111  FRAME = 1  GNT = 11110111  RST = 1
                  77 REQ = 00000011  FRAME = 1  GNT = 11110111  RST = 1
                  82 REQ = 00000001  FRAME = 1  GNT = 11110111  RST = 1
                  85 REQ = 00000001  FRAME = 1  GNT = 11111101  RST = 1
                  87 REQ = 00000011  FRAME = 1  GNT = 11111101  RST = 1
                  95 REQ = 00000011  FRAME = 1  GNT = 11111011  RST = 1
                 102 REQ = 00000110  FRAME = 1  GNT = 11111011  RST = 1
                 105 REQ = 00000110  FRAME = 1  GNT = 11111110  RST = 1
                 107 REQ = 00000010  FRAME = 1  GNT = 11111110  RST = 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_arbiter_priority_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 921.188 ; gain = 8.270
set_property top tb_RTH [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] BIT_SHIFT is not declared [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:226]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
ERROR: [XSIM 43-3178] "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" Line 223. Memory out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
ERROR: [XSIM 43-3178] "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" Line 223. Memory out is not a legal argument for printing. 
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/ppi -notrace
couldn't read file "F:/ppi": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 11 17:24:04 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 939.828 ; gain = 4.879
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 939.828 ; gain = 11.266
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:08 . Memory (MB): peak = 939.828 ; gain = 11.266
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-1412] syntax error near BIT_SHIFT [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:171]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:214]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:217]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:240]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:277]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
run: Time (s): cpu = 00:00:06 ; elapsed = 00:02:16 . Memory (MB): peak = 941.465 ; gain = 0.848
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:02:18 . Memory (MB): peak = 941.465 ; gain = 1.637
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:02:21 . Memory (MB): peak = 941.465 ; gain = 1.637
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 943.762 ; gain = 1.262
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:33 . Memory (MB): peak = 943.762 ; gain = 2.164
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:36 . Memory (MB): peak = 943.762 ; gain = 2.164
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 944.215 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:08 . Memory (MB): peak = 944.215 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:01:11 . Memory (MB): peak = 944.215 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:40 . Memory (MB): peak = 945.160 ; gain = 0.164
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 945.160 ; gain = 0.164
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:01:41 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:43 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:46 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:41 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top REQ_THREADER [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
-------------------------
----------------------------
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 945.160 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 946.773 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 946.773 ; gain = 0.129
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 946.773 ; gain = 0.129
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 948.641 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 948.641 ; gain = 0.301
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 948.641 ; gain = 0.301
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 953.102 ; gain = 3.711
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 953.102 ; gain = 4.461
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 953.102 ; gain = 4.461
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 953.102 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 953.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 953.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 964.512 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
============================
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Tue Dec 11 18:20:19 2018] Launched synth_1...
Run output will be captured here: F:/ppi 2/PCI/PCI.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
1
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 970.313 ; gain = 3.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
----------------
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
REQ = 11110000   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
1
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 986.535 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 986.648 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 987.527 ; gain = 0.879
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 987.527 ; gain = 0.879
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 987.527 ; gain = 0.879
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-91] Z is not declared [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:171]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:216]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:219]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:247]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:284]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-91] Z is not declared [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:171]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:216]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:219]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:247]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:284]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 987.527 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 988.566 ; gain = 1.039
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 988.566 ; gain = 1.039
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 988.566 ; gain = 1.039
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 988.566 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 988.566 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 988.566 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 995.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 995.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module BIT_SHIFT
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-1412] syntax error near end [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:191]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:191]
ERROR: [VRFC 10-1412] syntax error near = [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:197]
ERROR: [VRFC 10-60] bit_no is not a constant [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:195]
ERROR: [VRFC 10-51] THREADING_REQ1 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:197]
ERROR: [VRFC 10-51] THREADING_REQ1 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:198]
ERROR: [VRFC 10-51] THREADING_REQ2 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:199]
ERROR: [VRFC 10-51] THREADING_REQ3 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:200]
ERROR: [VRFC 10-51] THREADING_REQ4 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:201]
ERROR: [VRFC 10-51] THREADING_REQ5 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:202]
ERROR: [VRFC 10-51] THREADING_REQ6 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:203]
ERROR: [VRFC 10-51] THREADING_REQ7 is an unknown type [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:204]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:216]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:219]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:247]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:284]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 995.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-1412] syntax error near ] [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:171]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:216]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:219]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:247]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:284]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 995.094 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
ERROR: [VRFC 10-1412] syntax error near ) [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:171]
ERROR: [VRFC 10-2787] module REQ_THREADER ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:144]
INFO: [VRFC 10-311] analyzing module PCI
ERROR: [VRFC 10-2787] module PCI ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:216]
INFO: [VRFC 10-311] analyzing module tb_RTH
ERROR: [VRFC 10-2787] module tb_RTH ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:219]
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
ERROR: [VRFC 10-2787] module tb_arbiter_priority ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:247]
INFO: [VRFC 10-311] analyzing module tb_fcfs
ERROR: [VRFC 10-2787] module tb_fcfs ignored due to previous errors [F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v:284]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 996.340 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 996.441 ; gain = 0.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 997.078 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 997.078 ; gain = 0.637
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 997.078 ; gain = 0.637
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
REQ = 11111111   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
255
0
REQ = 00000010   out0 = xxxxxxxx out1 = xxxxxxxx out2 = xxxxxxxx out3 = xxxxxxxx out4 = xxxxxxxx  out5 = xxxxxxxx out6 = xxxxxxxx out7 = xxxxxxxx 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RTH_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 999.992 ; gain = 0.930
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 999.992 ; gain = 2.055
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 999.992 ; gain = 2.055
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ppi 2/PCI/PCI.runs/synth_1

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RTH' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RTH_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/ppi 2/PCI/PCI.srcs/sources_1/new/PCI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module device_A
INFO: [VRFC 10-311] analyzing module arbiter_priority
INFO: [VRFC 10-311] analyzing module arbiter_RobinRound
INFO: [VRFC 10-311] analyzing module arbiter_FCFS
INFO: [VRFC 10-311] analyzing module FCFO_Protocall
INFO: [VRFC 10-311] analyzing module REQ_THREADER
INFO: [VRFC 10-311] analyzing module PCI
INFO: [VRFC 10-311] analyzing module tb_RTH
INFO: [VRFC 10-311] analyzing module tb_arbiter_priority
INFO: [VRFC 10-311] analyzing module tb_fcfs
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 66223dc40a1b4371b9bedc03532d6795 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RTH_behav xil_defaultlib.tb_RTH xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.REQ_THREADER
Compiling module xil_defaultlib.tb_RTH
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RTH_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ppi 2/PCI/PCI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RTH_behav -key {Behavioral:sim_1:Functional:tb_RTH} -tclbatch {tb_RTH.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_RTH.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 999.992 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 11 19:10:51 2018...
