\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\hyperlink{structclock__dividers}{clock\+\_\+dividers} \\*A structure that holds the divider values for the clock configuration }{\pageref{structclock__dividers}}{}
\item\contentsline{section}{\hyperlink{structspi__divider}{spi\+\_\+divider} \\*A structure that holds the prescaler values for the baudrate configuration }{\pageref{structspi__divider}}{}
\item\contentsline{section}{\hyperlink{structt_c_p_m_u}{t\+C\+P\+M\+U} \\*C\+P\+M\+U datastructure }{\pageref{structt_c_p_m_u}}{}
\item\contentsline{section}{\hyperlink{structt_s_c_i}{t\+S\+C\+I} \\*Sci datastructure }{\pageref{structt_s_c_i}}{}
\item\contentsline{section}{\hyperlink{structt_s_p_i}{t\+S\+P\+I} \\*Spi datastructure }{\pageref{structt_s_p_i}}{}
\item\contentsline{section}{\hyperlink{unionu_c_p_m_u_i_f_l_g}{u\+C\+P\+M\+U\+I\+F\+L\+G} \\*C\+P\+M\+U Interrupt Flags Register }{\pageref{unionu_c_p_m_u_i_f_l_g}}{}
\item\contentsline{section}{\hyperlink{unionu_c_p_m_u_o_s_c}{u\+C\+P\+M\+U\+O\+S\+C} \\*C\+P\+M\+U Oscillator register }{\pageref{unionu_c_p_m_u_o_s_c}}{}
\item\contentsline{section}{\hyperlink{unionu_c_p_m_u_p_o_s_t_d_i_v}{u\+C\+P\+M\+U\+P\+O\+S\+T\+D\+I\+V} \\*C\+P\+M\+U Post Divider Register }{\pageref{unionu_c_p_m_u_p_o_s_t_d_i_v}}{}
\item\contentsline{section}{\hyperlink{unionu_c_p_m_u_r_e_f_d_i_v}{u\+C\+P\+M\+U\+R\+E\+F\+D\+I\+V} \\*C\+P\+M\+U Reference Divider Register }{\pageref{unionu_c_p_m_u_r_e_f_d_i_v}}{}
\item\contentsline{section}{\hyperlink{unionu_c_p_m_u_s_y_n_r}{u\+C\+P\+M\+U\+S\+Y\+N\+R} \\*C\+P\+M\+U Synthesizer Register }{\pageref{unionu_c_p_m_u_s_y_n_r}}{}
\item\contentsline{section}{\hyperlink{unionu_r_e_g08}{u\+R\+E\+G08} \\*$<$ 8 bit register with byte and bit access }{\pageref{unionu_r_e_g08}}{}
\item\contentsline{section}{\hyperlink{unionu_r_e_g16}{u\+R\+E\+G16} \\*$<$ 16 bit register with word and byte access }{\pageref{unionu_r_e_g16}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_b_d_h}{u\+S\+C\+I\+B\+D\+H} \\*S\+C\+I Baud Rate Register }{\pageref{unionu_s_c_i_b_d_h}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_b_d_l}{u\+S\+C\+I\+B\+D\+L} }{\pageref{unionu_s_c_i_b_d_l}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_c_r1}{u\+S\+C\+I\+C\+R1} \\*S\+C\+I Control Register 1 }{\pageref{unionu_s_c_i_c_r1}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_c_r2}{u\+S\+C\+I\+C\+R2} }{\pageref{unionu_s_c_i_c_r2}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_d_r_h}{u\+S\+C\+I\+D\+R\+H} \\*S\+C\+I Data Register hight }{\pageref{unionu_s_c_i_d_r_h}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_s_r1}{u\+S\+C\+I\+S\+R1} \\*S\+C\+I Status Register 1 }{\pageref{unionu_s_c_i_s_r1}}{}
\item\contentsline{section}{\hyperlink{unionu_s_c_i_s_r2}{u\+S\+C\+I\+S\+R2} \\*S\+C\+I status register 2 }{\pageref{unionu_s_c_i_s_r2}}{}
\item\contentsline{section}{\hyperlink{unionu_s_p_i_b_r}{u\+S\+P\+I\+B\+R} \\*S\+P\+I Baud Rate Register }{\pageref{unionu_s_p_i_b_r}}{}
\item\contentsline{section}{\hyperlink{unionu_s_p_i_c_r1}{u\+S\+P\+I\+C\+R1} \\*S\+P\+I Control Register 1 }{\pageref{unionu_s_p_i_c_r1}}{}
\item\contentsline{section}{\hyperlink{unionu_s_p_i_c_r2}{u\+S\+P\+I\+C\+R2} \\*S\+P\+I Control Register 2 }{\pageref{unionu_s_p_i_c_r2}}{}
\item\contentsline{section}{\hyperlink{unionu_s_p_i_d_r}{u\+S\+P\+I\+D\+R} \\*S\+P\+I Data Register }{\pageref{unionu_s_p_i_d_r}}{}
\item\contentsline{section}{\hyperlink{unionu_s_p_i_s_r}{u\+S\+P\+I\+S\+R} \\*S\+P\+I Status Register }{\pageref{unionu_s_p_i_s_r}}{}
\end{DoxyCompactList}
