m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/FPGA_prjs/Chaotic_System/sim/modelsim
T_opt
!s110 1675414504
VG`foe7=NK[iDhBB9>4RF:1
04 6 4 work tb_DDS fast 0
04 4 4 work glbl fast 0
=1-58112204a5f6-63dccbe8-d8-1bdc
o-quiet -auto_acc_if_foreign -work work -L unisims_ver -L unimacro_ver -L simprims_ver -L secureip +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
R0
vDC_DDS_TOP
Z2 !s110 1675648228
!i10b 1
!s100 zfG_`UXmT`@D7NkfDIWl32
!s11b Xz9XX76nl0iRZVKlk>eHi3
I^gB;blW^mh3N946fG7>mW3
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 dE:/FPGA_prjs/Chaotic_System/src/DDS/sim_DDS
w1675409428
8E:/FPGA_prjs/Chaotic_System/src/DDS/DC_DDS_TOP.v
FE:/FPGA_prjs/Chaotic_System/src/DDS/DC_DDS_TOP.v
L0 1
Z5 OL;L;2019.2;69
r1
!s85 0
31
Z6 !s108 1675648228.000000
!s107 E:/FPGA_prjs/Chaotic_System/src/DDS/DC_DDS_TOP.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_prjs/Chaotic_System/src/DDS/DC_DDS_TOP.v|
!i113 0
Z7 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@d@c_@d@d@s_@t@o@p
vDDS
Z8 !s110 1675648227
!i10b 1
!s100 Da<FjabQmCgNGIdUobc_R2
!s11b MX3PzVXIZj:b`9?l`7<ib3
IVhUK?ajUEG_D>b8TlDGg;2
R3
R4
w1675316837
8E:/FPGA_prjs/Chaotic_System/src/DDS/DDS.v
FE:/FPGA_prjs/Chaotic_System/src/DDS/DDS.v
L0 5
R5
r1
!s85 0
31
Z9 !s108 1675648227.000000
!s107 E:/FPGA_prjs/Chaotic_System/src/DDS/DDS.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_prjs/Chaotic_System/src/DDS/DDS.v|
!i113 0
R7
R1
n@d@d@s
vDDS_control
R8
!i10b 1
!s100 I`1UCIQXniN917Q;czhRL2
!s11b ?`L:DRC:IIAhf[Z]X64;N0
I@ZiFgA?gMgdQg:0]^N[:b2
R3
R4
w1675409424
8E:/FPGA_prjs/Chaotic_System/src/DDS/DDS_control.v
FE:/FPGA_prjs/Chaotic_System/src/DDS/DDS_control.v
L0 1
R5
r1
!s85 0
31
R9
!s107 E:/FPGA_prjs/Chaotic_System/src/DDS/DDS_control.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_prjs/Chaotic_System/src/DDS/DDS_control.v|
!i113 0
R7
R1
n@d@d@s_control
vDDS_RAM_W8D1024
R2
!i10b 1
!s100 6f2=1_Y]bzDIN53WSGW1U0
!s11b ORH^naM01foD5:fH03B5f1
Ihe@@WUWECQNjd@_oP[Bn=0
R3
R4
Z10 w1675237691
Z11 8E:/FPGA_prjs/Chaotic_System/src/DDS/RAM/DDS_RAM_W8D1024/DDS_RAM_W8D1024_sim_netlist.v
Z12 FE:/FPGA_prjs/Chaotic_System/src/DDS/RAM/DDS_RAM_W8D1024/DDS_RAM_W8D1024_sim_netlist.v
L0 17
R5
r1
!s85 0
31
R6
!s107 E:/FPGA_prjs/Chaotic_System/src/DDS/RAM/DDS_RAM_W8D1024/DDS_RAM_W8D1024_sim_netlist.v|
Z13 !s90 -reportprogress|300|-work|work|E:/FPGA_prjs/Chaotic_System/src/DDS/RAM/DDS_RAM_W8D1024/DDS_RAM_W8D1024_sim_netlist.v|
!i113 0
R7
R1
n@d@d@s_@r@a@m_@w8@d1024
vDDS_RAM_W8D1024_dist_mem_gen_v8_0_13
R2
!i10b 1
!s100 iD=kZk9jYbX`1acP=4ki;0
!s11b 2VQ4HGTEmRLV1jXeo^A600
IbGMdCfE]F07]1;O]l[;jo0
R3
R4
R10
R11
R12
L0 101
R5
r1
!s85 0
31
R6
Z14 !s107 E:/FPGA_prjs/Chaotic_System/src/DDS/RAM/DDS_RAM_W8D1024/DDS_RAM_W8D1024_sim_netlist.v|
R13
!i113 0
R7
R1
n@d@d@s_@r@a@m_@w8@d1024_dist_mem_gen_v8_0_13
vDDS_RAM_W8D1024_dist_mem_gen_v8_0_13_synth
R2
!i10b 1
!s100 dY`?T<PdW^H@]>L:lDcEn1
!s11b 01ndV1YH<I2]H?O8cQYR_3
IfcB0IoFW3P>mcO@QIM3Ic1
R3
R4
R10
R11
R12
L0 179
R5
r1
!s85 0
31
R6
R14
R13
!i113 0
R7
R1
n@d@d@s_@r@a@m_@w8@d1024_dist_mem_gen_v8_0_13_synth
vDDS_RAM_W8D1024_spram
R2
!i10b 1
!s100 =HA2@HU^I<RKa]Xi9D:9[0
!s11b P5dm;0ZnX^F^WWXoO4jUU1
I7D4AIVXc6Kd>j2f1]KWG=1
R3
R4
R10
R11
R12
L0 206
R5
r1
!s85 0
31
R6
R14
R13
!i113 0
R7
R1
n@d@d@s_@r@a@m_@w8@d1024_spram
vglbl
R2
!i10b 1
!s100 B9Un`Paa9]<fG?D;8IB<h3
!s11b :OElb9;ejghaOl1Q4Ld<o3
I=JLo5_`cN3=8QQjKPJdHS0
R3
R4
R10
R11
R12
L0 966
R5
r1
!s85 0
31
R6
R14
R13
!i113 0
R7
R1
vtb_DDS
R2
!i10b 1
!s100 NkEHGgKUgPL35JdmeK[=T3
!s11b ?=9PB[j>Bmfm5G`:jzf4I1
Il8BmKmo:i3`hlWz_282Xa1
R3
R4
w1675409132
8E:/FPGA_prjs/Chaotic_System/src/DDS/sim_DDS/tb_DDS.v
FE:/FPGA_prjs/Chaotic_System/src/DDS/sim_DDS/tb_DDS.v
L0 3
R5
r1
!s85 0
31
R6
!s107 E:/FPGA_prjs/Chaotic_System/src/DDS/sim_DDS/tb_DDS.v|
!s90 -reportprogress|300|-work|work|E:/FPGA_prjs/Chaotic_System/src/DDS/sim_DDS/tb_DDS.v|
!i113 0
R7
R1
ntb_@d@d@s
