
---------- Begin Simulation Statistics ----------
final_tick                               2541780836500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203670                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   203669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.60                       # Real time elapsed on the host
host_tick_rate                              571506999                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194840                       # Number of instructions simulated
sim_ops                                       4194840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011771                       # Number of seconds simulated
sim_ticks                                 11770991500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.241661                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363937                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               770373                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73473                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            836225                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50064                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          239638                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           189574                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1008431                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26153                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194840                       # Number of instructions committed
system.cpu.committedOps                       4194840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.608846                       # CPI: cycles per instruction
system.cpu.discardedOps                        194447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   607550                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1452345                       # DTB hits
system.cpu.dtb.data_misses                       7600                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406117                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849887                       # DTB read hits
system.cpu.dtb.read_misses                       6810                       # DTB read misses
system.cpu.dtb.write_accesses                  201433                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602458                       # DTB write hits
system.cpu.dtb.write_misses                       790                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18045                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389144                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031434                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659213                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16672434                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178290                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  938847                       # ITB accesses
system.cpu.itb.fetch_acv                         1446                       # ITB acv
system.cpu.itb.fetch_hits                      932659                       # ITB hits
system.cpu.itb.fetch_misses                      6188                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.89% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4196     69.25%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6059                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14402                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2669     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5109                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10866097000     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8990000      0.08%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17457500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882834500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11775379000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946761                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7970317000     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3805062000     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23528211                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85414      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540782     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839091     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592470     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104755      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194840                       # Class of committed instruction
system.cpu.quiesceCycles                        13772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6855777                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          433                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22741454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22741454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22741454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22741454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116622.841026                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116622.841026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116622.841026                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116622.841026                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12978488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12978488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12978488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12978488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66556.348718                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66556.348718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66556.348718                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66556.348718                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22391957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22391957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116624.776042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116624.776042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12778991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12778991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66557.244792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66557.244792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.287385                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539361272000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.287385                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205462                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205462                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127681                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34838                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86123                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34162                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28988                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28988                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40862                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11057472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11057472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6688448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6688881                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17757617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156977                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002765                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052508                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156543     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     434      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156977                       # Request fanout histogram
system.membus.reqLayer0.occupancy              348000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818218537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375751500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          459652750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5545600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10015680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5545600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5545600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471124289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379753906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850878195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471124289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471124289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189417518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189417518                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189417518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471124289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379753906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1040295713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118470.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000124546500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7296                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7296                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111254                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156495                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120750                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120750                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10488                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2280                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5647                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1993472000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4731103250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13653.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32403.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103546                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79881                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156495                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120750                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.881647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.332018                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.905498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34274     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24182     29.85%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9968     12.30%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4442      5.48%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2341      2.89%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1423      1.76%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          969      1.20%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          626      0.77%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2787      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81012                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7296                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.010828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.400853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.746466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1280     17.54%     17.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5534     75.85%     93.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           297      4.07%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.19%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.56%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           11      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            7      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7296                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.234238                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218736                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6551     89.79%     89.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.32%     91.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              414      5.67%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              156      2.14%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               78      1.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7296                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9344448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  671232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7580480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10015680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7728000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11770986500                       # Total gap between requests
system.mem_ctrls.avgGap                      42456.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4907712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7580480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 416932762.206140398979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376921179.494522631168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643996727.038669586182                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120750                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2486759250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2244344000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289325465500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28698.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32133.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396070.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            312189360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            165906015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557891040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307859940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     928721040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5155358730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        178706400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7606632525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.218505                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    413324750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    392860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10964806750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            266329140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141534525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           484598940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310422960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     928721040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5092482600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        231654720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7455743925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.399822                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    549791000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    392860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10828340500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              136000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11763791500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1609219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1609219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1609219                       # number of overall hits
system.cpu.icache.overall_hits::total         1609219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86714                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86714                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86714                       # number of overall misses
system.cpu.icache.overall_misses::total         86714                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5322299000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5322299000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5322299000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5322299000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695933                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695933                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695933                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695933                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051131                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051131                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051131                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051131                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61377.620684                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61377.620684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61377.620684                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61377.620684                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86123                       # number of writebacks
system.cpu.icache.writebacks::total             86123                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86714                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86714                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86714                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86714                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5235586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5235586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5235586000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5235586000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051131                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051131                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051131                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051131                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60377.632216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60377.632216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60377.632216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60377.632216                       # average overall mshr miss latency
system.cpu.icache.replacements                  86123                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1609219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1609219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86714                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86714                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5322299000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5322299000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695933                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051131                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61377.620684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61377.620684                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86714                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5235586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5235586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051131                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60377.632216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60377.632216                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800737                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1631348                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86201                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.924931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800737                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3478579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3478579                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313096                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313096                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313096                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105659                       # number of overall misses
system.cpu.dcache.overall_misses::total        105659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6770172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6770172000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6770172000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6770172000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418755                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418755                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418755                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418755                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074473                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074473                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64075.677415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64075.677415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64075.677415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64075.677415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34662                       # number of writebacks
system.cpu.dcache.writebacks::total             34662                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36699                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36699                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36699                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68960                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68960                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4390355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4390355500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4390355500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4390355500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048606                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048606                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63665.247970                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63665.247970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63665.247970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63665.247970                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782319                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3296326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3296326000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831509                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059158                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67012.116284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67012.116284                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39959                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2672034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2672034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66869.391126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66869.391126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587246                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096159                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61517.753103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61517.753103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27468                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1718321500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1718321500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59250.422399                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59250.422399                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64559500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64559500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080687                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080687                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71573.725055                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71573.725055                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          902                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63657500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080687                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70573.725055                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70573.725055                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541780836500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.429315                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1379559                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.045611                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.429315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2951939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2951939                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548360024500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 934051                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   934037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.65                       # Real time elapsed on the host
host_tick_rate                              650242299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6212914                       # Number of instructions simulated
sim_ops                                       6212914                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004325                       # Number of seconds simulated
sim_ticks                                  4325214000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.199653                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   96641                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               274551                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                875                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23272                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            273322                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19479                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          117489                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            98010                       # Number of indirect misses.
system.cpu.branchPred.lookups                  340307                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26880                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11129                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276671                       # Number of instructions committed
system.cpu.committedOps                       1276671                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.715888                       # CPI: cycles per instruction
system.cpu.discardedOps                         61930                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56980                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415142                       # DTB hits
system.cpu.dtb.data_misses                       1514                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36532                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249150                       # DTB read hits
system.cpu.dtb.read_misses                       1255                       # DTB read misses
system.cpu.dtb.write_accesses                   20448                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165992                       # DTB write hits
system.cpu.dtb.write_misses                       259                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 722                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1022983                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            291736                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           180754                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6472527                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148901                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  156990                       # ITB accesses
system.cpu.itb.fetch_acv                           97                       # ITB acv
system.cpu.itb.fetch_hits                      155136                       # ITB hits
system.cpu.itb.fetch_misses                      1854                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.34%      4.34% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2988     79.62%     84.17% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.77%     86.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.00% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.15% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3753                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5457                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1327     40.88%     40.88% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1892     58.29%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3246                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1326     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1326     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2679                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2863056500     66.15%     66.15% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                37506000      0.87%     67.02% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5145500      0.12%     67.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1422371000     32.86%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4328079000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.700846                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.825323                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3812834500     88.10%     88.10% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            515244500     11.90%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8573980                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21464      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803439     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2344      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251109     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165474     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30599      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276671                       # Class of committed instruction
system.cpu.quiesceCycles                        76448                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2101453                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150137                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2210087427                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2210087427                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2210087427                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2210087427                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118408.112885                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118408.112885                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118408.112885                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118408.112885                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           272                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1275821316                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1275821316                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1275821316                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1275821316                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68353.673507                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68353.673507                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68353.673507                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68353.673507                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4717483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115060.560976                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2667483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65060.560976                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65060.560976                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2205369944                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2205369944                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118415.482388                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118415.482388                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1273153833                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1273153833                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68360.923164                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68360.923164                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50410                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27357                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41518                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6147                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6458                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6458                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41519                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8422                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       124556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       124556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5314368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1508480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1509959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8016263                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             75917                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001475                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038381                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75805     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     112      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               75917                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1512000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           432351402                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81523500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          220538250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2657216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         949568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3606784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2657216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2657216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         614354804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         219542432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833897236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    614354804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        614354804                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      404800317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            404800317                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      404800317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        614354804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        219542432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1238697553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090168250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              153746                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64228                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68838                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68838                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2859                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   796                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3563                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    844814250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  267485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1847883000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15791.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34541.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        87                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38223                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48102                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68838                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    321                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.872153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.870637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.761267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14292     40.59%     40.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10621     30.16%     70.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4443     12.62%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1921      5.46%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1060      3.01%     91.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          581      1.65%     93.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          365      1.04%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          250      0.71%     95.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1681      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35214                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.809672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.775245                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.417843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1178     28.20%     28.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              24      0.57%     28.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            105      2.51%     31.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           398      9.53%     40.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2037     48.77%     89.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           266      6.37%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            88      2.11%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            28      0.67%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            17      0.41%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.36%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.14%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291357                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.851584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3559     85.20%     85.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              265      6.34%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              208      4.98%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              100      2.39%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.60%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.12%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3423808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  182976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4355136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3606784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4405632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1006.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1018.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4325214000                       # Total gap between requests
system.mem_ctrls.avgGap                      34548.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2477440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       946368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4355136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 572790155.585365295410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218802584.103353023529                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1006918039.199910163879                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41519                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14837                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68838                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1319963750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    527919250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109899523750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31791.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35581.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1596495.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            147412440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78325005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           218833860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188087040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1875456180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         82176000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2931415725                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.750448                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    196810000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3985732500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            104151180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             55338690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           163298940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          167212260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341125200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1863263880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         92415360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2786805510                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        644.316214                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    224123750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3958346750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               112000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97245427                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              794500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              540500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6538388000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       455127                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           455127                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       455127                       # number of overall hits
system.cpu.icache.overall_hits::total          455127                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41519                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41519                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41519                       # number of overall misses
system.cpu.icache.overall_misses::total         41519                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2709154500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2709154500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2709154500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2709154500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       496646                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       496646                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       496646                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       496646                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083599                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083599                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083599                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083599                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65250.957393                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65250.957393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65250.957393                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65250.957393                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41518                       # number of writebacks
system.cpu.icache.writebacks::total             41518                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41519                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41519                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41519                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41519                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2667635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2667635500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2667635500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2667635500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.083599                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.083599                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.083599                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.083599                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64250.957393                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64250.957393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64250.957393                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64250.957393                       # average overall mshr miss latency
system.cpu.icache.replacements                  41518                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       455127                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          455127                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41519                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41519                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2709154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2709154500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       496646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       496646                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65250.957393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65250.957393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41519                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2667635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2667635500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.083599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.083599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64250.957393                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64250.957393                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              515771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.422829                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1034811                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1034811                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       379944                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           379944                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       379944                       # number of overall hits
system.cpu.dcache.overall_hits::total          379944                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21789                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21789                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21789                       # number of overall misses
system.cpu.dcache.overall_misses::total         21789                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1445806500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1445806500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1445806500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1445806500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       401733                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       401733                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       401733                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       401733                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054238                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054238                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054238                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054238                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66354.880903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66354.880903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66354.880903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66354.880903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8733                       # number of writebacks
system.cpu.dcache.writebacks::total              8733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7256                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7256                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7256                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    977494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    977494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    977494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    977494000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91343500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91343500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036176                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036176                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036176                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036176                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67260.304135                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67260.304135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67260.304135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67260.304135                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102748.593926                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102748.593926                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14839                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    683664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    683664000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242131                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039111                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72192.608237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72192.608237                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1399                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8071                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    587595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    587595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91343500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72803.246190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72803.246190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194762.260128                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194762.260128                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147283                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12319                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    762142500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    762142500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159602                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077186                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61867.237600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61867.237600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5857                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6462                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    389899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389899000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60337.202105                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60337.202105                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5002                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23589000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23589000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5313                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058536                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058536                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75848.874598                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75848.874598                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23278000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058536                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058536                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74848.874598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74848.874598                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6579188000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              357538                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.094481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839317                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839317                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2862505786500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 271935                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   271935                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1766.61                       # Real time elapsed on the host
host_tick_rate                              177824378                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   480402975                       # Number of instructions simulated
sim_ops                                     480402975                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.314146                       # Number of seconds simulated
sim_ticks                                314145762000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.754951                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                26195569                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            132602548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2107                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1798480                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         149336047                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10742828                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        74466394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         63723566                       # Number of indirect misses.
system.cpu.branchPred.lookups               161406095                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5372621                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       388120                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   474190061                       # Number of instructions committed
system.cpu.committedOps                     474190061                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.324439                       # CPI: cycles per instruction
system.cpu.discardedOps                      21370591                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                165578597                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    168342439                       # DTB hits
system.cpu.dtb.data_misses                       2126                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                109743482                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    111259970                       # DTB read hits
system.cpu.dtb.read_misses                        734                       # DTB read misses
system.cpu.dtb.write_accesses                55835115                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    57082469                       # DTB write hits
system.cpu.dtb.write_misses                      1392                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1655                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          273601709                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         123661306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         62249320                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        73702047                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.755037                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               137255779                       # ITB accesses
system.cpu.itb.fetch_acv                          128                       # ITB acv
system.cpu.itb.fetch_hits                   137255614                       # ITB hits
system.cpu.itb.fetch_misses                       165                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    25      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13814      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     915      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2111      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1074      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             5261538     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5279478                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5281731                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      168                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5835     35.79%     35.79% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      56      0.34%     36.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     322      1.98%     38.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10090     61.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16303                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5834     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       56      0.46%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      322      2.67%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5834     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12046                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             306535450000     97.58%     97.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               104338500      0.03%     97.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               336814500      0.11%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7163635500      2.28%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         314140238500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999829                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.578196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.738882                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2036                      
system.cpu.kern.mode_good::user                  2036                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2136                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2036                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.953184                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.976031                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30077030500      9.57%      9.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         284063208000     90.43%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       25                       # number of times the context was actually changed
system.cpu.numCycles                        628035910                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       168                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21786511      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               264256731     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13285      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1308      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.33% # Class of committed instruction
system.cpu.op_class_0::MemRead              125680302     26.50%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              57083271     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               534      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              518      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5367593      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                474190061                       # Class of committed instruction
system.cpu.quiesceCycles                       255614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       554333863                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          144                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       686909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1373539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72925                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72925                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72925                       # number of overall misses
system.iocache.overall_misses::total            72925                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8608175025                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8608175025                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8608175025                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8608175025                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72925                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72925                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72925                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72925                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118041.481316                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118041.481316                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118041.481316                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118041.481316                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           888                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    46.736842                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72925                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72925                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72925                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72925                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4957790776                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4957790776                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4957790776                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4957790776                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67984.789523                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67984.789523                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67984.789523                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67984.789523                       # average overall mshr miss latency
system.iocache.replacements                     72925                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          157                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              157                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     19680944                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     19680944                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            157                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125356.331210                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125356.331210                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          157                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11830944                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11830944                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75356.331210                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75356.331210                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8588494081                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8588494081                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118025.699222                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118025.699222                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4945959832                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4945959832                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67968.885114                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67968.885114                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72941                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72941                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656325                       # Number of tag accesses
system.iocache.tags.data_accesses              656325                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 579                       # Transaction distribution
system.membus.trans_dist::ReadResp             500093                       # Transaction distribution
system.membus.trans_dist::WriteReq               1293                       # Transaction distribution
system.membus.trans_dist::WriteResp              1293                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       333316                       # Transaction distribution
system.membus.trans_dist::WritebackClean       226524                       # Transaction distribution
system.membus.trans_dist::CleanEvict           126790                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            114348                       # Transaction distribution
system.membus.trans_dist::ReadExResp           114348                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         226524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        272990                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       679572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       679572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3744                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1161561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1165305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1990741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28995072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28995072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41454656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41460392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75113512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              143                       # Total snoops (count)
system.membus.snoopTraffic                       9152                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            688520                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000209                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014460                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  688376     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     144      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              688520                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3788500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3689335307                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             845444                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2084691750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1208085000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14497536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       24779584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39278016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14497536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14497536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21332224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21332224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          226524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          387181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              613719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       333316                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             333316                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          46149074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78879256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125031182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     46149074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46149074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67905497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67905497                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67905497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         46149074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78879256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            192936679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    558662.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    214163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    376681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000551056750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33707                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33707                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1708605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             527194                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      613719                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559840                       # Number of write requests accepted
system.mem_ctrls.readBursts                    613719                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559840                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22861                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             33140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             32744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            35924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             46708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             38861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             35947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30766                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9090538750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2954290000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20169126250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15385.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34135.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       261                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   351640                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  386366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                613719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               559840                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  537114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52006                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  34198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    923                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       411510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.780239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.464428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.911717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       208564     50.68%     50.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119704     29.09%     79.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37112      9.02%     88.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15308      3.72%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7597      1.85%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4144      1.01%     95.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2692      0.65%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1976      0.48%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14413      3.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       411510                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.529030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.634076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4312     12.79%     12.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3566     10.58%     23.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20209     59.95%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3772     11.19%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1363      4.04%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           352      1.04%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            90      0.27%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33707                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.573887                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.487547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.832142                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33183     98.45%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           387      1.15%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            47      0.14%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            10      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            17      0.05%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             8      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             7      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             5      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33707                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37814912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1463104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35753984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39278016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35829760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.83                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  314144324500                       # Total gap between requests
system.mem_ctrls.avgGap                     267685.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13706432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24107584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35753984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43630803.461228929460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76740121.676382824779                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2852.179174073976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113813357.762247964740                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       226524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       387181                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       559840                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7407219000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12760555750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1351500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7446193165000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32699.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32957.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     96535.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13300573.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1800529500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            957011715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2417425500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1596630960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     24798265440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      98954645370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37301745120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167826253605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.230519                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  96054225000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10489960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 207601577000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1137637620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            604668735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1801300620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1319553360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     24798265440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60265313400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      69882235200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159808974375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.709630                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 181064136500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10489960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 122591665500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  736                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 736                       # Transaction distribution
system.iobus.trans_dist::WriteReq               74061                       # Transaction distribution
system.iobus.trans_dist::WriteResp              74061                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2688                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3744                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149594                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1512                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5736                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4664144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1103500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73082000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2451000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           380108025                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2618500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 336                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283688.283008                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          168    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             168                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    314011362000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    134400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    140273757                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        140273757                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    140273757                       # number of overall hits
system.cpu.icache.overall_hits::total       140273757                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       226523                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         226523                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       226523                       # number of overall misses
system.cpu.icache.overall_misses::total        226523                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14992692000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14992692000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14992692000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14992692000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    140500280                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    140500280                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    140500280                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    140500280                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001612                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001612                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001612                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001612                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66186.179770                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66186.179770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66186.179770                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66186.179770                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       226524                       # number of writebacks
system.cpu.icache.writebacks::total            226524                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       226523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       226523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       226523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       226523                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14766168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14766168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14766168000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14766168000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001612                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001612                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001612                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001612                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65186.175355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65186.175355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65186.175355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65186.175355                       # average overall mshr miss latency
system.cpu.icache.replacements                 226524                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    140273757                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       140273757                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       226523                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        226523                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14992692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14992692000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    140500280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    140500280                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001612                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66186.179770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66186.179770                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       226523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       226523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14766168000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14766168000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001612                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65186.175355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65186.175355                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           140508585                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            227036                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            618.882402                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         281227084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        281227084                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    152009688                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        152009688                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    152009688                       # number of overall hits
system.cpu.dcache.overall_hits::total       152009688                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       481086                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         481086                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       481086                       # number of overall misses
system.cpu.dcache.overall_misses::total        481086                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31029146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31029146500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31029146500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31029146500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    152490774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    152490774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    152490774                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    152490774                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003155                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64498.128193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64498.128193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64498.128193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64498.128193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       260548                       # number of writebacks
system.cpu.dcache.writebacks::total            260548                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        96583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        96583                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        96583                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        96583                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       384503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       384503                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       384503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       384503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1872                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24722629500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24722629500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24722629500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24722629500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     90724500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     90724500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64297.624466                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64297.624466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64297.624466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64297.624466                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 48463.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48463.942308                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 387181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    105688714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       105688714                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       270637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        270637                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18352186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18352186500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    105959351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    105959351                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002554                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67811.077199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67811.077199                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          500                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       270137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       270137                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          579                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18047909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18047909000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     90724500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     90724500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66810.207413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66810.207413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156691.709845                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156691.709845                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46320974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46320974                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       210449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       210449                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12676960000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12676960000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46531423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46531423                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60237.682289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60237.682289                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        96083                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96083                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       114366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       114366                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1293                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1293                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6674720500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6674720500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58362.804505                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58362.804505                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10542344                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10542344                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2703                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2703                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    215337000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    215337000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10545047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10545047                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79665.926748                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79665.926748                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2696                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2696                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    212107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    212107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78674.703264                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78674.703264                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10545020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10545020                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10545020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10545020                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 314145762000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           173553889                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            388205                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            447.067629                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         347548863                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        347548863                       # Number of data accesses

---------- End Simulation Statistics   ----------
