
*** Running vivado
    with args -log rsa_soc_rsa_acc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rsa_soc_rsa_acc_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Nov 19 15:01:17 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source rsa_soc_rsa_acc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 492.930 ; gain = 200.453
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rsa_soc_rsa_acc_0
Command: synth_design -top rsa_soc_rsa_acc_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1382.273 ; gain = 447.922
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_soc_rsa_acc_0' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'rsa_accelerator' declared at 'c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_accelerator.vhd:16' bound to instance 'U0' of component 'RSA_accelerator' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:186]
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_accelerator.vhd:84]
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_regio.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_regio.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_msgin.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_msgout.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_core.vhd:68]
INFO: [Synth 8-638] synthesizing module 'exponentiation' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/exponentiation.vhd:34]
INFO: [Synth 8-638] synthesizing module 'modular_multiplier' [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/multiplier.vhd:20]
WARNING: [Synth 8-614] signal 'a_reg' is read in the process but is not in the sensitivity list [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/multiplier.vhd:57]
WARNING: [Synth 8-614] signal 'n_reg' is read in the process but is not in the sensitivity list [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/multiplier.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'modular_multiplier' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/multiplier.vhd:20]
INFO: [Synth 8-226] default block is never used [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/exponentiation.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/exponentiation.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_core.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_accelerator.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'rsa_soc_rsa_acc_0' (0#1) [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/synth/rsa_soc_rsa_acc_0.vhd:92]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/rsa_regio.vhd:245]
WARNING: [Synth 8-3936] Found unconnected internal register 'intermediate_result_finito_reg' and it is trimmed from '257' to '256' bits. [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ipshared/01bc/src/multiplier.vhd:47]
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module rsa_msgin is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module rsa_msgin is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module rsa_msgin is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module rsa_msgin is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module rsa_regio is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1557.590 ; gain = 623.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1557.590 ; gain = 623.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1557.590 ; gain = 623.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 1557.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc:199]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [c:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/boards/ip/rsa_soc_rsa_acc_0/src/PYNQ-Z1_C.xdc] for cell 'U0'
Parsing XDC File [C:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1656.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1656.605 ; gain = 0.125
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'exponentiation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
              processing |                               01 |                               10
           wait_multiply |                               10 |                               01
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'exponentiation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  257 Bit       Adders := 2     
	   3 Input  256 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 2     
+---Registers : 
	              256 Bit    Registers := 18    
	               32 Bit    Registers := 43    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input  256 Bit        Muxes := 3     
	   2 Input  256 Bit        Muxes := 8     
	   2 Input   32 Bit        Muxes := 33    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 160   
	   4 Input    8 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module rsa_regio is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[3] in module rsa_accelerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[2] in module rsa_accelerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module rsa_accelerator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module rsa_accelerator is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:22 ; elapsed = 00:01:29 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:58 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:03 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:03 ; elapsed = 00:02:10 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:12 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   727|
|2     |LUT1   |     5|
|3     |LUT2   |   870|
|4     |LUT3   |  2550|
|5     |LUT4   |  1539|
|6     |LUT5   |   779|
|7     |LUT6   |  1522|
|8     |MUXF7  |   162|
|9     |MUXF8  |    49|
|10    |FDCE   |  1601|
|11    |FDPE   |     2|
|12    |FDRE   |  4164|
|13    |FDSE   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1656.605 ; gain = 722.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:06 . Memory (MB): peak = 1656.605 ; gain = 623.238
Synthesis Optimization Complete : Time (s): cpu = 00:02:06 ; elapsed = 00:02:13 . Memory (MB): peak = 1656.605 ; gain = 722.254
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1656.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 938 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1656.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c262e258
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:03:11 . Memory (MB): peak = 1656.605 ; gain = 1149.953
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1656.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rsa_soc_rsa_acc_0, cache-ID = 16f073d48344e75e
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1656.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Documents/GitHub/TFE4141/rsa_term_project/RSA_soc/RSA_soc/RSA_soc.runs/rsa_soc_rsa_acc_0_synth_1/rsa_soc_rsa_acc_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file rsa_soc_rsa_acc_0_utilization_synth.rpt -pb rsa_soc_rsa_acc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 15:04:53 2024...
