STATIC int\r\nF_1 ( T_1 * V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nunsigned long V_5 = 0 ;\r\nT_2 V_6 ;\r\nint V_7 ;\r\nif ( V_2 )\r\n{\r\nF_2 ( & V_1 -> V_8 , V_5 ) ;\r\n}\r\nif ( V_1 -> V_9 == 0 )\r\n{\r\nF_3 ( L_1 ) ;\r\n} else\r\n{\r\nF_4 () ;\r\nV_4 = & V_1 -> V_10 [ V_1 -> V_11 ] ;\r\nfor ( V_7 = V_1 -> V_9 ; V_7 ; V_7 -- )\r\n{\r\nV_6 = F_5 ( V_4 -> V_6 ) ;\r\n{\r\nF_3 ( L_2 ,\r\n( V_4 == & V_1 -> V_10 [ V_1 -> V_11 ] ) ? 'F' : ' ' ,\r\n( unsigned long ) V_4 , V_7 ,\r\nV_6 ,\r\nV_4 -> V_12 ? ( V_6 & V_13 ? 'H' : 'M' ) : '-' ,\r\nV_6 & V_14 ? 'P' : '-' ,\r\nV_6 & V_15 ? 'b' : '-' ,\r\nV_6 & V_16 ? 'm' : '-' ,\r\nV_6 & V_17 ,\r\nF_5 ( V_4 -> V_12 ) , F_5 ( V_4 -> V_18 ) ) ;\r\n#ifdef F_6\r\n{\r\nT_2 * V_19 ;\r\nint V_20 = V_6 & V_17 ;\r\n#if 1\r\nif ( V_4 -> V_12 && ( V_6 & V_13 ) )\r\n#else\r\nif ( V_4 -> V_12 )\r\n#endif\r\n{\r\nV_19 = ( T_2 * ) F_7 ( ( void * ) ( F_5 ( V_4 -> V_12 ) ) ) ;\r\nif ( V_20 >= 0x10 )\r\nF_3 ( L_3 , ( T_2 ) V_19 , V_20 ,\r\n* V_19 , * ( V_19 + 1 ) , * ( V_19 + 2 ) , * ( V_19 + 3 ) ) ;\r\nelse if ( V_20 >= 0x08 )\r\nF_3 ( L_4 , ( T_2 ) V_19 , V_20 ,\r\n* V_19 , * ( V_19 + 1 ) ) ;\r\nelse\r\nF_3 ( L_5 , ( T_2 ) V_19 , V_20 , * V_19 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\nV_4 = V_4 -> V_21 ;\r\n}\r\n}\r\nF_3 ( L_6 ) ;\r\nif ( V_2 )\r\n{\r\nF_8 ( & V_1 -> V_8 , V_5 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nSTATIC int\r\nF_9 ( T_1 * V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 ;\r\nunsigned long V_5 = 0 ;\r\nT_2 V_6 ;\r\nint V_7 ;\r\nif ( V_2 )\r\n{\r\nF_2 ( & V_1 -> V_22 , V_5 ) ;\r\n}\r\nif ( V_1 -> V_23 == 0 )\r\n{\r\nF_3 ( L_7 ) ;\r\n} else\r\n{\r\nF_4 () ;\r\nV_4 = V_1 -> V_24 ;\r\nfor ( V_7 = V_1 -> V_23 ; V_7 ; V_7 -- )\r\n{\r\nV_6 = F_5 ( V_4 -> V_6 ) ;\r\n{\r\nF_3 ( L_8 ,\r\n( V_4 == V_1 -> V_25 ) ? 'F' : ' ' ,\r\n( V_4 == V_1 -> V_24 ) ? 'L' : ' ' ,\r\n( unsigned long ) V_4 , V_7 ,\r\nV_6 ,\r\nV_4 -> V_12 ? ( V_6 & V_26 ? 'M' : 'H' ) : '-' ,\r\nV_6 & V_14 ? 'P' : '-' ,\r\nV_6 & V_15 ? 'b' : '-' ,\r\nV_6 & V_16 ? 'm' : '-' ,\r\nV_6 & V_17 ,\r\nF_5 ( V_4 -> V_12 ) , F_5 ( V_4 -> V_18 ) ) ;\r\n#ifdef F_6\r\n{\r\nT_2 * V_19 ;\r\nint V_20 = V_6 & V_17 ;\r\nif ( V_4 -> V_12 )\r\n{\r\nV_19 = ( T_2 * ) F_7 ( ( void * ) ( F_5 ( V_4 -> V_12 ) ) ) ;\r\nif ( V_20 >= 0x10 )\r\nF_3 ( L_3 , ( T_2 ) V_19 , V_20 ,\r\n* V_19 , * ( V_19 + 1 ) , * ( V_19 + 2 ) , * ( V_19 + 3 ) ) ;\r\nelse if ( V_20 >= 0x08 )\r\nF_3 ( L_4 , ( T_2 ) V_19 , V_20 ,\r\n* V_19 , * ( V_19 + 1 ) ) ;\r\nelse\r\nF_3 ( L_5 , ( T_2 ) V_19 , V_20 , * V_19 ) ;\r\n}\r\n}\r\n#endif\r\n}\r\nV_4 = V_4 -> V_21 ;\r\n}\r\n}\r\nF_3 ( L_6 ) ;\r\nif ( V_2 )\r\n{\r\nF_8 ( & V_1 -> V_22 , V_5 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_3\r\nF_10 ( T_4 * V_27 , unsigned int V_28 )\r\n{\r\nT_1 * V_1 ;\r\nif ( V_28 >= V_29 )\r\n{\r\nreturn V_30 ;\r\n}\r\n{\r\nint V_31 ;\r\nV_31 = F_11 ( & V_27 -> V_32 ) ;\r\nF_3 ( L_9 ,\r\nV_31 , V_33 , V_27 -> V_34 , V_27 -> V_35 , V_36 ,\r\nV_27 -> V_37 . V_38 ,\r\nV_27 -> V_37 . V_39 ,\r\nV_27 -> V_40 , V_27 -> V_41 ) ;\r\nV_33 = 0 ;\r\nV_36 = 0 ;\r\n}\r\nif ( ! ( V_1 = F_12 ( V_42 , V_28 ) ) )\r\n{\r\nF_3 ( L_10 , V_28 ) ;\r\nreturn V_43 ;\r\n}\r\nF_3 ( L_11 , V_27 , V_28 , V_1 , V_1 -> V_44 ,\r\nV_1 -> V_6 , V_1 -> V_45 . V_6 ) ;\r\nF_3 ( L_12 ,\r\nV_28 , V_1 -> V_23 ,\r\n( T_2 ) F_11 ( & V_27 -> V_46 ) , ( T_2 ) F_11 ( & V_1 -> V_46 ) , V_1 -> V_47 , V_1 -> V_48 . V_49 ) ;\r\nF_3 ( L_13 ,\r\nV_1 -> V_50 , V_1 -> V_24 , V_1 -> V_25 ,\r\nF_13 ( V_1 -> V_50 ) ,\r\nV_1 -> V_51 , V_1 -> V_52 , V_1 -> V_53 , V_1 -> V_45 . V_54 ) ;\r\nF_9 ( V_1 , 1 ) ;\r\nF_3 ( L_14 ,\r\nV_28 , V_1 -> V_9 , V_1 -> V_11 ,\r\n& V_1 -> V_10 [ V_1 -> V_11 ] , V_1 -> V_55 , V_1 -> V_48 . V_56 ) ;\r\nF_1 ( V_1 , 1 ) ;\r\nreturn V_57 ;\r\n}\r\nT_3\r\nF_14 ( T_4 * V_27 , unsigned int V_58 )\r\n{\r\nunsigned int V_28 ;\r\nfor ( V_28 = V_58 ; V_28 < ( V_58 + 5 ) ; V_28 ++ )\r\nF_10 ( V_27 , V_28 ) ;\r\nreturn V_57 ;\r\n}\r\nvoid\r\nF_15 ( T_5 * V_59 )\r\n{\r\nT_2 * V_60 , V_61 ;\r\nint V_62 ;\r\nV_60 = ( T_2 * ) ( ( V_63 ) V_59 -> V_64 + V_65 ) ;\r\nV_61 = V_66 << V_67 ;\r\nfor ( V_62 = 0 ; V_62 < 32 ; V_60 ++ , V_62 ++ )\r\n{\r\nF_16 ( V_60 , V_61 ) ;\r\n}\r\n}\r\nvoid\r\nF_17 ( T_1 * V_1 )\r\n{\r\nstruct V_3 * V_68 ;\r\nunsigned long V_5 ;\r\nF_2 ( & V_1 -> V_22 , V_5 ) ;\r\nwhile ( 1 )\r\n{\r\nV_68 = V_1 -> V_24 ;\r\nF_4 () ;\r\nif ( ! V_68 -> V_12 )\r\n{\r\nF_8 ( & V_1 -> V_22 , V_5 ) ;\r\nreturn;\r\n}\r\nif ( ( F_5 ( V_68 -> V_6 ) ) & V_26 )\r\n{\r\nbreak;\r\n}\r\nF_18 ( V_1 -> V_69 , V_1 -> V_70 ) ;\r\n}\r\nV_68 = V_1 -> V_24 ;\r\nV_1 -> V_69 -> V_71 -> V_72 [ V_1 -> V_70 ] = F_19 ( F_20 ( V_68 ) ) ;\r\nF_21 () ;\r\nif ( V_1 -> V_52 )\r\n{\r\nV_1 -> V_52 = 0 ;\r\nV_1 -> V_47 = 0 ;\r\nF_22 ( V_1 -> V_50 ) ;\r\n}\r\nF_8 ( & V_1 -> V_22 , V_5 ) ;\r\n#ifdef F_23\r\nF_3 ( L_15 , V_1 -> V_73 , V_68 , V_68 -> V_6 ) ;\r\n#endif\r\n}\r\nvoid\r\nF_24 ( void * V_74 )\r\n{\r\nT_1 * V_1 ;\r\nT_5 * V_59 ;\r\nstruct V_3 * V_68 ;\r\n#if 0\r\nunsigned long flags;\r\n#endif\r\nV_1 = F_25 ( V_74 , struct V_75 , V_76 ) ;\r\nV_59 = V_1 -> V_69 ;\r\n#ifdef F_23\r\nF_3 ( L_16 ,\r\nV_1 -> V_73 , V_1 -> V_55 , V_1 -> V_51 , V_1 -> V_6 ) ;\r\n#endif\r\nif ( ( V_1 -> V_55 ) && ( V_1 -> V_6 & V_77 ) )\r\n{\r\nV_1 -> V_55 = 0 ;\r\n#if F_26 ( F_23 ) || F_26 ( V_78 )\r\n{\r\nstatic int V_79 = 7 ;\r\nif ( V_79 )\r\n{\r\nV_79 -- ;\r\n#ifdef F_23\r\nV_68 = & V_1 -> V_10 [ V_1 -> V_11 ] ;\r\nF_3 ( L_17 ,\r\nV_1 -> V_73 , V_1 -> V_11 , V_68 , F_5 ( V_68 -> V_6 ) ,\r\nV_1 -> V_48 . V_56 ) ;\r\n#elif F_26 ( V_78 )\r\nV_68 = & V_1 -> V_10 [ V_1 -> V_11 ] ;\r\nF_3 ( L_17 ,\r\nV_1 -> V_73 , V_1 -> V_11 , V_68 , F_5 ( V_68 -> V_6 ) ,\r\nV_1 -> V_48 . V_56 ) ;\r\nF_1 ( V_1 , 1 ) ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_27 ( V_59 , V_80 | V_81 | V_1 -> V_70 ) ;\r\n}\r\nif ( ( V_1 -> V_51 ) && ( V_1 -> V_6 & V_82 ) )\r\n{\r\nF_17 ( V_1 ) ;\r\n#if 0\r\nspin_lock_irqsave (&ch->ch_txlock, flags);\r\n#endif\r\nV_68 = V_1 -> V_24 ;\r\nif ( ! V_68 )\r\n{\r\n#ifdef F_23\r\nF_3 ( L_18 , V_1 -> V_73 ) ;\r\n#endif\r\n#if 0\r\nspin_unlock_irqrestore (&ch->ch_txlock, flags);\r\n#endif\r\n} else if ( V_68 -> V_12 && ( ( F_5 ( V_68 -> V_6 ) ) & V_26 ) )\r\n{\r\nV_1 -> V_51 = 0 ;\r\n#if 0\r\nspin_unlock_irqrestore (&ch->ch_txlock, flags);\r\n#endif\r\n#ifdef F_23\r\nF_3 ( L_19 ,\r\nV_1 -> V_73 , V_1 -> V_24 , V_1 -> V_24 -> V_6 , V_1 -> V_48 . V_49 ) ;\r\n#endif\r\nF_27 ( V_59 , V_80 | V_83 | V_1 -> V_70 ) ;\r\n}\r\n#ifdef F_28\r\nelse\r\n{\r\nF_3 ( L_20 ,\r\nV_1 -> V_73 , V_68 ,\r\nF_5 ( V_68 -> V_6 ) ,\r\nF_5 ( V_68 -> V_12 ) , V_1 -> V_51 ) ;\r\nF_9 ( V_1 , 0 ) ;\r\n#if 0\r\nspin_unlock_irqrestore (&ch->ch_txlock, flags);\r\n#endif\r\n}\r\n#endif\r\n}\r\n}\r\nvoid\r\nF_29 ( T_1 * V_1 )\r\n{\r\n#ifdef F_28\r\nF_3 ( L_21 ,\r\nV_1 -> V_73 , V_1 -> V_24 , V_1 -> V_24 -> V_6 ) ;\r\n#endif\r\n#ifdef F_28\r\nF_3 ( L_22 , V_1 -> V_73 , & V_1 -> V_76 ) ;\r\n#endif\r\nF_30 ( V_1 ) ;\r\n}\r\nvoid\r\nF_31 ( T_5 * V_59 , T_2 V_84 )\r\n{\r\nstatic T_2 V_85 = 0 ;\r\nif ( V_84 == 0 )\r\nV_85 = 0 ;\r\nelse\r\nV_85 |= V_84 ;\r\nF_16 ( ( T_2 * ) & V_59 -> V_69 -> V_86 -> V_87 , V_85 ) ;\r\n}\r\nvoid\r\nF_27 ( T_5 * V_59 , T_2 V_88 )\r\n{\r\nvolatile T_2 V_89 ;\r\nint V_90 ;\r\nF_32 ( & V_59 -> V_91 , L_23 ) ;\r\nif ( V_59 -> V_92 == V_88 )\r\n{\r\n#ifdef F_23\r\nF_3 ( L_24 , V_59 -> V_93 , V_88 ) ;\r\n#endif\r\nV_89 = ( V_59 -> V_92 & ~ V_94 ) ;\r\nif ( ( V_89 == ( V_80 | V_83 ) ) ||\r\n( V_89 == ( V_80 | V_81 ) ) )\r\n{\r\n#ifdef F_23\r\nF_3 ( L_25 , V_59 -> V_93 , V_88 ) ;\r\n#endif\r\nF_33 ( & V_59 -> V_91 ) ;\r\nF_27 ( V_59 , V_95 ) ;\r\nF_32 ( & V_59 -> V_91 , L_23 ) ;\r\n} else if ( V_88 == V_95 )\r\n{\r\n#ifdef F_23\r\nF_3 ( L_26 , V_59 -> V_93 ) ;\r\n#endif\r\nF_33 ( & V_59 -> V_91 ) ;\r\nreturn;\r\n}\r\n}\r\nV_90 = 0 ;\r\nV_59 -> V_92 = V_88 ;\r\nV_96:\r\nF_16 ( ( T_2 * ) & V_59 -> V_64 -> V_97 , V_88 ) ;\r\nF_21 () ;\r\nV_89 = F_34 ( ( T_2 * ) & V_59 -> V_64 -> V_97 ) ;\r\nif ( ( V_89 != V_88 ) && ( V_88 != V_98 ) && ( ++ V_90 <= V_99 ) )\r\n{\r\nif ( V_100 >= V_101 )\r\nF_3 ( L_27 ,\r\nV_59 -> V_69 -> V_102 , V_90 , V_88 , V_59 -> V_92 , V_89 ,\r\n( V_59 -> V_93 * V_103 ) + ( V_88 & 0x1f ) ) ;\r\nF_35 () ;\r\ngoto V_96;\r\n}\r\nif ( V_90 > V_99 )\r\n{\r\nF_36 ( L_28 ,\r\nV_59 -> V_69 -> V_102 , V_99 , V_88 , V_59 -> V_93 ) ;\r\nF_33 ( & V_59 -> V_91 ) ;\r\nreturn;\r\n}\r\nif ( V_88 == V_98 )\r\n{\r\nF_37 ( 100000 , L_29 ) ;\r\n} else\r\n{\r\nF_4 () ;\r\nF_32 ( & V_59 -> V_104 , L_30 ) ;\r\n}\r\nF_33 ( & V_59 -> V_91 ) ;\r\n}\r\nvoid\r\nF_38 ( T_5 * V_59 )\r\n{\r\nint V_62 , V_1 ;\r\nchar V_105 = F_39 ( V_59 -> V_45 . V_106 ) ;\r\nfor ( V_62 = 0 ; V_62 < 32 ; V_62 ++ )\r\n{\r\nint V_107 = 0 , V_108 = 0 , V_109 , V_110 , V_111 [ 8 ] ;\r\nT_6 V_112 = 0 ;\r\nif ( ( ( V_62 == 0 ) && V_105 ) ||\r\n( ( V_62 == 16 ) && ( ( V_59 -> V_45 . V_106 == V_113 ) || ( V_59 -> V_45 . V_106 == V_114 ) ) )\r\n|| ( ( V_62 > 23 ) && ( ! V_105 ) ) )\r\n{\r\nV_59 -> V_115 [ V_62 ] = 0xff ;\r\n} else\r\n{\r\nV_59 -> V_115 [ V_62 ] = 0x00 ;\r\n}\r\nfor ( V_110 = 0 ; V_110 < 8 ; V_110 ++ )\r\nV_111 [ V_110 ] = - 1 ;\r\nfor ( V_1 = 0 ; V_1 < V_103 ; V_1 ++ )\r\n{\r\nif ( ( V_59 -> V_28 [ V_1 ] -> V_44 == V_116 ) && ( V_59 -> V_28 [ V_1 ] -> V_45 . V_117 [ V_62 ] ) )\r\n{\r\nV_107 ++ ;\r\nV_108 = V_1 ;\r\nV_112 = V_59 -> V_28 [ V_1 ] -> V_45 . V_117 [ V_62 ] ;\r\nfor ( V_110 = 0 ; V_110 < 8 ; V_110 ++ )\r\nif ( V_112 & ( 1 << V_110 ) )\r\nV_111 [ V_110 ] = V_1 ;\r\nV_59 -> V_115 [ V_62 ] |= V_112 ;\r\n}\r\n}\r\nif ( ! V_107 )\r\nV_109 = 0 ;\r\nelse if ( ( V_107 == 1 ) && ( V_112 == 0xff ) )\r\nV_109 = ( 4 << 5 ) | V_108 ;\r\nelse if ( ( V_107 == 1 ) && ( V_112 == 0x7f ) )\r\nV_109 = ( 5 << 5 ) | V_108 ;\r\nelse\r\n{\r\nint V_118 ;\r\nif ( V_111 [ 0 ] < 0 )\r\nV_109 = ( 6 << 5 ) | ( V_118 = V_108 ) ;\r\nelse\r\nV_109 = ( 7 << 5 ) | ( V_118 = V_111 [ 0 ] ) ;\r\nfor ( V_110 = 1 ; V_110 < 8 ; V_110 ++ )\r\n{\r\nV_59 -> V_71 -> V_119 [ V_118 * 8 + V_110 ] = ( V_111 [ V_110 ] < 0 ) ? 0 : ( 0x80 | V_111 [ V_110 ] ) ;\r\nV_59 -> V_71 -> V_120 [ V_118 * 8 + V_110 ] = ( V_111 [ V_110 ] < 0 ) ? 0 : ( 0x80 | V_111 [ V_110 ] ) ;\r\n}\r\n}\r\nV_59 -> V_71 -> V_121 [ V_62 ] = V_109 ;\r\nV_59 -> V_71 -> V_122 [ V_62 ] = V_109 ;\r\n}\r\nF_21 () ;\r\nF_27 ( V_59 , V_123 | V_81 ) ;\r\nF_27 ( V_59 , V_123 | V_83 ) ;\r\nF_27 ( V_59 , V_124 | V_81 ) ;\r\nF_27 ( V_59 , V_124 | V_83 ) ;\r\n}\r\nvoid\r\nF_38 ( T_5 * V_59 )\r\n{\r\nT_1 * V_1 ;\r\nT_6 V_109 , V_125 , V_126 ;\r\nint V_70 ;\r\nint V_62 ;\r\n#ifdef F_40\r\nV_125 = ( 0x1f << V_59 -> V_69 -> V_45 . V_127 ) & 0x1f ;\r\n#endif\r\n#ifdef F_41\r\nV_125 = ( 0x1f << V_128 ) & 0x1f ;\r\n#endif\r\nfor ( V_62 = 0 ; V_62 < 128 ; V_62 ++ )\r\n{\r\nV_70 = ( ( V_59 -> V_93 * V_103 ) + ( V_62 & V_125 ) ) % V_103 ;\r\nV_1 = V_59 -> V_28 [ V_70 ] ;\r\nif ( V_1 -> V_45 . V_129 )\r\nV_126 = V_130 ;\r\nelse\r\nV_126 = V_131 ;\r\nV_109 = ( ( V_59 -> V_93 % 4 ) == ( V_62 / 32 ) ) ? ( V_126 << 5 ) | ( V_62 & V_125 ) : 0 ;\r\nV_59 -> V_71 -> V_121 [ V_62 ] = V_109 ;\r\nV_59 -> V_71 -> V_122 [ V_62 ] = V_109 ;\r\n}\r\nF_21 () ;\r\nF_27 ( V_59 , V_123 | V_81 ) ;\r\nF_27 ( V_59 , V_123 | V_83 ) ;\r\n}\r\nT_2\r\nF_42 ( int V_132 )\r\n{\r\nint V_64 ;\r\nswitch ( V_132 )\r\n{\r\ncase V_133 :\r\nV_64 = V_134 ;\r\nbreak;\r\ncase V_135 :\r\nV_64 = V_136 ;\r\nbreak;\r\ndefault:\r\ncase V_137 :\r\ncase V_138 :\r\nV_64 = V_139 ;\r\nbreak;\r\ncase V_140 :\r\nV_64 = V_141 ;\r\nbreak;\r\n}\r\nreturn V_64 ;\r\n}\r\nSTATIC void T_7\r\nF_43 ( T_5 * V_59 )\r\n{\r\nF_16 ( ( T_2 * ) & V_59 -> V_64 -> V_142 , F_20 ( V_59 -> V_71 ) ) ;\r\nV_59 -> V_71 -> V_143 =\r\nF_44 ( V_144 |\r\nV_145 |\r\nV_146 |\r\nV_147 |\r\nV_148 |\r\nV_149 |\r\nV_150 |\r\n( V_151 << V_152 ) ) ;\r\nV_59 -> V_71 -> V_153 =\r\nF_44 ( V_154 |\r\nV_155 |\r\nV_156 ) ;\r\nV_59 -> V_71 -> V_157 = F_44 ( V_158 | ( V_158 << 16 ) ) ;\r\nF_21 () ;\r\nF_27 ( V_59 , V_159 | V_81 ) ;\r\nF_27 ( V_59 , V_159 | V_83 ) ;\r\nF_15 ( V_59 ) ;\r\nF_38 ( V_59 ) ;\r\n}\r\nT_3 T_7\r\nF_45 ( T_4 * V_27 )\r\n{\r\nchar * V_160 ;\r\nint V_62 , V_70 ;\r\nF_46 ( & V_27 -> V_161 , V_162 ) ;\r\n#define F_47 4\r\nV_160 = F_48 ( ( V_163 + 1 ) * sizeof ( T_2 ) ) ;\r\nif ( V_160 == 0 )\r\nreturn V_164 ;\r\nV_27 -> V_165 = V_160 ;\r\nV_27 -> V_166 = ( T_2 * ) ( ( unsigned long ) ( V_160 + F_47 - 1 ) &\r\n( ~ ( F_47 - 1 ) ) ) ;\r\nfor ( V_62 = 0 ; V_62 < V_163 ; V_62 ++ )\r\n{\r\nV_27 -> V_166 [ V_62 ] = F_44 ( V_167 ) ;\r\n}\r\nfor ( V_62 = 0 ; V_62 < V_27 -> V_168 ; V_62 ++ )\r\n{\r\nT_5 * V_59 = & V_27 -> V_169 [ V_62 ] ;\r\n#define F_49 0x800\r\nV_160 = F_48 ( sizeof ( struct V_170 ) + F_49 ) ;\r\nif ( V_160 == 0 )\r\n{\r\nfor ( V_70 = 0 ; V_70 < V_62 ; V_70 ++ )\r\n{\r\nV_59 = & V_27 -> V_169 [ V_70 ] ;\r\nF_50 ( V_59 -> V_64 ) ;\r\nV_59 -> V_64 = 0 ;\r\n}\r\nreturn V_164 ;\r\n}\r\nV_59 -> V_171 = V_160 ;\r\nV_59 -> V_71 = (struct V_170 * ) ( ( unsigned long ) ( V_160 + F_49 - 1 ) &\r\n( ~ ( F_49 - 1 ) ) ) ;\r\n}\r\nV_27 -> V_71 = V_27 -> V_169 [ 0 ] . V_71 ;\r\nF_27 ( & V_27 -> V_169 [ 0 ] , V_98 ) ;\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_142 , F_20 ( V_27 -> V_71 ) ) ;\r\nF_51 ( V_27 ) ;\r\n#ifdef F_52\r\nV_27 -> V_71 -> V_172 = F_44 ( V_173 ) ;\r\n#else\r\nV_27 -> V_71 -> V_172 = F_44 ( V_173 | V_174 ) ;\r\n#endif\r\nV_27 -> V_71 -> V_175 = F_19 ( F_20 ( & V_27 -> V_166 [ 0 ] ) ) ;\r\nV_27 -> V_71 -> V_176 = F_44 ( V_163 - 1 ) ;\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_177 , 0 ) ;\r\nF_21 () ;\r\nV_27 -> V_44 = V_178 ;\r\nF_27 ( & V_27 -> V_169 [ 0 ] , V_179 ) ;\r\nif ( V_158 > 0xffe )\r\n{\r\nF_36 ( L_31 ,\r\nV_158 , 0xffe ) ;\r\nV_158 = 0xffe ;\r\n}\r\nif ( V_180 > 0xffe )\r\n{\r\nF_36 ( L_32 ,\r\nV_180 , 0xffe ) ;\r\nV_180 = 0xffe ;\r\n}\r\n#ifdef F_41\r\nfor ( V_62 = 0 ; V_62 < V_181 ; V_62 ++ )\r\nF_43 ( & V_27 -> V_169 [ V_62 ] ) ;\r\n#endif\r\nreturn V_57 ;\r\n}\r\nvoid\r\nF_18 ( T_5 * V_59 , int V_70 )\r\n{\r\nT_1 * V_1 ;\r\nstruct V_3 * V_68 ;\r\n#if 0\r\n#ifndef F_53\r\nunsigned long flags;\r\n#endif\r\n#endif\r\nvolatile T_2 V_6 ;\r\nV_1 = V_59 -> V_28 [ V_70 ] ;\r\nif ( V_1 == 0 || V_1 -> V_44 != V_116 )\r\n{\r\nif ( V_100 >= V_182 )\r\nF_3 ( L_33 ,\r\nV_59 -> V_69 -> V_102 , V_70 ) ;\r\n}\r\nif ( V_1 == 0 || V_1 -> V_183 == 0 )\r\nreturn;\r\n#if 0\r\n#ifdef F_53\r\nspin_lock_irq (&ch->ch_txlock);\r\n#else\r\nspin_lock_irqsave (&ch->ch_txlock, flags);\r\n#endif\r\n#endif\r\ndo\r\n{\r\nF_4 () ;\r\nV_68 = V_1 -> V_24 ;\r\nV_6 = F_5 ( V_68 -> V_6 ) ;\r\nif ( V_6 & V_26 )\r\n{\r\nint V_184 , V_185 ;\r\nV_184 = 0 ;\r\nwhile ( V_6 & V_26 )\r\n{\r\nfor ( V_185 = 0 ; V_185 < 0x30 ; V_185 ++ )\r\nF_35 () ;\r\nF_4 () ;\r\nV_6 = F_5 ( V_68 -> V_6 ) ;\r\nif ( V_184 ++ > 40 )\r\nbreak;\r\n}\r\nif ( V_6 & V_26 )\r\n{\r\nif ( V_100 >= V_101 )\r\n{\r\nF_3 ( L_34 ,\r\nV_59 -> V_69 -> V_102 , V_59 -> V_93 , V_1 -> V_73 ,\r\nV_68 , V_6 ) ;\r\nF_3 ( L_13 ,\r\nV_1 -> V_50 , V_1 -> V_24 , V_1 -> V_25 ,\r\nF_13 ( V_1 -> V_50 ) ,\r\nV_1 -> V_51 , V_1 -> V_52 , V_1 -> V_53 , V_1 -> V_45 . V_54 ) ;\r\nF_9 ( V_1 , 0 ) ;\r\n}\r\nbreak;\r\n} else\r\n{\r\nif ( V_100 >= V_101 )\r\nF_3 ( L_35 ,\r\nV_59 -> V_69 -> V_102 , V_59 -> V_93 , V_1 -> V_73 , V_184 , V_68 , V_6 ) ;\r\n}\r\n}\r\nV_1 -> V_24 = V_68 -> V_21 ;\r\nV_68 -> V_12 = 0 ;\r\nif ( V_68 -> V_186 != 0 )\r\n{\r\nF_54 ( F_55 ( V_68 -> V_186 ) , & V_1 -> V_46 ) ;\r\nF_54 ( F_55 ( V_68 -> V_186 ) , & V_59 -> V_69 -> V_46 ) ;\r\n#ifdef F_41\r\nif ( ! F_11 ( & V_59 -> V_69 -> V_46 ) )\r\nF_56 ( V_59 -> V_69 , V_187 , 0 ) ;\r\n#endif\r\n#ifdef F_57\r\n{\r\nint V_188 = ( V_59 -> V_93 * 32 + V_70 ) ;\r\nif ( V_188 >= 228 )\r\n{\r\nif ( V_189 )\r\n(* V_189) ( V_188 ,\r\nF_58 ( V_70 ) ) ;\r\n}\r\n}\r\n#endif\r\nF_59 ( V_68 -> V_186 ) ;\r\nV_68 -> V_186 = 0 ;\r\n}\r\nV_68 -> V_6 = 0 ;\r\n#ifdef F_60\r\nif ( V_100 >= V_190 )\r\nF_3 ( L_36 ,\r\nV_1 -> V_52 , V_1 -> V_53 , V_1 -> V_53 + 1 ) ;\r\n#endif\r\n++ V_1 -> V_53 ;\r\nF_21 () ;\r\nif ( ( V_1 -> V_45 . V_54 != V_133 ) && ( V_6 & V_15 ) )\r\n{\r\nif ( V_100 >= V_101 )\r\nF_3 ( L_37 ,\r\nV_59 -> V_69 -> V_102 , V_1 -> V_45 . V_54 , V_6 ) ;\r\nif ( ( V_6 & V_16 ) == 0 )\r\nbreak;\r\n}\r\n}\r\nwhile ( ( V_1 -> V_45 . V_54 != V_133 ) && ( ( V_6 & V_16 ) == 0 ) );\r\nF_4 () ;\r\nif ( V_1 -> V_52 && ( V_1 -> V_53 >= ( V_1 -> V_23 / 2 ) ) )\r\n{\r\nif ( V_1 -> V_53 >= V_1 -> V_47 )\r\n{\r\n#ifdef F_60\r\nif ( V_100 >= V_190 )\r\nF_3 ( L_38 ,\r\nV_1 -> V_73 ,\r\nV_1 -> V_53 , V_1 -> V_23 / 2 ) ;\r\n#endif\r\nV_1 -> V_52 = 0 ;\r\nV_1 -> V_47 = 0 ;\r\nF_22 ( V_1 -> V_50 ) ;\r\n}\r\n}\r\n#ifdef F_60\r\nelse if ( V_1 -> V_52 )\r\n{\r\nif ( V_100 >= V_190 )\r\nF_3 ( L_39 ,\r\nV_1 -> V_73 ,\r\nV_1 -> V_53 , V_1 -> V_23 / 2 ) ;\r\n}\r\n#endif\r\nF_21 () ;\r\n#if 0\r\n#ifdef F_53\r\nspin_unlock_irq (&ch->ch_txlock);\r\n#else\r\nspin_unlock_irqrestore (&ch->ch_txlock, flags);\r\n#endif\r\n#endif\r\n}\r\nSTATIC void\r\nF_61 ( T_5 * V_59 , int V_70 )\r\n{\r\nT_1 * V_1 ;\r\nvoid * V_4 , * V_191 ;\r\nstruct V_3 * V_68 ;\r\nvolatile T_2 V_6 ;\r\nT_2 error ;\r\nV_1 = V_59 -> V_28 [ V_70 ] ;\r\nif ( V_1 == 0 || V_1 -> V_44 != V_116 )\r\n{\r\nif ( V_100 > V_182 )\r\nF_3 ( L_40 ,\r\nV_59 -> V_69 -> V_102 , V_70 ) ;\r\nreturn;\r\n}\r\nif ( V_1 -> V_10 == 0 )\r\nreturn;\r\nfor (; ; )\r\n{\r\nF_4 () ;\r\nV_68 = & V_1 -> V_10 [ V_1 -> V_11 ] ;\r\nV_6 = F_5 ( V_68 -> V_6 ) ;\r\nif ( ! ( V_6 & V_13 ) )\r\nbreak;\r\nV_4 = V_68 -> V_186 ;\r\nerror = ( V_6 >> 16 ) & 0xf ;\r\nif ( error == 0 )\r\n{\r\n#ifdef F_57\r\nint V_188 = ( V_59 -> V_93 * 32 + V_70 ) ;\r\nif ( V_188 >= 228 )\r\n{\r\nif ( V_192 )\r\n(* V_192) ( V_188 , V_6 & 0x3fff , V_4 , V_1 -> V_50 ) ;\r\n} else\r\n#endif\r\n{\r\nif ( ( V_191 = F_62 ( V_158 ) ) )\r\n{\r\nV_68 -> V_186 = V_191 ;\r\nV_68 -> V_12 = F_19 ( F_20 ( F_63 ( V_191 ) ) ) ;\r\nF_64 ( V_4 , V_6 & V_17 , V_1 -> V_50 ) ;\r\nV_1 -> V_48 . V_56 ++ ;\r\nV_1 -> V_48 . V_193 += V_6 & V_17 ;\r\n} else\r\n{\r\nV_1 -> V_48 . V_194 ++ ;\r\n}\r\n}\r\n} else if ( error == V_195 )\r\n{\r\nV_1 -> V_48 . V_196 ++ ;\r\n} else if ( error == V_197 )\r\n{\r\nV_1 -> V_48 . V_198 ++ ;\r\n} else if ( error == V_199 )\r\n{\r\nV_1 -> V_48 . V_198 ++ ;\r\n} else if ( error == V_200 )\r\n{\r\nV_1 -> V_48 . V_201 ++ ;\r\n} else if ( error == V_202 )\r\n{\r\nV_1 -> V_48 . V_201 ++ ;\r\n}\r\nF_21 () ;\r\nV_6 = V_158 ;\r\nif ( V_1 -> V_45 . V_54 == V_133 )\r\nV_6 |= V_15 ;\r\nV_68 -> V_6 = F_19 ( V_6 ) ;\r\nif ( ++ V_1 -> V_11 >= V_1 -> V_9 )\r\nV_1 -> V_11 = 0 ;\r\nF_21 () ;\r\n}\r\n}\r\nT_8\r\nF_65 ( void * V_203 )\r\n{\r\nT_4 * V_27 = ( T_4 * ) V_203 ;\r\nvolatile T_2 V_6 , V_204 = 0 ;\r\nT_2 V_205 , V_206 ;\r\nif ( V_27 -> V_44 == V_207 )\r\n{\r\nreturn V_208 ;\r\n}\r\nif ( V_27 -> V_44 == V_209 )\r\n{\r\nV_6 = F_34 ( ( T_2 * ) & V_27 -> V_64 -> V_210 ) ;\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_210 , V_6 ) ;\r\nreturn V_211 ;\r\n}\r\nF_66 () ;\r\nF_4 () ;\r\nV_6 = F_34 ( ( T_2 * ) & V_27 -> V_64 -> V_210 ) ;\r\nV_205 = F_67 ( V_6 ) ;\r\nV_206 = F_68 ( V_6 ) ;\r\nV_27 -> V_37 . V_38 ++ ;\r\nif ( V_205 != F_67 ( V_27 -> V_37 . V_212 ) )\r\n{\r\nif ( V_100 >= V_101 )\r\n{\r\nF_3 ( L_41 ,\r\nV_27 -> V_102 , V_6 ,\r\n( V_6 & ( ~ V_213 ) ) | V_27 -> V_37 . V_212 ) ;\r\n}\r\nV_6 = ( V_6 & ( ~ V_213 ) ) | ( V_27 -> V_37 . V_212 ) ;\r\nV_205 = F_67 ( V_6 ) ;\r\n}\r\nif ( V_206 == V_163 )\r\n{\r\nV_204 = ( ( V_206 - 1 ) + V_205 ) & ( V_163 - 1 ) ;\r\n} else\r\nif ( V_206 )\r\n{\r\nV_204 = ( V_206 + V_205 ) & ( V_163 - 1 ) ;\r\n} else\r\n{\r\n#if 0\r\npr_info(">> %s: intCnt NULL, sts %x, possibly a chained interrupt!\n",\r\nci->devname, status);\r\n#endif\r\nreturn V_208 ;\r\n}\r\nV_27 -> V_35 = V_204 ;\r\nV_204 <<= V_214 ;\r\nV_27 -> V_37 . V_215 = V_27 -> V_37 . V_212 ;\r\nV_27 -> V_37 . V_212 = V_204 ;\r\nif ( ( V_100 >= V_216 ) && ( V_6 & V_217 ) )\r\n{\r\nF_3 ( L_42 , V_27 -> V_102 ) ;\r\n}\r\nif ( V_100 >= V_218 )\r\nF_3 ( L_43 ,\r\nV_27 -> V_102 , & V_27 -> V_64 -> V_210 ,\r\nV_6 , V_205 , V_206 , ( V_206 + V_205 ) & ( V_163 - 1 ) ) ;\r\nF_21 () ;\r\n#if F_26 ( V_219 )\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_210 , V_204 ) ;\r\nF_69 ( & V_27 -> V_32 ) ;\r\nF_70 ( & V_27 -> V_220 ) ;\r\n#elif F_26 ( V_221 )\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_210 , V_204 ) ;\r\nF_69 ( & V_27 -> V_32 ) ;\r\nF_71 ( & V_27 -> V_222 , & V_223 ) ;\r\nF_72 ( V_224 ) ;\r\n#elif F_26 ( F_53 )\r\n( void ) F_73 ( V_27 ) ;\r\nF_16 ( ( T_2 * ) & V_27 -> V_64 -> V_210 , V_204 ) ;\r\n#endif\r\nreturn V_211 ;\r\n}\r\nunsigned long\r\n#else\r\nvoid\r\n#endif\r\nF_73 ( T_4 * V_27 )\r\n{\r\nT_5 * V_59 ;\r\nT_1 * V_1 ;\r\nunsigned int V_206 ;\r\nvolatile T_2 V_204 = 0 ;\r\nvolatile unsigned int V_225 , V_226 ;\r\nint V_184 , V_185 ;\r\nint V_227 , V_70 , V_228 , V_229 , V_230 ;\r\nT_2 V_231 = V_167 ;\r\nT_2 V_232 = V_233 ;\r\nif ( ( V_234 != V_235 ) || ( V_27 -> V_44 == V_207 ) )\r\n{\r\n#if F_26 ( V_221 )\r\nreturn 0L ;\r\n#else\r\nreturn;\r\n#endif\r\n}\r\n#if F_26 ( V_219 ) || F_26 ( V_221 )\r\nif ( V_234 != V_235 )\r\n{\r\n#if F_26 ( V_219 )\r\nreturn;\r\n#elif F_26 ( V_221 )\r\nreturn 0L ;\r\n#endif\r\n}\r\n#elif F_26 ( F_53 )\r\n#endif\r\nV_27 -> V_37 . V_39 ++ ;\r\nF_4 () ;\r\n{\r\nunsigned int V_31 = F_11 ( & V_27 -> V_32 ) ;\r\nV_33 = F_74 ( V_31 , V_33 ) ;\r\n}\r\nF_75 ( & V_27 -> V_32 , 0 ) ;\r\nwhile ( ( V_225 = V_27 -> V_34 ) != ( V_226 = V_27 -> V_35 ) )\r\n{\r\nV_206 = ( V_226 >= V_225 ) ? ( V_226 - V_225 ) : ( V_226 - V_225 + V_163 ) ;\r\nV_204 = F_5 ( V_27 -> V_166 [ V_225 ] ) ;\r\nV_36 = F_74 ( V_206 , V_36 ) ;\r\nV_184 = 0 ;\r\nif ( ( V_204 == V_231 ) || ( V_204 == V_232 ) )\r\nV_27 -> V_37 . V_236 ++ ;\r\nwhile ( ( V_204 == V_231 ) || ( V_204 == V_232 ) )\r\n{\r\nfor ( V_185 = 0 ; V_185 < 0x30 ; V_185 ++ )\r\nF_35 () ;\r\nF_4 () ;\r\nV_204 = F_5 ( V_27 -> V_166 [ V_225 ] ) ;\r\nif ( V_184 ++ > 20 )\r\nbreak;\r\n}\r\nif ( ( V_204 == V_231 ) || ( V_204 == V_232 ) )\r\n{\r\nif ( V_100 >= V_216 )\r\nF_3 ( L_44 ,\r\nV_27 -> V_102 , & V_27 -> V_166 [ V_225 ] , V_225 ) ;\r\nif ( V_204 == V_231 )\r\n{\r\nV_27 -> V_166 [ V_225 ] = F_44 ( V_233 ) ;\r\n} else\r\n{\r\nV_27 -> V_166 [ V_225 ] = F_44 ( V_167 ) ;\r\n}\r\nV_27 -> V_34 = ( V_225 + 1 ) & ( V_163 - 1 ) ;\r\nF_21 () ;\r\nF_4 () ;\r\ncontinue;\r\n}\r\nV_227 = F_76 ( V_204 ) ;\r\nV_70 = F_77 ( V_204 ) ;\r\nV_228 = F_78 ( V_204 ) ;\r\nV_229 = F_79 ( V_204 ) ;\r\nV_230 = V_204 & V_237 ;\r\nV_27 -> V_166 [ V_225 ] = F_44 ( V_167 ) ;\r\nF_21 () ;\r\nif ( V_100 >= V_218 )\r\n{\r\nif ( V_229 != 0 )\r\nF_3 ( L_45 , V_204 , V_229 ) ;\r\nF_3 ( L_46 ,\r\nV_228 , V_227 , V_70 , V_230 ? 'T' : 'R' ) ;\r\n}\r\nV_59 = & V_27 -> V_169 [ V_227 ] ;\r\nV_1 = V_59 -> V_28 [ V_70 ] ;\r\nswitch ( V_228 )\r\n{\r\ncase V_238 :\r\nif ( V_100 >= V_218 )\r\n{\r\nvolatile T_2 V_89 ;\r\nV_89 = F_34 ( ( T_2 * ) & V_59 -> V_64 -> V_97 ) ;\r\nF_3 ( L_47 , V_59 -> V_92 , V_89 ) ;\r\n}\r\nF_33 ( & V_59 -> V_104 ) ;\r\nbreak;\r\ncase V_239 :\r\ncase V_240 :\r\nbreak;\r\ncase V_241 :\r\ncase V_242 :\r\nif ( V_230 )\r\n{\r\nF_18 ( V_59 , V_70 ) ;\r\n} else\r\n{\r\nF_61 ( V_59 , V_70 ) ;\r\n}\r\n#if 0\r\nbreak;\r\n#else\r\n#endif\r\ncase V_243 :\r\nif ( V_229 == V_202 )\r\n{\r\nV_1 -> V_48 . V_201 ++ ;\r\n}\r\nbreak;\r\ndefault:\r\nif ( V_100 >= V_216 )\r\nF_3 ( L_48 , V_27 -> V_102 ,\r\nV_228 , V_225 , V_204 , V_227 ) ;\r\nbreak;\r\n}\r\nswitch ( V_229 )\r\n{\r\ncase V_244 :\r\nif ( V_230 )\r\n{\r\nV_1 -> V_51 = V_245 ;\r\n{\r\n#ifdef F_23\r\nif ( 1 || V_100 >= V_101 )\r\n#else\r\nif ( V_100 >= V_101 )\r\n#endif\r\n{\r\nF_3 ( L_49 ,\r\nV_27 -> V_102 , V_1 -> V_73 , V_1 -> V_45 . V_54 , F_13 ( V_1 -> V_50 ) , V_1 -> V_53 ) ;\r\n#ifdef F_80\r\nif ( V_1 -> V_45 . V_54 == 2 )\r\n{\r\nF_3 ( L_50 ,\r\n( T_2 ) V_1 -> V_24 , ( T_2 ) V_1 -> V_25 ,\r\nF_13 ( V_1 -> V_50 ) ,\r\nV_1 -> V_51 , V_1 -> V_52 , V_1 -> V_53 , V_1 -> V_45 . V_54 ) ;\r\nF_9 ( V_1 , 0 ) ;\r\n}\r\n#endif\r\n}\r\n}\r\n} else\r\n{\r\nV_1 -> V_48 . V_246 ++ ;\r\nV_1 -> V_55 = V_247 ;\r\nif ( V_100 >= V_216 )\r\n{\r\nF_3 ( L_51 ,\r\nV_27 -> V_102 , V_1 -> V_73 , V_1 -> V_45 . V_54 ) ;\r\n}\r\n}\r\nF_29 ( V_1 ) ;\r\nbreak;\r\ncase V_248 :\r\nif ( V_230 )\r\n{\r\nV_1 -> V_48 . V_249 ++ ;\r\nV_1 -> V_51 = V_250 ;\r\nif ( V_100 >= V_101 )\r\nF_3 ( L_52 ,\r\nV_27 -> V_102 , V_1 -> V_73 , V_1 -> V_45 . V_54 ) ;\r\n} else\r\n{\r\nV_1 -> V_48 . V_246 ++ ;\r\nif ( V_100 >= V_216 )\r\nF_3 ( L_53 ,\r\nV_27 -> V_102 , V_1 -> V_73 , V_1 -> V_45 . V_54 ) ;\r\nif ( V_1 -> V_45 . V_54 == V_133 )\r\nV_1 -> V_55 = V_251 ;\r\n}\r\nif ( V_230 || ( V_1 -> V_45 . V_54 == V_133 ) )\r\nF_29 ( V_1 ) ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( ( V_204 & V_252 ) && ( V_100 >= V_182 ) )\r\n{\r\nF_3 ( L_54 ,\r\nV_27 -> V_102 ) ;\r\n}\r\nV_27 -> V_34 = ( V_225 + 1 ) & ( V_163 - 1 ) ;\r\nF_21 () ;\r\nF_4 () ;\r\n}\r\nif ( ( V_100 >= V_190 ) && ( V_27 -> V_34 != V_27 -> V_35 ) )\r\n{\r\nint V_31 ;\r\nV_31 = F_11 ( & V_253 -> V_32 ) ;\r\nF_3 ( L_55 ,\r\nV_27 -> V_34 , V_27 -> V_35 , V_31 ) ;\r\n}\r\n#if F_26 ( V_221 )\r\nreturn 0L ;\r\n#endif\r\n}\r\nT_3\r\nF_81 ( T_4 * V_42 , int V_73 )\r\n{\r\nT_5 * V_59 ;\r\nT_1 * V_1 ;\r\nint V_62 , V_70 ;\r\nif ( ! ( V_1 = F_12 ( V_42 , V_73 ) ) )\r\nreturn V_254 ;\r\nV_59 = V_1 -> V_69 ;\r\nV_70 = V_1 -> V_70 ;\r\nF_27 ( V_59 , V_255 | V_81 | V_70 ) ;\r\nV_1 -> V_55 = 0 ;\r\nF_27 ( V_59 , V_255 | V_83 | V_70 ) ;\r\nV_1 -> V_51 = 0 ;\r\nif ( V_1 -> V_44 == V_256 )\r\nreturn 0 ;\r\nV_1 -> V_44 = V_256 ;\r\nV_59 -> V_71 -> V_72 [ V_70 ] = 0 ;\r\nV_59 -> V_71 -> V_257 [ V_70 ] = 0 ;\r\nV_59 -> V_71 -> V_258 [ V_70 ] = 0 ;\r\nV_59 -> V_71 -> V_259 [ V_70 ] = 0 ;\r\nF_21 () ;\r\nfor ( V_62 = 0 ; V_62 < V_1 -> V_23 ; V_62 ++ )\r\n{\r\nif ( V_1 -> V_183 [ V_62 ] . V_186 != 0 )\r\nF_82 ( V_1 -> V_183 [ V_62 ] . V_186 ) ;\r\n}\r\nfor ( V_62 = 0 ; V_62 < V_1 -> V_9 ; V_62 ++ )\r\n{\r\nif ( V_1 -> V_10 [ V_62 ] . V_186 != 0 )\r\nF_82 ( V_1 -> V_10 [ V_62 ] . V_186 ) ;\r\n}\r\nF_50 ( V_1 -> V_10 ) ;\r\nV_1 -> V_10 = 0 ;\r\nV_1 -> V_9 = 0 ;\r\nF_50 ( V_1 -> V_183 ) ;\r\nV_1 -> V_183 = 0 ;\r\nV_1 -> V_23 = 0 ;\r\nF_38 ( V_59 ) ;\r\nF_83 ( V_59 , V_1 -> V_70 ) ;\r\nV_59 -> V_260 -- ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_84 ( T_4 * V_27 , int V_73 )\r\n{\r\nT_1 * V_1 ;\r\nif ( ( V_73 < 0 ) || ( V_73 >= ( V_181 * V_103 ) ) )\r\nreturn V_261 ;\r\nif ( ! ( V_1 = F_12 ( V_27 , V_73 ) ) )\r\nreturn V_43 ;\r\nif ( V_1 -> V_44 == V_116 )\r\nF_81 ( V_27 , V_73 ) ;\r\nV_1 -> V_44 = V_262 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_85 ( T_4 * V_27 , int V_73 )\r\n{\r\nT_1 * V_1 ;\r\nif ( V_73 < 0 || V_73 >= ( V_181 * V_103 ) )\r\nreturn V_261 ;\r\nif ( ! ( V_1 = F_12 ( V_27 , V_73 ) ) )\r\nreturn V_43 ;\r\nmemset ( & V_1 -> V_48 , 0 , sizeof ( struct V_263 ) ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_86 ( T_4 * V_27 , int V_73 , void * V_186 )\r\n{\r\nT_1 * V_1 ;\r\nstruct V_3 * V_68 ;\r\nvoid * V_191 ;\r\n#if 0\r\nunsigned long flags;\r\n#endif\r\nint V_264 ;\r\nT_2 V_20 ;\r\nif ( ! ( V_1 = F_12 ( V_27 , V_73 ) ) )\r\nreturn V_43 ;\r\nif ( V_27 -> V_44 != V_178 )\r\nreturn V_254 ;\r\nif ( V_1 -> V_44 != V_116 )\r\nreturn V_254 ;\r\nif ( ! ( V_1 -> V_6 & V_82 ) )\r\nreturn V_265 ;\r\n#ifdef F_87\r\nif ( 1 || V_100 >= V_190 )\r\n#else\r\nif ( V_100 >= V_190 )\r\n#endif\r\n{\r\nF_3 ( L_56 ,\r\nV_73 , V_1 -> V_44 , V_1 -> V_51 , V_1 -> V_52 ,\r\nV_1 -> V_53 , V_1 -> V_47 , F_13 ( V_1 -> V_50 ) ) ;\r\n}\r\nV_191 = V_186 ;\r\nV_264 = 0 ;\r\nfor ( V_20 = F_55 ( V_191 ) ; V_20 > 0 ;\r\nV_191 = ( void * ) F_88 ( V_191 ) )\r\n{\r\nif ( ! F_89 ( V_191 ) )\r\ncontinue;\r\nV_264 ++ ;\r\nV_20 -= F_89 ( V_191 ) ;\r\n}\r\nif ( V_264 == 0 )\r\n{\r\nif ( V_100 >= V_190 )\r\nF_3 ( L_57 , V_27 -> V_102 , V_73 ) ;\r\nF_82 ( V_186 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_264 > V_1 -> V_23 )\r\n{\r\nif ( V_100 >= V_218 )\r\n{\r\nF_3 ( L_58 ,\r\nV_1 -> V_23 , V_264 + 1 ) ;\r\n}\r\nV_1 -> V_48 . V_266 ++ ;\r\nF_82 ( V_186 ) ;\r\nreturn 0 ;\r\n}\r\n#if 0\r\nspin_lock_irqsave (&ch->ch_txlock, flags);\r\n#endif\r\nif ( V_264 > V_1 -> V_53 )\r\n{\r\nif ( V_100 >= V_190 )\r\n{\r\nF_3 ( L_59 ,\r\nV_73 , V_1 -> V_53 , V_1 -> V_23 , V_264 ) ;\r\n}\r\nV_1 -> V_52 = 1 ;\r\nV_1 -> V_47 = V_264 ;\r\nF_90 ( V_1 -> V_50 ) ;\r\n#if 0\r\nspin_unlock_irqrestore (&ch->ch_txlock, flags);\r\n#endif\r\nreturn V_267 ;\r\n}\r\nV_191 = V_186 ;\r\nV_68 = V_1 -> V_25 ;\r\nfor ( V_20 = F_55 ( V_191 ) ; V_20 > 0 ; V_191 = F_88 ( V_191 ) )\r\n{\r\nint V_268 = F_89 ( V_191 ) ;\r\nif ( ! V_268 )\r\ncontinue;\r\nV_20 -= V_268 ;\r\nif ( V_68 != V_1 -> V_25 )\r\nV_268 |= V_26 ;\r\nif ( V_20 )\r\nV_268 |= V_15 ;\r\nelse if ( V_1 -> V_45 . V_54 == V_133 )\r\n{\r\nV_268 |= V_15 ;\r\n} else\r\nV_268 |= V_16 ;\r\nV_268 |= ( V_1 -> V_45 . V_269 << V_67 ) ;\r\nif ( V_1 -> V_45 . V_270 )\r\n{\r\n#if 0\r\nif (ch->p.pad_fill_count > EXTRA_FLAGS_MASK)\r\nch->p.pad_fill_count = EXTRA_FLAGS_MASK;\r\n#endif\r\nV_268 |= ( V_271 | ( V_1 -> V_45 . V_270 << V_272 ) ) ;\r\n}\r\nV_68 -> V_186 = V_20 ? 0 : V_186 ;\r\nV_68 -> V_12 = F_19 ( F_20 ( F_63 ( V_191 ) ) ) ;\r\nF_21 () ;\r\nV_68 -> V_6 = F_19 ( V_268 ) ;\r\n-- V_1 -> V_53 ;\r\nV_68 = V_68 -> V_21 ;\r\n}\r\nF_21 () ;\r\nV_1 -> V_25 -> V_6 |= F_44 ( V_26 ) ;\r\nF_21 () ;\r\nV_1 -> V_25 = V_68 ;\r\nV_20 = F_55 ( V_186 ) ;\r\nF_91 ( V_20 , & V_1 -> V_46 ) ;\r\nF_91 ( V_20 , & V_27 -> V_46 ) ;\r\nV_1 -> V_48 . V_49 ++ ;\r\nV_1 -> V_48 . V_273 += V_20 ;\r\nif ( V_1 -> V_51 )\r\n{\r\nF_29 ( V_1 ) ;\r\n}\r\n#ifdef F_41\r\nF_56 ( V_27 , V_187 , V_274 ) ;\r\n#endif\r\nreturn 0 ;\r\n}
