<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>fir</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>yes</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.134</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>5</Best-caseLatency>
            <Average-caseLatency>5</Average-caseLatency>
            <Worst-caseLatency>5</Worst-caseLatency>
            <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
            <PipelineInitiationInterval>1</PipelineInitiationInterval>
            <PipelineDepth>6</PipelineDepth>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>24</DSP>
            <FF>3225</FF>
            <LUT>4042</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fir</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>y</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>y_ap_vld</name>
            <Object>y</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_vld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>x</name>
            <Object>x</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fir</ModuleName>
            <BindInstances>ret_V_fu_645_p2 ret_V_1_fu_689_p2 ret_V_2_fu_733_p2 ret_V_3_fu_777_p2 ret_V_4_fu_821_p2 ret_V_5_fu_865_p2 ret_V_6_fu_909_p2 ret_V_7_fu_953_p2 ret_V_8_fu_997_p2 ret_V_9_fu_1041_p2 ret_V_10_fu_1085_p2 ret_V_11_fu_1129_p2 ret_V_12_fu_1173_p2 ret_V_13_fu_1217_p2 ret_V_14_fu_1261_p2 ret_V_15_fu_1305_p2 ret_V_16_fu_1349_p2 ret_V_17_fu_1393_p2 ret_V_18_fu_1437_p2 ret_V_19_fu_1481_p2 ret_V_20_fu_1525_p2 ret_V_21_fu_5322_p2 mac_muladd_8s_4ns_12s_13_4_1_U1 mac_muladd_8s_4ns_11s_13_4_1_U2 ret_V_25_fu_1609_p2 ret_V_27_fu_5354_p2 mac_muladd_8s_5s_12s_13_4_1_U3 mac_muladd_8s_5s_12s_13_4_1_U4 mac_muladd_8s_5s_12s_13_4_1_U5 mac_muladd_8s_5s_12s_13_4_1_U6 ret_V_40_fu_5451_p2 ret_V_41_fu_2069_p2 mac_muladd_8s_4ns_11s_13_4_1_U7 mac_muladd_8s_4ns_12s_13_4_1_U8 ret_V_46_fu_5494_p2 ret_V_47_fu_2189_p2 ret_V_48_fu_2233_p2 ret_V_49_fu_2277_p2 ret_V_50_fu_2321_p2 ret_V_51_fu_2365_p2 ret_V_52_fu_2409_p2 ret_V_53_fu_5526_p2 mac_muladd_8s_4ns_12s_13_4_1_U9 mac_muladd_8s_4ns_11s_13_4_1_U10 ret_V_57_fu_2493_p2 ret_V_59_fu_5558_p2 mac_muladd_8s_5s_12s_13_4_1_U11 mac_muladd_8s_5s_12s_13_4_1_U12 mac_muladd_8s_5s_12s_13_4_1_U13 mac_muladd_8s_5s_12s_13_4_1_U14 ret_V_72_fu_5655_p2 ret_V_73_fu_2953_p2 mac_muladd_8s_4ns_11s_13_4_1_U15 mac_muladd_8s_4ns_12s_13_4_1_U16 ret_V_78_fu_5698_p2 ret_V_79_fu_3073_p2 ret_V_80_fu_3117_p2 ret_V_81_fu_3161_p2 ret_V_82_fu_3205_p2 ret_V_83_fu_3249_p2 ret_V_84_fu_3293_p2 ret_V_85_fu_5730_p2 mac_muladd_8s_4ns_12s_13_4_1_U17 mac_muladd_8s_4ns_11s_13_4_1_U18 ret_V_89_fu_3377_p2 ret_V_91_fu_5762_p2 mac_muladd_8s_5s_12s_13_4_1_U19 mac_muladd_8s_5s_12s_13_4_1_U20 mac_muladd_8s_5s_12s_13_4_1_U21 mac_muladd_8s_5s_12s_13_4_1_U22 ret_V_120_fu_5859_p2 ret_V_121_fu_4637_p2 mac_muladd_8s_4ns_11s_13_4_1_U23 mac_muladd_8s_4ns_4ns_12_4_1_U24 add_ln46_fu_4761_p2 add_ln46_1_fu_4771_p2 add_ln49_1_fu_4797_p2 add_ln49_2_fu_4807_p2 add_ln49_3_fu_4813_p2 add_ln49_4_fu_4823_p2 add_ln49_5_fu_4833_p2 add_ln49_6_fu_5243_p2 add_ln49_7_fu_4839_p2 add_ln49_8_fu_4849_p2 add_ln49_9_fu_4859_p2 add_ln49_10_fu_4869_p2 add_ln49_11_fu_4879_p2 add_ln49_12_fu_4889_p2 add_ln49_13_fu_4899_p2 add_ln49_14_fu_5256_p2 add_ln49_15_fu_4905_p2 add_ln49_16_fu_4915_p2 add_ln49_17_fu_4925_p2 add_ln49_18_fu_4931_p2 mac_muladd_8s_4ns_12s_13_4_1_U1 add_ln49_20_fu_5903_p2 add_ln49_21_fu_5913_p2 mac_muladd_8s_4ns_11s_13_4_1_U2 add_ln49_24_fu_5922_p2 mac_muladd_8s_5s_12s_13_4_1_U3 mac_muladd_8s_5s_12s_13_4_1_U4 add_ln49_27_fu_5937_p2 add_ln49_28_fu_5947_p2 add_ln49_29_fu_6253_p2 add_ln49_30_fu_6263_p2 add_ln49_31_fu_4943_p2 add_ln49_32_fu_4953_p2 add_ln49_33_fu_4963_p2 add_ln49_34_fu_4969_p2 mac_muladd_8s_5s_12s_13_4_1_U5 add_ln49_36_fu_5962_p2 add_ln49_37_fu_5972_p2 mac_muladd_8s_5s_12s_13_4_1_U6 add_ln49_40_fu_5981_p2 mac_muladd_8s_4ns_11s_13_4_1_U7 mac_muladd_8s_4ns_12s_13_4_1_U8 add_ln49_43_fu_5996_p2 add_ln49_44_fu_6006_p2 add_ln49_45_fu_6279_p2 add_ln49_46_fu_4981_p2 add_ln49_47_fu_4991_p2 add_ln49_48_fu_5001_p2 add_ln49_49_fu_5007_p2 mac_muladd_8s_4ns_12s_13_4_1_U9 add_ln49_51_fu_6021_p2 add_ln49_52_fu_6031_p2 mac_muladd_8s_4ns_11s_13_4_1_U10 add_ln49_55_fu_6040_p2 mac_muladd_8s_5s_12s_13_4_1_U11 mac_muladd_8s_5s_12s_13_4_1_U12 add_ln49_58_fu_6055_p2 add_ln49_59_fu_6065_p2 add_ln49_60_fu_6295_p2 add_ln49_61_fu_6305_p2 add_ln49_62_fu_6315_p2 add_ln49_63_fu_5019_p2 add_ln49_64_fu_5029_p2 add_ln49_65_fu_5039_p2 add_ln49_66_fu_5045_p2 mac_muladd_8s_5s_12s_13_4_1_U13 add_ln49_68_fu_6080_p2 add_ln49_69_fu_6090_p2 mac_muladd_8s_5s_12s_13_4_1_U14 add_ln49_72_fu_6099_p2 mac_muladd_8s_4ns_11s_13_4_1_U15 mac_muladd_8s_4ns_12s_13_4_1_U16 add_ln49_75_fu_6114_p2 add_ln49_76_fu_6124_p2 add_ln49_77_fu_6327_p2 add_ln49_78_fu_5057_p2 add_ln49_79_fu_5067_p2 add_ln49_80_fu_5077_p2 add_ln49_81_fu_5083_p2 mac_muladd_8s_4ns_12s_13_4_1_U17 add_ln49_83_fu_6139_p2 add_ln49_84_fu_6149_p2 mac_muladd_8s_4ns_11s_13_4_1_U18 add_ln49_87_fu_6158_p2 mac_muladd_8s_5s_12s_13_4_1_U19 mac_muladd_8s_5s_12s_13_4_1_U20 add_ln49_90_fu_6173_p2 add_ln49_91_fu_6183_p2 add_ln49_92_fu_6343_p2 add_ln49_93_fu_6353_p2 add_ln49_94_fu_5095_p2 add_ln49_95_fu_5105_p2 add_ln49_96_fu_5115_p2 add_ln49_97_fu_5121_p2 add_ln49_98_fu_5131_p2 add_ln49_99_fu_5141_p2 add_ln49_100_fu_5268_p2 add_ln49_101_fu_5147_p2 add_ln49_102_fu_5157_p2 add_ln49_103_fu_5167_p2 add_ln49_104_fu_5173_p2 add_ln49_105_fu_5183_p2 add_ln49_106_fu_5193_p2 add_ln49_107_fu_5284_p2 add_ln49_108_fu_5294_p2 add_ln49_109_fu_5199_p2 add_ln49_110_fu_5209_p2 add_ln49_111_fu_5219_p2 add_ln49_112_fu_5225_p2 mac_muladd_8s_5s_12s_13_4_1_U21 add_ln49_114_fu_6198_p2 add_ln49_115_fu_6208_p2 mac_muladd_8s_5s_12s_13_4_1_U22 add_ln49_118_fu_6217_p2 mac_muladd_8s_4ns_11s_13_4_1_U23 mac_muladd_8s_4ns_4ns_12_4_1_U24 add_ln49_121_fu_6229_p2 add_ln49_122_fu_6238_p2 add_ln49_123_fu_6372_p2 add_ln49_124_fu_6382_p2 add_ln49_125_fu_6392_p2 acc_fu_6404_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fir</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.134</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>24</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>3225</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>4042</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_645_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_689_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_733_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_777_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_821_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_5_fu_865_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_6_fu_909_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_7_fu_953_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_8_fu_997_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_9_fu_1041_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_10_fu_1085_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_1129_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_12_fu_1173_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_13_fu_1217_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_14_fu_1261_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_15_fu_1305_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_16_fu_1349_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_1393_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_18_fu_1437_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_19_fu_1481_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_20_fu_1525_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_5322_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U1" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_25_fu_1609_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_27_fu_5354_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U3" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U4" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U5" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U6" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_40_fu_5451_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_41_fu_2069_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U7" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U8" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_46_fu_5494_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_47_fu_2189_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_48_fu_2233_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_49_fu_2277_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_50_fu_2321_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_51_fu_2365_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_52_fu_2409_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_53_fu_5526_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U9" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U10" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_57_fu_2493_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_59_fu_5558_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U11" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U12" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U13" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U14" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_72_fu_5655_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_73_fu_2953_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U15" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U16" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_78_fu_5698_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_79_fu_3073_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_80_fu_3117_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_81_fu_3161_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_82_fu_3205_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_83_fu_3249_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_84_fu_3293_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_85_fu_5730_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U17" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U18" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_89_fu_3377_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_91_fu_5762_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U19" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U20" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U21" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U22" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_120_fu_5859_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_121_fu_4637_p2" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U23" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="ret_V_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_4ns_12_4_1_U24" SOURCE="D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540" URAM="0" VARIABLE="mul_ln1540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_4761_p2" SOURCE="fir128_best/fir.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_4771_p2" SOURCE="fir128_best/fir.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_4797_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_4807_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_3_fu_4813_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_4_fu_4823_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_5_fu_4833_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_6_fu_5243_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_7_fu_4839_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_8_fu_4849_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_9_fu_4859_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_10_fu_4869_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_11_fu_4879_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_12_fu_4889_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_13_fu_4899_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_14_fu_5256_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_15_fu_4905_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_16_fu_4915_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_17_fu_4925_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_18_fu_4931_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U1" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_20_fu_5903_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_21_fu_5913_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_24_fu_5922_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U3" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U4" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_27_fu_5937_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_28_fu_5947_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_29_fu_6253_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_30_fu_6263_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_31_fu_4943_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_32_fu_4953_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_33_fu_4963_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_34_fu_4969_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U5" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_36_fu_5962_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_37_fu_5972_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U6" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_40_fu_5981_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U7" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U8" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_43_fu_5996_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_44_fu_6006_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_45_fu_6279_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_46_fu_4981_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_47_fu_4991_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_48_fu_5001_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_49_fu_5007_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U9" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_51_fu_6021_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_52_fu_6031_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U10" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_55_fu_6040_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U11" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U12" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_58_fu_6055_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_59_fu_6065_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_60_fu_6295_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_61_fu_6305_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_62_fu_6315_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_63_fu_5019_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_64_fu_5029_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_65_fu_5039_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_66_fu_5045_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U13" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_68_fu_6080_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_69_fu_6090_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U14" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_72_fu_6099_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U15" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U16" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_75_fu_6114_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_76_fu_6124_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_77_fu_6327_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_78_fu_5057_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_79_fu_5067_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_80_fu_5077_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_81_fu_5083_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_12s_13_4_1_U17" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_83_fu_6139_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_84_fu_6149_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U18" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_87_fu_6158_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U19" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U20" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_90_fu_6173_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_91_fu_6183_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_92_fu_6343_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_93_fu_6353_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_94_fu_5095_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_95_fu_5105_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_96_fu_5115_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_97_fu_5121_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_98_fu_5131_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_99_fu_5141_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_100_fu_5268_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_101_fu_5147_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_102_fu_5157_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_103_fu_5167_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_104_fu_5173_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_105_fu_5183_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_106_fu_5193_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_107_fu_5284_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_108_fu_5294_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_109_fu_5199_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_110_fu_5209_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_111_fu_5219_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_112_fu_5225_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U21" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_114_fu_6198_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_115_fu_6208_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_5s_12s_13_4_1_U22" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_118_fu_6217_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_11s_13_4_1_U23" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8s_4ns_4ns_12_4_1_U24" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_121_fu_6229_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_122_fu_6238_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_123_fu_6372_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_124_fu_6382_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_125_fu_6392_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="add_ln49_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="acc_fu_6404_p2" SOURCE="fir128_best/fir.cpp:49" URAM="0" VARIABLE="acc"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="y" index="0" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="y" name="y" usage="data" direction="out"/>
                <hwRef type="port" interface="y_ap_vld" name="y_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="x" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="x" name="x" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="y" type="data" busTypeName="data" protocol="ap_vld" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="y">DATA</portMap>
            </portMaps>
            <ports>
                <port>y</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="y"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="x" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="x">DATA</portMap>
            </portMaps>
            <ports>
                <port>x</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="x"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="x">ap_none, 32, , </column>
                    <column name="y">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="y">out, int*</column>
                    <column name="x">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="y">y, port, , </column>
                    <column name="y">y_ap_vld, port, , </column>
                    <column name="x">x, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="array_reshape" location="fir128_best/merge/directives.tcl:6" status="valid" parentFunction="fir" variable="c" isDirective="1" options="variable=c complete dim=1"/>
        <Pragma type="array_reshape" location="fir128_best/merge/directives.tcl:7" status="valid" parentFunction="fir" variable="shift_reg" isDirective="1" options="variable=shift_reg complete dim=1"/>
        <Pragma type="pipeline" location="fir128_best/merge/directives.tcl:9" status="valid" parentFunction="fir" variable="" isDirective="1" options=""/>
    </PragmaReport>
</profile>

