

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:17:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Col_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.830 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |       18|       18|         5|          2|          1|     8|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 7.40>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i4 [ 0, %0 ], [ %add_ln10, %Col_Loop ]" [pooling.cpp:10]   --->   Operation 12 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_5, %Col_Loop ]" [pooling.cpp:28]   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln13, %Col_Loop ]" [pooling.cpp:13]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln25_1, %Col_Loop ]" [pooling.cpp:25]   --->   Operation 15 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %c, %Col_Loop ]"   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 17 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln25 = or i2 %shl_ln25, 1" [pooling.cpp:25]   --->   Operation 18 'or' 'or_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i4 %indvar_flatten21, -8" [pooling.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.36ns)   --->   "%add_ln10 = add i4 1, %indvar_flatten21" [pooling.cpp:10]   --->   Operation 20 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Col_Loop" [pooling.cpp:10]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 22 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.62ns)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 24 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.62ns)   --->   "%select_ln28_5 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 25 'select' 'select_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_5 to i7" [pooling.cpp:28]   --->   Operation 26 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_7)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 27 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 28 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_7 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 29 'and' 'and_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_4" [pooling.cpp:13]   --->   Operation 30 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln25)   --->   "%or_ln25_1 = or i1 %and_ln28_7, %icmp_ln13" [pooling.cpp:25]   --->   Operation 31 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25 = select i1 %or_ln25_1, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 32 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 33 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.62ns)   --->   "%select_ln25_1 = select i1 %and_ln28_7, i2 %r, i2 %select_ln28_4" [pooling.cpp:25]   --->   Operation 34 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%or_ln25_2 = or i2 %shl_ln25_1, 1" [pooling.cpp:25]   --->   Operation 35 'or' 'or_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %select_ln25 to i1" [pooling.cpp:26]   --->   Operation 36 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %select_ln25, 1" [pooling.cpp:26]   --->   Operation 37 'shl' 'shl_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_2)   --->   "%select_ln28_6 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 38 'select' 'select_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25_2 = select i1 %and_ln28_7, i2 %shl_ln25_1, i2 %select_ln28_6" [pooling.cpp:25]   --->   Operation 39 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %select_ln25_2, i1 %trunc_ln26, i2 %select_ln28_5)" [pooling.cpp:28]   --->   Operation 40 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i5 %tmp_1 to i64" [pooling.cpp:28]   --->   Operation 41 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pooling.cpp:28]   --->   Operation 42 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln25_3)   --->   "%select_ln28_7 = select i1 %icmp_ln13, i2 1, i2 %or_ln25" [pooling.cpp:28]   --->   Operation 43 'select' 'select_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln25_3 = select i1 %and_ln28_7, i2 %or_ln25_2, i2 %select_ln28_7" [pooling.cpp:25]   --->   Operation 44 'select' 'select_ln25_3' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 45 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln26 = or i2 %shl_ln26, 1" [pooling.cpp:26]   --->   Operation 46 'or' 'or_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln25_2, i2 %or_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 47 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i5 %tmp_14 to i7" [pooling.cpp:28]   --->   Operation 48 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.36ns)   --->   "%add_ln28 = add i7 %zext_ln28_4, %zext_ln28_1" [pooling.cpp:28]   --->   Operation 49 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i7 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 50 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_5" [pooling.cpp:28]   --->   Operation 51 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %select_ln25_3, i2 %or_ln26, i1 false)" [pooling.cpp:28]   --->   Operation 52 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i5 %tmp_15 to i7" [pooling.cpp:28]   --->   Operation 53 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.36ns)   --->   "%add_ln28_1 = add i7 %zext_ln28_6, %zext_ln28_1" [pooling.cpp:28]   --->   Operation 54 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 55 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 56 [1/1] (1.36ns)   --->   "%add_ln13 = add i4 1, %indvar_flatten" [pooling.cpp:13]   --->   Operation 56 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.65ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i4 1, i4 %add_ln13" [pooling.cpp:13]   --->   Operation 57 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 34.8>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2(i2 %select_ln25_3, i1 %trunc_ln26, i2 %select_ln28_5)" [pooling.cpp:28]   --->   Operation 58 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i5 %tmp_13 to i64" [pooling.cpp:28]   --->   Operation 59 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 60 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 61 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 62 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 63 'partselect' 'tmp_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 64 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pooling.cpp:28]   --->   Operation 65 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 66 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 67 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (15.7ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_load, 0x3810000000000000" [pooling.cpp:28]   --->   Operation 68 'fcmp' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pooling.cpp:28]   --->   Operation 69 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_load, float 0x3810000000000000" [pooling.cpp:28]   --->   Operation 70 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 71 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 72 [1/1] (15.7ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pooling.cpp:28]   --->   Operation 72 'fcmp' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [2/2] (2.66ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pooling.cpp:28]   --->   Operation 73 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 74 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln25" [pooling.cpp:16]   --->   Operation 74 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 19.7>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_5 to i5" [pooling.cpp:28]   --->   Operation 75 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25_1, i1 false)" [pooling.cpp:35]   --->   Operation 76 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp to i4" [pooling.cpp:35]   --->   Operation 77 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 79 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 80 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 81 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 82 'partselect' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 83 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 84 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 85 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 86 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 87 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 88 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 89 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pooling.cpp:28]   --->   Operation 90 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pooling.cpp:28]   --->   Operation 91 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_load_1, float %select_ln28" [pooling.cpp:28]   --->   Operation 92 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/2] (2.66ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pooling.cpp:28]   --->   Operation 93 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_load_2 to i32" [pooling.cpp:28]   --->   Operation 94 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 95 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 96 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pooling.cpp:28]   --->   Operation 97 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 98 'partselect' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_4 to i23" [pooling.cpp:28]   --->   Operation 99 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 100 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 101 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 102 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.12ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pooling.cpp:28]   --->   Operation 103 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (1.48ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_4, 0" [pooling.cpp:28]   --->   Operation 104 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pooling.cpp:28]   --->   Operation 105 'or' 'or_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pooling.cpp:28]   --->   Operation 106 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (15.7ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_load_2, %select_ln28_1" [pooling.cpp:28]   --->   Operation 107 'fcmp' 'tmp_s' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pooling.cpp:28]   --->   Operation 108 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_load_2, float %select_ln28_1" [pooling.cpp:28]   --->   Operation 109 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln25 to i4" [pooling.cpp:35]   --->   Operation 110 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 111 'add' 'add_ln35' <Predicate = (!icmp_ln10)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 112 'bitconcatenate' 'tmp_25_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_25_cast, %zext_ln28" [pooling.cpp:35]   --->   Operation 113 'add' 'add_ln35_1' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i7 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 114 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_7" [pooling.cpp:28]   --->   Operation 115 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.66ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pooling.cpp:28]   --->   Operation 116 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 21.0>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @Filter_Loop_Row_Loop)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pooling.cpp:17]   --->   Operation 121 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [pooling.cpp:18]   --->   Operation 122 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 123 [1/2] (2.66ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pooling.cpp:28]   --->   Operation 123 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_load_3 to i32" [pooling.cpp:28]   --->   Operation 124 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 125 'partselect' 'tmp_10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_5 to i23" [pooling.cpp:28]   --->   Operation 126 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 127 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 128 'partselect' 'tmp_11' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_6 to i23" [pooling.cpp:28]   --->   Operation 129 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.12ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pooling.cpp:28]   --->   Operation 130 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (1.48ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_5, 0" [pooling.cpp:28]   --->   Operation 131 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pooling.cpp:28]   --->   Operation 132 'or' 'or_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (1.12ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pooling.cpp:28]   --->   Operation 133 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (1.48ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_6, 0" [pooling.cpp:28]   --->   Operation 134 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pooling.cpp:28]   --->   Operation 135 'or' 'or_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pooling.cpp:28]   --->   Operation 136 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (15.7ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_load_3, %select_ln28_2" [pooling.cpp:28]   --->   Operation 137 'fcmp' 'tmp_12' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pooling.cpp:28]   --->   Operation 138 'and' 'and_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_load_3, float %select_ln28_2" [pooling.cpp:28]   --->   Operation 139 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 140 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 141 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (1.42ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 142 'store' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2) nounwind" [pooling.cpp:36]   --->   Operation 143 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 144 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 145 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln10             (br               ) [ 01111110]
indvar_flatten21    (phi              ) [ 00100000]
f_0                 (phi              ) [ 00100000]
indvar_flatten      (phi              ) [ 00100000]
r_0                 (phi              ) [ 00100000]
c_0                 (phi              ) [ 00100000]
shl_ln25            (shl              ) [ 00000000]
or_ln25             (or               ) [ 00000000]
icmp_ln10           (icmp             ) [ 00111110]
add_ln10            (add              ) [ 01111110]
br_ln10             (br               ) [ 00000000]
f                   (add              ) [ 00000000]
icmp_ln13           (icmp             ) [ 00000000]
select_ln28_4       (select           ) [ 00000000]
select_ln28_5       (select           ) [ 01111110]
zext_ln28_1         (zext             ) [ 00000000]
xor_ln28            (xor              ) [ 00000000]
icmp_ln16           (icmp             ) [ 00000000]
and_ln28_7          (and              ) [ 00000000]
r                   (add              ) [ 00000000]
or_ln25_1           (or               ) [ 00000000]
select_ln25         (select           ) [ 00111000]
shl_ln25_1          (shl              ) [ 00000000]
select_ln25_1       (select           ) [ 01111110]
or_ln25_2           (or               ) [ 00000000]
trunc_ln26          (trunc            ) [ 00010000]
shl_ln26            (shl              ) [ 00000000]
select_ln28_6       (select           ) [ 00000000]
select_ln25_2       (select           ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
zext_ln28_2         (zext             ) [ 00000000]
conv_1_out_addr     (getelementptr    ) [ 00010000]
select_ln28_7       (select           ) [ 00000000]
select_ln25_3       (select           ) [ 00010000]
or_ln26             (or               ) [ 00000000]
tmp_14              (bitconcatenate   ) [ 00000000]
zext_ln28_4         (zext             ) [ 00000000]
add_ln28            (add              ) [ 00000000]
zext_ln28_5         (zext             ) [ 00000000]
conv_1_out_addr_1   (getelementptr    ) [ 00010000]
tmp_15              (bitconcatenate   ) [ 00000000]
zext_ln28_6         (zext             ) [ 00000000]
add_ln28_1          (add              ) [ 00111100]
add_ln13            (add              ) [ 00000000]
select_ln13         (select           ) [ 01111110]
tmp_13              (bitconcatenate   ) [ 00000000]
zext_ln28_3         (zext             ) [ 00000000]
conv_1_out_addr_2   (getelementptr    ) [ 00101000]
conv_1_out_load     (load             ) [ 00000000]
bitcast_ln28        (bitcast          ) [ 00000000]
tmp_3               (partselect       ) [ 00000000]
trunc_ln28          (trunc            ) [ 00000000]
icmp_ln28           (icmp             ) [ 00000000]
icmp_ln28_1         (icmp             ) [ 00000000]
or_ln28             (or               ) [ 00000000]
tmp_4               (fcmp             ) [ 00000000]
and_ln28            (and              ) [ 00000000]
select_ln28         (select           ) [ 00101000]
conv_1_out_load_1   (load             ) [ 00101000]
tmp_7               (fcmp             ) [ 00101000]
c                   (add              ) [ 01111110]
zext_ln28           (zext             ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
zext_ln35           (zext             ) [ 00000000]
bitcast_ln28_1      (bitcast          ) [ 00000000]
tmp_5               (partselect       ) [ 00000000]
trunc_ln28_1        (trunc            ) [ 00000000]
bitcast_ln28_2      (bitcast          ) [ 00000000]
tmp_6               (partselect       ) [ 00000000]
trunc_ln28_2        (trunc            ) [ 00000000]
icmp_ln28_2         (icmp             ) [ 00000000]
icmp_ln28_3         (icmp             ) [ 00000000]
or_ln28_1           (or               ) [ 00000000]
icmp_ln28_4         (icmp             ) [ 00000000]
icmp_ln28_5         (icmp             ) [ 00000000]
or_ln28_2           (or               ) [ 00000000]
and_ln28_1          (and              ) [ 00000000]
and_ln28_2          (and              ) [ 00000000]
select_ln28_1       (select           ) [ 00000000]
conv_1_out_load_2   (load             ) [ 00000000]
bitcast_ln28_3      (bitcast          ) [ 00000000]
tmp_8               (partselect       ) [ 00000000]
trunc_ln28_3        (trunc            ) [ 00000000]
bitcast_ln28_4      (bitcast          ) [ 00000000]
tmp_9               (partselect       ) [ 00000000]
trunc_ln28_4        (trunc            ) [ 00000000]
icmp_ln28_6         (icmp             ) [ 00000000]
icmp_ln28_7         (icmp             ) [ 00000000]
or_ln28_3           (or               ) [ 00000000]
icmp_ln28_8         (icmp             ) [ 00000000]
icmp_ln28_9         (icmp             ) [ 00000000]
or_ln28_4           (or               ) [ 00000000]
and_ln28_3          (and              ) [ 00000000]
tmp_s               (fcmp             ) [ 00000000]
and_ln28_4          (and              ) [ 00000000]
select_ln28_2       (select           ) [ 00110110]
zext_ln35_1         (zext             ) [ 00000000]
add_ln35            (add              ) [ 00000000]
tmp_25_cast         (bitconcatenate   ) [ 00000000]
add_ln35_1          (add              ) [ 00110110]
zext_ln28_7         (zext             ) [ 00000000]
conv_1_out_addr_3   (getelementptr    ) [ 00100010]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00000000]
specpipeline_ln18   (specpipeline     ) [ 00000000]
conv_1_out_load_3   (load             ) [ 00000000]
bitcast_ln28_5      (bitcast          ) [ 00000000]
tmp_10              (partselect       ) [ 00000000]
trunc_ln28_5        (trunc            ) [ 00000000]
bitcast_ln28_6      (bitcast          ) [ 00000000]
tmp_11              (partselect       ) [ 00000000]
trunc_ln28_6        (trunc            ) [ 00000000]
icmp_ln28_10        (icmp             ) [ 00000000]
icmp_ln28_11        (icmp             ) [ 00000000]
or_ln28_5           (or               ) [ 00000000]
icmp_ln28_12        (icmp             ) [ 00000000]
icmp_ln28_13        (icmp             ) [ 00000000]
or_ln28_6           (or               ) [ 00000000]
and_ln28_5          (and              ) [ 00000000]
tmp_12              (fcmp             ) [ 00000000]
and_ln28_6          (and              ) [ 00000000]
select_ln28_3       (select           ) [ 00000000]
zext_ln35_2         (zext             ) [ 00000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000]
store_ln35          (store            ) [ 00000000]
empty_4             (specregionend    ) [ 00000000]
br_ln0              (br               ) [ 01111110]
ret_ln39            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Row_Loop"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_st"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="conv_1_out_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="5" slack="0"/>
<pin id="80" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="96" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="97" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
<pin id="99" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/2 conv_1_out_load_1/2 conv_1_out_load_2/3 conv_1_out_load_3/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv_1_out_addr_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="conv_1_out_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="5" slack="0"/>
<pin id="105" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_2/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="conv_1_out_addr_3_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_3/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_1_out_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln35_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten21_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="1"/>
<pin id="132" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten21_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="4" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="f_0_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="1"/>
<pin id="143" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="f_0_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="2" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_flatten_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="r_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="2" slack="1"/>
<pin id="165" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="r_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="2" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="c_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="2" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/3 tmp_s/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/3 tmp_12/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln25_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln25_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln10_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="4" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="add_ln10_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="f_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="2" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln13_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="select_ln28_4_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="2" slack="0"/>
<pin id="236" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln28_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="0" index="2" bw="2" slack="0"/>
<pin id="244" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_5/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln28_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="xor_ln28_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln16_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="2" slack="0"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="and_ln28_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_7/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="2" slack="0"/>
<pin id="273" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln25_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="select_ln25_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="2" slack="0"/>
<pin id="286" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="shl_ln25_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln25_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="2" slack="0"/>
<pin id="299" dir="0" index="2" bw="2" slack="0"/>
<pin id="300" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="or_ln25_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_2/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln26_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="shl_ln26_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln28_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_6/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln25_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="0" index="2" bw="2" slack="0"/>
<pin id="332" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="0" index="3" bw="2" slack="0"/>
<pin id="341" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln28_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln28_7_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="2" slack="0"/>
<pin id="355" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_7/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln25_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="0" index="2" bw="2" slack="0"/>
<pin id="363" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="or_ln26_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_14_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="0" index="1" bw="2" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln28_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln28_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln28_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="6" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_5/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_15_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="2" slack="0"/>
<pin id="401" dir="0" index="2" bw="2" slack="0"/>
<pin id="402" dir="0" index="3" bw="1" slack="0"/>
<pin id="403" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln28_6_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_6/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln28_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln13_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln13_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="4" slack="0"/>
<pin id="428" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_13_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="0" index="1" bw="2" slack="1"/>
<pin id="435" dir="0" index="2" bw="1" slack="1"/>
<pin id="436" dir="0" index="3" bw="2" slack="1"/>
<pin id="437" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln28_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="0"/>
<pin id="441" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="bitcast_ln28_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_3_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="32" slack="0"/>
<pin id="451" dir="0" index="2" bw="6" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="trunc_ln28_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="icmp_ln28_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln28_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="23" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln28_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln28_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln28_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="c_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="1"/>
<pin id="498" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln28_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="2"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="tmp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="2"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln35_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="bitcast_ln28_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="1"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_5_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="32" slack="0"/>
<pin id="520" dir="0" index="2" bw="6" slack="0"/>
<pin id="521" dir="0" index="3" bw="6" slack="0"/>
<pin id="522" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln28_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="bitcast_ln28_2_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_6_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="0"/>
<pin id="536" dir="0" index="1" bw="32" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="0" index="3" bw="6" slack="0"/>
<pin id="539" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln28_2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="icmp_ln28_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="icmp_ln28_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="23" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="or_ln28_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln28_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln28_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="23" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="or_ln28_2_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="and_ln28_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="and_ln28_2_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="1"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln28_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="1"/>
<pin id="598" dir="0" index="2" bw="32" slack="1"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="bitcast_ln28_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_8_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln28_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="bitcast_ln28_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="tmp_9_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="6" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln28_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln28_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln28_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="23" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="or_ln28_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="1" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln28_8_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="8" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln28_9_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="23" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln28_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="and_ln28_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="680" class="1004" name="and_ln28_4_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln28_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="0"/>
<pin id="690" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln35_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="2"/>
<pin id="696" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add_ln35_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="0" index="1" bw="2" slack="0"/>
<pin id="700" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_25_cast_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="5" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/4 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln35_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="5" slack="0"/>
<pin id="713" dir="0" index="1" bw="2" slack="0"/>
<pin id="714" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln28_7_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="6" slack="3"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_7/5 "/>
</bind>
</comp>

<comp id="721" class="1004" name="bitcast_ln28_5_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_10_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="0" index="3" bw="6" slack="0"/>
<pin id="730" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="trunc_ln28_5_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="0"/>
<pin id="737" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="bitcast_ln28_6_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="2"/>
<pin id="741" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="tmp_11_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="0"/>
<pin id="744" dir="0" index="1" bw="32" slack="0"/>
<pin id="745" dir="0" index="2" bw="6" slack="0"/>
<pin id="746" dir="0" index="3" bw="6" slack="0"/>
<pin id="747" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="752" class="1004" name="trunc_ln28_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln28_10_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="8" slack="0"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="icmp_ln28_11_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="23" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/6 "/>
</bind>
</comp>

<comp id="768" class="1004" name="or_ln28_5_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="icmp_ln28_12_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="8" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="icmp_ln28_13_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="23" slack="0"/>
<pin id="782" dir="0" index="1" bw="1" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/6 "/>
</bind>
</comp>

<comp id="786" class="1004" name="or_ln28_6_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="1" slack="0"/>
<pin id="788" dir="0" index="1" bw="1" slack="0"/>
<pin id="789" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/6 "/>
</bind>
</comp>

<comp id="792" class="1004" name="and_ln28_5_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/6 "/>
</bind>
</comp>

<comp id="798" class="1004" name="and_ln28_6_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="select_ln28_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="2"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="zext_ln35_2_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="2"/>
<pin id="814" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/6 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln10_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="820" class="1005" name="add_ln10_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="825" class="1005" name="select_ln28_5_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_5 "/>
</bind>
</comp>

<comp id="832" class="1005" name="select_ln25_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="2" slack="1"/>
<pin id="834" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25 "/>
</bind>
</comp>

<comp id="838" class="1005" name="select_ln25_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="0"/>
<pin id="840" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="844" class="1005" name="trunc_ln26_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="1" slack="1"/>
<pin id="846" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="849" class="1005" name="conv_1_out_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="1"/>
<pin id="851" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="select_ln25_3_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="2" slack="1"/>
<pin id="856" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="859" class="1005" name="conv_1_out_addr_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="1"/>
<pin id="861" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="add_ln28_1_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="7" slack="3"/>
<pin id="866" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="869" class="1005" name="select_ln13_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="874" class="1005" name="conv_1_out_addr_2_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="1"/>
<pin id="876" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_2 "/>
</bind>
</comp>

<comp id="879" class="1005" name="select_ln28_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="885" class="1005" name="conv_1_out_load_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="1"/>
<pin id="887" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load_1 "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_7_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="896" class="1005" name="c_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="2" slack="1"/>
<pin id="898" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="901" class="1005" name="select_ln28_2_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="2"/>
<pin id="903" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln35_1_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="5" slack="2"/>
<pin id="910" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="913" class="1005" name="conv_1_out_addr_3_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="1"/>
<pin id="915" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="89" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="83" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="83" pin="7"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="167" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="134" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="134" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="145" pin="4"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="156" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="167" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="226" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="220" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="145" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="226" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="178" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="252" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="14" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="232" pin="3"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="264" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="226" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="276" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="178" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="270" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="14" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="264" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="270" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="232" pin="3"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="290" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="14" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="282" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="282" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="14" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="226" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="12" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="196" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="264" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="290" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="320" pin="3"/><net_sink comp="328" pin=2"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="310" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="240" pin="3"/><net_sink comp="336" pin=3"/></net>

<net id="349"><net_src comp="336" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="356"><net_src comp="226" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="202" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="264" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="304" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="351" pin="3"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="314" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="328" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="367" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="32" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="373" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="248" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="359" pin="3"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="367" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="248" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="18" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="156" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="226" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="18" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="26" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="447"><net_src comp="83" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="34" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="36" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="38" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="461"><net_src comp="444" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="448" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="458" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="42" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="462" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="185" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="83" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="494"><net_src comp="486" pin="3"/><net_sink comp="191" pin=1"/></net>

<net id="499"><net_src comp="14" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="508"><net_src comp="46" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="32" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="513"><net_src comp="503" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="523"><net_src comp="34" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="514" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="36" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="38" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="514" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="540"><net_src comp="34" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="36" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="534" pin=3"/></net>

<net id="547"><net_src comp="531" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="517" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="527" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="42" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="548" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="534" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="576"><net_src comp="544" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="566" pin="2"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="560" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="578" pin="2"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="600"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="601"><net_src comp="595" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="605"><net_src comp="83" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="612"><net_src comp="34" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="602" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="36" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="38" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="602" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="595" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="630"><net_src comp="34" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="632"><net_src comp="36" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="637"><net_src comp="620" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="606" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="40" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="616" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="42" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="638" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="624" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="40" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="634" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="42" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="656" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="650" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="185" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="83" pin="3"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="595" pin="3"/><net_sink comp="686" pin=2"/></net>

<net id="701"><net_src comp="510" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="694" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="48" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="697" pin="2"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="32" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="703" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="500" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="717" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="724"><net_src comp="83" pin="7"/><net_sink comp="721" pin=0"/></net>

<net id="731"><net_src comp="34" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="36" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="38" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="721" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="748"><net_src comp="34" pin="0"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="739" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="36" pin="0"/><net_sink comp="742" pin=2"/></net>

<net id="751"><net_src comp="38" pin="0"/><net_sink comp="742" pin=3"/></net>

<net id="755"><net_src comp="739" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="760"><net_src comp="725" pin="4"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="40" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="735" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="42" pin="0"/><net_sink comp="762" pin=1"/></net>

<net id="772"><net_src comp="762" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="742" pin="4"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="40" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="784"><net_src comp="752" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="785"><net_src comp="42" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="790"><net_src comp="780" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="791"><net_src comp="774" pin="2"/><net_sink comp="786" pin=1"/></net>

<net id="796"><net_src comp="768" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="786" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="191" pin="2"/><net_sink comp="798" pin=1"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="83" pin="7"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="804" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="815"><net_src comp="812" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="819"><net_src comp="208" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="214" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="828"><net_src comp="240" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="432" pin=3"/></net>

<net id="831"><net_src comp="825" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="835"><net_src comp="282" pin="3"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="841"><net_src comp="296" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="847"><net_src comp="310" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="852"><net_src comp="76" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="857"><net_src comp="359" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="862"><net_src comp="89" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="867"><net_src comp="412" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="872"><net_src comp="424" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="877"><net_src comp="101" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="882"><net_src comp="486" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="888"><net_src comp="83" pin="7"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="894"><net_src comp="191" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="899"><net_src comp="495" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="904"><net_src comp="686" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="907"><net_src comp="901" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="911"><net_src comp="711" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="916"><net_src comp="109" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="83" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		shl_ln25 : 1
		or_ln25 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_4 : 2
		select_ln28_5 : 2
		zext_ln28_1 : 3
		xor_ln28 : 2
		icmp_ln16 : 1
		and_ln28_7 : 2
		r : 3
		or_ln25_1 : 2
		select_ln25 : 2
		shl_ln25_1 : 4
		select_ln25_1 : 2
		or_ln25_2 : 4
		trunc_ln26 : 3
		shl_ln26 : 3
		select_ln28_6 : 1
		select_ln25_2 : 4
		tmp_1 : 4
		zext_ln28_2 : 5
		conv_1_out_addr : 6
		select_ln28_7 : 1
		select_ln25_3 : 4
		conv_1_out_load : 7
		or_ln26 : 3
		tmp_14 : 3
		zext_ln28_4 : 4
		add_ln28 : 5
		zext_ln28_5 : 6
		conv_1_out_addr_1 : 7
		tmp_15 : 3
		zext_ln28_6 : 4
		add_ln28_1 : 5
		conv_1_out_load_1 : 8
		add_ln13 : 1
		select_ln13 : 2
	State 3
		zext_ln28_3 : 1
		conv_1_out_addr_2 : 2
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		tmp_7 : 5
		conv_1_out_load_2 : 3
	State 4
		zext_ln35 : 1
		tmp_5 : 1
		trunc_ln28_1 : 1
		tmp_6 : 1
		trunc_ln28_2 : 1
		icmp_ln28_2 : 2
		icmp_ln28_3 : 2
		or_ln28_1 : 3
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 3
		and_ln28_2 : 3
		select_ln28_1 : 3
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_3 : 2
		bitcast_ln28_4 : 4
		tmp_9 : 5
		trunc_ln28_4 : 5
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 6
		icmp_ln28_9 : 6
		or_ln28_4 : 7
		and_ln28_3 : 7
		tmp_s : 4
		and_ln28_4 : 7
		select_ln28_2 : 7
		add_ln35 : 2
		tmp_25_cast : 3
		add_ln35_1 : 4
	State 5
		conv_1_out_addr_3 : 1
		conv_1_out_load_3 : 2
	State 6
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_5 : 2
		tmp_11 : 1
		trunc_ln28_6 : 1
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 2
		icmp_ln28_13 : 2
		or_ln28_6 : 3
		and_ln28_5 : 4
		tmp_12 : 1
		and_ln28_6 : 4
		select_ln28_3 : 4
		max_pool_1_out_addr : 1
		store_ln35 : 5
		empty_4 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_208   |    0    |    0    |    9    |
|          |   icmp_ln13_fu_226   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_258   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_462   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_468  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_548  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_554  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_566  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_572  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_638  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_644  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_656  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_662  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_756 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_762 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_774 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_780 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_4_fu_232 |    0    |    0    |    2    |
|          | select_ln28_5_fu_240 |    0    |    0    |    2    |
|          |  select_ln25_fu_282  |    0    |    0    |    2    |
|          | select_ln25_1_fu_296 |    0    |    0    |    2    |
|          | select_ln28_6_fu_320 |    0    |    0    |    2    |
|          | select_ln25_2_fu_328 |    0    |    0    |    2    |
|  select  | select_ln28_7_fu_351 |    0    |    0    |    2    |
|          | select_ln25_3_fu_359 |    0    |    0    |    2    |
|          |  select_ln13_fu_424  |    0    |    0    |    4    |
|          |  select_ln28_fu_486  |    0    |    0    |    32   |
|          | select_ln28_1_fu_595 |    0    |    0    |    32   |
|          | select_ln28_2_fu_686 |    0    |    0    |    32   |
|          | select_ln28_3_fu_804 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_185      |    0    |    0    |    66   |
|          |      grp_fu_191      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_214   |    0    |    0    |    13   |
|          |       f_fu_220       |    0    |    0    |    10   |
|          |       r_fu_270       |    0    |    0    |    10   |
|          |    add_ln28_fu_387   |    0    |    0    |    15   |
|    add   |   add_ln28_1_fu_412  |    0    |    0    |    15   |
|          |    add_ln13_fu_418   |    0    |    0    |    13   |
|          |       c_fu_495       |    0    |    0    |    10   |
|          |    add_ln35_fu_697   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_711  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln25_fu_202    |    0    |    0    |    0    |
|          |   or_ln25_1_fu_276   |    0    |    0    |    2    |
|          |   or_ln25_2_fu_304   |    0    |    0    |    0    |
|          |    or_ln26_fu_367    |    0    |    0    |    0    |
|          |    or_ln28_fu_474    |    0    |    0    |    2    |
|    or    |   or_ln28_1_fu_560   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_578   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_650   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_668   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_768   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_786   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_7_fu_264  |    0    |    0    |    2    |
|          |    and_ln28_fu_480   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_584  |    0    |    0    |    2    |
|    and   |   and_ln28_2_fu_590  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_674  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_680  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_792  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_798  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_252   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_196   |    0    |    0    |    0    |
|    shl   |   shl_ln25_1_fu_290  |    0    |    0    |    0    |
|          |    shl_ln26_fu_314   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln28_1_fu_248  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_346  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_383  |    0    |    0    |    0    |
|          |  zext_ln28_5_fu_393  |    0    |    0    |    0    |
|          |  zext_ln28_6_fu_408  |    0    |    0    |    0    |
|   zext   |  zext_ln28_3_fu_439  |    0    |    0    |    0    |
|          |   zext_ln28_fu_500   |    0    |    0    |    0    |
|          |   zext_ln35_fu_510   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_694  |    0    |    0    |    0    |
|          |  zext_ln28_7_fu_717  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_812  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln26_fu_310  |    0    |    0    |    0    |
|          |   trunc_ln28_fu_458  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_527 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_2_fu_544 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_616 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_634 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_735 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_752 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_336     |    0    |    0    |    0    |
|          |     tmp_14_fu_373    |    0    |    0    |    0    |
|bitconcatenate|     tmp_15_fu_398    |    0    |    0    |    0    |
|          |     tmp_13_fu_432    |    0    |    0    |    0    |
|          |      tmp_fu_503      |    0    |    0    |    0    |
|          |  tmp_25_cast_fu_703  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_3_fu_448     |    0    |    0    |    0    |
|          |     tmp_5_fu_517     |    0    |    0    |    0    |
|          |     tmp_6_fu_534     |    0    |    0    |    0    |
|partselect|     tmp_8_fu_606     |    0    |    0    |    0    |
|          |     tmp_9_fu_624     |    0    |    0    |    0    |
|          |     tmp_10_fu_725    |    0    |    0    |    0    |
|          |     tmp_11_fu_742    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   656   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_820    |    4   |
|    add_ln28_1_reg_864   |    7   |
|    add_ln35_1_reg_908   |    5   |
|       c_0_reg_174       |    2   |
|        c_reg_896        |    2   |
|conv_1_out_addr_1_reg_859|    5   |
|conv_1_out_addr_2_reg_874|    5   |
|conv_1_out_addr_3_reg_913|    5   |
| conv_1_out_addr_reg_849 |    5   |
|conv_1_out_load_1_reg_885|   32   |
|       f_0_reg_141       |    2   |
|    icmp_ln10_reg_816    |    1   |
| indvar_flatten21_reg_130|    4   |
|  indvar_flatten_reg_152 |    4   |
|       r_0_reg_163       |    2   |
|   select_ln13_reg_869   |    4   |
|  select_ln25_1_reg_838  |    2   |
|  select_ln25_3_reg_854  |    2   |
|   select_ln25_reg_832   |    2   |
|  select_ln28_2_reg_901  |   32   |
|  select_ln28_5_reg_825  |    2   |
|   select_ln28_reg_879   |   32   |
|      tmp_7_reg_891      |    1   |
|    trunc_ln26_reg_844   |    1   |
+-------------------------+--------+
|          Total          |   163  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_83 |  p2  |   4  |   0  |    0   ||    21   |
|    grp_fu_185    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_191    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  4.958  ||    60   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   656  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   60   |
|  Register |    -   |    -   |   163  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   163  |   716  |
+-----------+--------+--------+--------+--------+
