cscope 15 $HOME/Git/wgs/Open-source/UCOSIII 3.04/Micrium/Software               0001430058
	@EvalBoards/ST/STM32F429II-SK/BSP/IAR/cstartup.c

32 
	~<udes.h
>

48 
CPU_FNCT_VOID
 
	mFn
;

49 *
	mP
;

50 } 
	tAPP_INTVECT_ELEM
;

72 #agm
nguage
=
exnded


73 #agm
gmt
="CSTACK"

75 
A_Ret_ISR
 ();

77 
A_NMI_ISR
 ();

79 
A_Fau_ISR
 ();

81 
A_BusFau_ISR
 ();

83 
A_UgeFau_ISR
 ();

85 
A_MemFau_ISR
 ();

87 
A_Spurious_ISR
 ();

89 
__r_ogm_t
 ();

112 
__ro
 cڡ 
APP_INTVECT_ELEM
 
	g__ve_b
[] @ ".intvec" = {

113 { .
P
 = (*)
__s
( "CSTACK" )},

114 
	gA_Ret_ISR
,

115 
	gA_NMI_ISR
,

116 
	gA_Fau_ISR
,

117 
	gA_MemFau_ISR
,

118 
	gA_BusFau_ISR
,

119 
	gA_UgeFau_ISR
,

120 
	gA_Spurious_ISR
,

121 
	gA_Spurious_ISR
,

122 
	gA_Spurious_ISR
,

123 
	gA_Spurious_ISR
,

124 
	gA_Spurious_ISR
,

125 
	gA_Spurious_ISR
,

126 
	gA_Spurious_ISR
,

127 
	gOS_CPU_PdSVHdr
,

128 
	gOS_CPU_SysTickHdr
,

130 
	gBSP_IHdrWWDG
,

131 
	gBSP_IHdrPVD
,

132 
	gBSP_IHdrTAMP_STAMP
,

133 
	gBSP_IHdrRTC_WKUP
,

134 
	gBSP_IHdrFLASH
,

135 
	gBSP_IHdrRCC
,

136 
	gBSP_IHdrEXTI0
,

137 
	gBSP_IHdrEXTI1
,

138 
	gBSP_IHdrEXTI2
,

139 
	gBSP_IHdrEXTI3
,

140 
	gBSP_IHdrEXTI4
,

141 
	gBSP_IHdrDMA1_CH0
,

142 
	gBSP_IHdrDMA1_CH1
,

143 
	gBSP_IHdrDMA1_CH2
,

144 
	gBSP_IHdrDMA1_CH3
,

145 
	gBSP_IHdrDMA1_CH4
,

146 
	gBSP_IHdrDMA1_CH5
,

147 
	gBSP_IHdrDMA1_CH6
,

148 
	gBSP_IHdrADC
,

149 
	gBSP_IHdrCAN1_TX
,

150 
	gBSP_IHdrCAN1_RX0
,

151 
	gBSP_IHdrCAN1_RX1
,

152 
	gBSP_IHdrCAN1_SCE
,

153 
	gBSP_IHdrEXTI9_5
,

154 
	gBSP_IHdrTIM1_BRK_TIM9
,

155 
	gBSP_IHdrTIM1_UP_TIM10
,

156 
	gBSP_IHdrTIM1_TRG_COM_TIM11
,

159 
	gBSP_IHdrTIM1_CC
,

160 
	gBSP_IHdrTIM2
,

161 
	gBSP_IHdrTIM3
,

162 
	gBSP_IHdrTIM4
,

163 
	gBSP_IHdrI2C1_EV
,

164 
	gBSP_IHdrI2C1_ER
,

165 
	gBSP_IHdrI2C2_EV
,

166 
	gBSP_IHdrI2C2_ER
,

167 
	gBSP_IHdrSPI1
,

168 
	gBSP_IHdrSPI2
,

169 
	gBSP_IHdrUSART1
,

170 
	gBSP_IHdrUSART2
,

171 
	gBSP_IHdrUSART3
,

172 
	gBSP_IHdrEXTI15_10
,

173 
	gBSP_IHdrRTCArm
,

174 
	gBSP_IHdrOTG_FS_WKUP
,

175 
	gBSP_IHdrTIM8_BRK_TIM12
,

176 
	gBSP_IHdrTIM8_UP_TIM13
,

177 
	gBSP_IHdrTIM8_TRG_COM_TIM14
,

178 
	gBSP_IHdrTIM8_CC
,

179 
	gBSP_IHdrDMA1_STREAM7
,

180 
	gBSP_IHdrFSMC
,

181 
	gBSP_IHdrSDIO
,

182 
	gBSP_IHdrTIM5
,

183 
	gBSP_IHdrSPI3
,

184 
	gBSP_IHdrUSART4
,

185 
	gBSP_IHdrUSART5
,

186 
	gBSP_IHdrTIM6_DAC
,

189 
	gBSP_IHdrTIM7
,

190 
	gBSP_IHdrDMA2_CH0
,

191 
	gBSP_IHdrDMA2_CH1
,

192 
	gBSP_IHdrDMA2_CH2
,

193 
	gBSP_IHdrDMA2_CH3
,

194 
	gBSP_IHdrDMA2_CH4
,

195 
	gBSP_IHdrETH
,

196 
	gBSP_IHdrETHWakeup
,

197 
	gBSP_IHdrCAN2_TX
,

198 
	gBSP_IHdrCAN2_RX0
,

199 
	gBSP_IHdrCAN2_RX1
,

200 
	gBSP_IHdrCAN2_SCE
,

201 
	gBSP_IHdrOTG_FS
,

202 
	gBSP_IHdrDMA2_CH5
,

203 
	gBSP_IHdrDMA2_CH6
,

204 
	gBSP_IHdrDMA2_CH7
,

205 
	gBSP_IHdrUSART6
,

206 
	gBSP_IHdrI2C3_EV
,

207 
	gBSP_IHdrI2C3_ER
,

208 
	gBSP_IHdrOTG_HS_EP1_OUT
,

209 
	gBSP_IHdrOTG_HS_EP1_IN
,

210 
	gBSP_IHdrOTG_HS_WKUP
,

211 
	gBSP_IHdrOTG_HS
,

212 
	gBSP_IHdrDCMI
,

213 
	gBSP_IHdrCRYP
,

214 
	gBSP_IHdrHASH_RNG
,

215 
	gBSP_IHdrFPU
,

216 
	gBSP_IHdrUART7
,

217 
	gBSP_IHdrUART8
,

218 
	gBSP_IHdrSPI4
,

219 
	gBSP_IHdrSPI5
,

220 
	gBSP_IHdrSPI6
,

221 
	gBSP_IHdrSAI1
,

222 
	gBSP_IHdrLTDC
,

223 
	gBSP_IHdrLTDC_ER
,

224 
	gBSP_IHdrDMA2D


244 
	$A_Ret_ISR
 ()

246 #i
__ARMVFP__


247 
CPU_REG_NVIC_CPACR
 = 
CPU_REG_NVIC_CPACR_CP10_FULL_ACCESS
 | 
CPU_REG_NVIC_CPACR_CP11_FULL_ACCESS
;

249 
	`DEF_BIT_CLR
(
CPU_REG_SCB_FPCCR
, 
DEF_BIT_31
);

250 
	`DEF_BIT_CLR
(
CPU_REG_SCB_FPCCR
, 
DEF_BIT_30
);

253 
	`__r_ogm_t
();

254 
	}
}

273 
	$A_NMI_ISR
 ()

275 
DEF_TRUE
) {

278 
	}
}

297 
	$A_Fau_ISR
 ()

299 
DEF_TRUE
) {

302 
	}
}

321 
	$A_BusFau_ISR
 ()

323 
DEF_TRUE
) {

326 
	}
}

345 
	$A_UgeFau_ISR
 ()

347 
DEF_TRUE
) {

350 
	}
}

369 
	$A_MemFau_ISR
 ()

371 
DEF_TRUE
) {

374 
	}
}

393 
	$A_Spurious_ISR
 ()

395 
DEF_TRUE
) {

398 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/misc.h

24 #ide
__MISC_H


25 
	#__MISC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut8_t
 
NVIC_IRQChl
;

55 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

60 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

65 
FuniڮS
 
NVIC_IRQChlCmd
;

68 } 
	tNVIC_InTyDef
;

80 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

81 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

82 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

83 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

92 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

93 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

94 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

95 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

96 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

97 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

106 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

108 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

110 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

112 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

114 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

117 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

118 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

119 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

120 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

121 ((
GROUP
=
NVIC_PriܙyGroup_4
))

123 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

125 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

127 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

137 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

138 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

139 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

140 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

152 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

153 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

154 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

155 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

156 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

158 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_adc.h

24 #ide
__STM32F4xx_ADC_H


25 
	#__STM32F4xx_ADC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
ADC_Resuti
;

51 
FuniڮS
 
ADC_SnCvMode
;

55 
FuniڮS
 
ADC_CtuousCvMode
;

58 
ut32_t
 
ADC_ExTrigCvEdge
;

62 
ut32_t
 
ADC_ExTrigCv
;

66 
ut32_t
 
ADC_DaAlign
;

69 
ut8_t
 
ADC_NbrOfCvsi
;

73 }
	tADC_InTyDef
;

80 
ut32_t
 
ADC_Mode
;

83 
ut32_t
 
ADC_Psr
;

86 
ut32_t
 
ADC_DMAAcssMode
;

90 
ut32_t
 
ADC_TwoSamgDay
;

94 }
	tADC_CommInTyDef
;

102 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
|| \

	)

103 ((
PERIPH
=
ADC2
) || \

104 ((
PERIPH
=
ADC3
))

109 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

110 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

111 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

112 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

113 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

114 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

115 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

116 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

117 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

118 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

119 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

120 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

121 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

122 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

123 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

124 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

125 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

126 ((
MODE
=
ADC_DuMode_RegSimu
) || \

127 ((
MODE
=
ADC_DuMode_Il
) || \

128 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

129 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

132 ((
MODE
=
ADC_TrMode_RegSimu
) || \

133 ((
MODE
=
ADC_TrMode_Il
) || \

134 ((
MODE
=
ADC_TrMode_AɔTrig
))

143 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

144 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

145 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

146 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

147 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
|| \

	)

148 ((
PRESCALER
=
ADC_Psr_Div4
) || \

149 ((
PRESCALER
=
ADC_Psr_Div6
) || \

150 ((
PRESCALER
=
ADC_Psr_Div8
))

159 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

160 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

161 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

162 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

163 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
|| \

	)

164 ((
MODE
=
ADC_DMAAcssMode_1
) || \

165 ((
MODE
=
ADC_DMAAcssMode_2
) || \

166 ((
MODE
=
ADC_DMAAcssMode_3
))

176 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

177 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

178 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

179 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

180 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

181 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

182 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

183 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

184 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

185 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

186 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

187 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

188 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

189 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

190 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

191 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

192 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
|| \

	)

193 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

194 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

195 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

196 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

197 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

198 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

199 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

217 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

218 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

219 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

220 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

221 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
|| \

	)

222 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

223 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

224 ((
RESOLUTION
=
ADC_Resuti_6b
))

234 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

235 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

236 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

237 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

238 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
|| \

	)

239 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

240 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

241 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

250 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

251 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

252 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

253 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

254 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

255 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

256 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

257 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

258 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

259 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

260 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

261 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

262 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

263 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

264 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

265 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

266 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

267 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

268 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

269 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

270 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

271 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

272 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

273 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

290 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

291 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

292 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

293 ((
ALIGN
=
ADC_DaAlign_Le
))

302 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

303 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

304 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

305 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

306 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

307 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

308 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

309 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

310 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

311 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

312 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

313 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

314 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

315 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

316 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

317 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

318 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

319 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

320 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

322 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

323 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

324 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

326 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| \

	)

327 ((
CHANNEL
=
ADC_Chl_1
) || \

328 ((
CHANNEL
=
ADC_Chl_2
) || \

329 ((
CHANNEL
=
ADC_Chl_3
) || \

330 ((
CHANNEL
=
ADC_Chl_4
) || \

331 ((
CHANNEL
=
ADC_Chl_5
) || \

332 ((
CHANNEL
=
ADC_Chl_6
) || \

333 ((
CHANNEL
=
ADC_Chl_7
) || \

334 ((
CHANNEL
=
ADC_Chl_8
) || \

335 ((
CHANNEL
=
ADC_Chl_9
) || \

336 ((
CHANNEL
=
ADC_Chl_10
) || \

337 ((
CHANNEL
=
ADC_Chl_11
) || \

338 ((
CHANNEL
=
ADC_Chl_12
) || \

339 ((
CHANNEL
=
ADC_Chl_13
) || \

340 ((
CHANNEL
=
ADC_Chl_14
) || \

341 ((
CHANNEL
=
ADC_Chl_15
) || \

342 ((
CHANNEL
=
ADC_Chl_16
) || \

343 ((
CHANNEL
=
ADC_Chl_17
) || \

344 ((
CHANNEL
=
ADC_Chl_18
))

353 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

354 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

355 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

356 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

357 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

358 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

359 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

360 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

361 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
|| \

	)

362 ((
TIME
=
ADC_SameTime_15Cyes
) || \

363 ((
TIME
=
ADC_SameTime_28Cyes
) || \

364 ((
TIME
=
ADC_SameTime_56Cyes
) || \

365 ((
TIME
=
ADC_SameTime_84Cyes
) || \

366 ((
TIME
=
ADC_SameTime_112Cyes
) || \

367 ((
TIME
=
ADC_SameTime_144Cyes
) || \

368 ((
TIME
=
ADC_SameTime_480Cyes
))

377 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

378 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

379 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

380 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

381 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
|| \

	)

382 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

383 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

384 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

394 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

395 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

396 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

397 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

398 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

399 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

400 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

401 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

402 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

403 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

404 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

405 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

406 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

407 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

408 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

409 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

410 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
|| \

	)

411 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

412 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

413 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

414 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

415 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

416 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

417 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

418 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

419 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

420 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

421 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

422 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

423 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

434 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

435 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

436 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

437 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

438 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

439 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

440 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

441 ((
CHANNEL
=
ADC_InjeedChl_4
))

450 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

451 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

452 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

453 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

454 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

455 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

456 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

457 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

458 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

459 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

460 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

461 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

462 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

463 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

472 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

473 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

474 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

475 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

476 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

477 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

486 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

487 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

488 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

489 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

490 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

491 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

493 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

494 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| \

	)

495 ((
FLAG
=
ADC_FLAG_EOC
) || \

496 ((
FLAG
=
ADC_FLAG_JEOC
) || \

497 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

498 ((
FLAG
=
ADC_FLAG_STRT
) || \

499 ((
FLAG
)=
ADC_FLAG_OVR
))

508 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

517 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

526 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

535 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

544 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

553 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

562 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

576 
ADC_DeIn
();

579 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

580 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

581 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

582 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

583 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

586 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

587 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

588 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

591 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

592 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

595 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

596 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

597 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

598 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

600 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

601 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

602 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

603 
ut32_t
 
ADC_GMuiModeCvsiVue
();

606 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

607 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

608 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

611 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

612 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

613 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

614 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

615 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

616 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

617 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

618 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

619 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

623 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

624 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

625 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

626 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

627 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

629 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_can.h

24 #ide
__STM32F4xx_CAN_H


25 
	#__STM32F4xx_CAN_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

44 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
|| \

	)

45 ((
PERIPH
=
CAN2
))

52 
ut16_t
 
CAN_Psr
;

55 
ut8_t
 
CAN_Mode
;

58 
ut8_t
 
CAN_SJW
;

63 
ut8_t
 
CAN_BS1
;

67 
ut8_t
 
CAN_BS2
;

70 
FuniڮS
 
CAN_TTCM
;

73 
FuniڮS
 
CAN_ABOM
;

76 
FuniڮS
 
CAN_AWUM
;

79 
FuniڮS
 
CAN_NART
;

82 
FuniڮS
 
CAN_RFLM
;

85 
FuniڮS
 
CAN_TXFP
;

87 } 
	tCAN_InTyDef
;

94 
ut16_t
 
CAN_FrIdHigh
;

98 
ut16_t
 
CAN_FrIdLow
;

102 
ut16_t
 
CAN_FrMaskIdHigh
;

107 
ut16_t
 
CAN_FrMaskIdLow
;

112 
ut16_t
 
CAN_FrFIFOAssignmt
;

115 
ut8_t
 
CAN_FrNumb
;

117 
ut8_t
 
CAN_FrMode
;

120 
ut8_t
 
CAN_FrS
;

123 
FuniڮS
 
CAN_FrAivi
;

125 } 
	tCAN_FrInTyDef
;

132 
ut32_t
 
StdId
;

135 
ut32_t
 
ExtId
;

138 
ut8_t
 
IDE
;

142 
ut8_t
 
RTR
;

146 
ut8_t
 
DLC
;

150 
ut8_t
 
Da
[8];

152 } 
	tCTxMsg
;

159 
ut32_t
 
StdId
;

162 
ut32_t
 
ExtId
;

165 
ut8_t
 
IDE
;

169 
ut8_t
 
RTR
;

173 
ut8_t
 
DLC
;

176 
ut8_t
 
Da
[8];

179 
ut8_t
 
FMI
;

182 } 
	tCRxMsg
;

194 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

195 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

199 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

200 
	#CANINITOK
 
CAN_InStus_Sucss


	)

209 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

210 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

211 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

212 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

214 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| \

	)

215 ((
MODE
=
CAN_Mode_LoBack
)|| \

216 ((
MODE
=
CAN_Mode_St
) || \

217 ((
MODE
=
CAN_Mode_St_LoBack
))

227 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

228 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

229 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

232 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
||\

	)

233 ((
MODE
=
CAN_OtgMode_Nm
)|| \

234 ((
MODE
=
CAN_OtgMode_S˕
))

244 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

245 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

253 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

254 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

255 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

256 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

258 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

259 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

267 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

268 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

269 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

270 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

271 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

272 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

273 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

274 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

275 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

276 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

277 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

278 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

279 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

280 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

281 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

282 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

284 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

292 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

293 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

294 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

295 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

296 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

297 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

298 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

299 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

301 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

309 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

317 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

325 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

326 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

328 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

329 ((
MODE
=
CAN_FrMode_IdLi
))

337 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

338 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

340 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

341 ((
SCALE
=
CAN_FrS_32b
))

349 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

350 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

351 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

352 ((
FIFO
=
CAN_FrFIFO1
))

355 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

356 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

364 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

372 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

373 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

374 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

375 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

383 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

384 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

385 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
|| \

	)

386 ((
IDTYPE
=
CAN_Id_Exnded
))

389 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

390 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

398 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

399 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

400 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

403 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

404 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

412 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

413 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

414 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

415 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

418 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

419 
	#CANTXOK
 
CAN_TxStus_Ok


	)

420 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

421 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

429 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

430 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

432 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

440 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

441 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

444 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

445 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

453 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

454 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

457 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

458 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

467 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

468 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

469 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

470 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

471 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

472 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

473 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

474 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

488 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

489 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

490 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

493 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

494 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

495 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

496 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

497 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

498 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

501 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

502 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

507 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

508 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

509 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

510 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

512 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
|| \

	)

513 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

514 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

515 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

516 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

517 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

518 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

519 ((
FLAG
=
CAN_FLAG_SLAK
 ))

521 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
|| \

	)

522 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

523 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

524 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

525 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

534 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

537 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

538 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

539 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

540 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

541 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

542 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

545 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

546 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

549 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

550 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

551 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

552 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

553 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

556 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

557 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

558 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

561 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

562 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

563 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

564 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

565 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

566 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

567 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

569 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
||\

	)

570 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

571 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

572 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

573 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

574 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

587 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

590 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

591 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

592 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

593 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

594 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

595 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

598 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

599 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

600 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

603 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

604 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

605 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

608 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

609 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

610 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

613 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

614 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

615 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

618 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

619 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

620 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

621 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

622 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

624 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_crc.h

24 #ide
__STM32F4xx_CRC_H


25 
	#__STM32F4xx_CRC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

56 
CRC_RetDR
();

57 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

58 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

59 
ut32_t
 
CRC_GCRC
();

60 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

61 
ut8_t
 
CRC_GIDRegi
();

63 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_cryp.h

24 #ide
__STM32F4xx_CRYP_H


25 
	#__STM32F4xx_CRYP_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut16_t
 
CRYP_AlgoD
;

51 
ut16_t
 
CRYP_AlgoMode
;

54 
ut16_t
 
CRYP_DaTy
;

56 
ut16_t
 
CRYP_KeySize
;

59 }
	tCRYP_InTyDef
;

66 
ut32_t
 
CRYP_Key0Le
;

67 
ut32_t
 
CRYP_Key0Right
;

68 
ut32_t
 
CRYP_Key1Le
;

69 
ut32_t
 
CRYP_Key1Right
;

70 
ut32_t
 
CRYP_Key2Le
;

71 
ut32_t
 
CRYP_Key2Right
;

72 
ut32_t
 
CRYP_Key3Le
;

73 
ut32_t
 
CRYP_Key3Right
;

74 }
	tCRYP_KeyInTyDef
;

80 
ut32_t
 
CRYP_IV0Le
;

81 
ut32_t
 
CRYP_IV0Right
;

82 
ut32_t
 
CRYP_IV1Le
;

83 
ut32_t
 
CRYP_IV1Right
;

84 }
	tCRYP_IVInTyDef
;

92 
ut32_t
 
CR_bs9to2
;

94 
ut32_t
 
CRYP_IV0LR
;

95 
ut32_t
 
CRYP_IV0RR
;

96 
ut32_t
 
CRYP_IV1LR
;

97 
ut32_t
 
CRYP_IV1RR
;

99 
ut32_t
 
CRYP_K0LR
;

100 
ut32_t
 
CRYP_K0RR
;

101 
ut32_t
 
CRYP_K1LR
;

102 
ut32_t
 
CRYP_K1RR
;

103 
ut32_t
 
CRYP_K2LR
;

104 
ut32_t
 
CRYP_K2RR
;

105 
ut32_t
 
CRYP_K3LR
;

106 
ut32_t
 
CRYP_K3RR
;

107 }
	tCRYP_Cڋxt
;

119 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

120 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

121 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
|| \

	)

122 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

133 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut16_t
)0x0000)

	)

134 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut16_t
)0x0008)

	)

137 
	#CRYP_AlgoMode_DES_ECB
 ((
ut16_t
)0x0010)

	)

138 
	#CRYP_AlgoMode_DES_CBC
 ((
ut16_t
)0x0018)

	)

141 
	#CRYP_AlgoMode_AES_ECB
 ((
ut16_t
)0x0020)

	)

142 
	#CRYP_AlgoMode_AES_CBC
 ((
ut16_t
)0x0028)

	)

143 
	#CRYP_AlgoMode_AES_CTR
 ((
ut16_t
)0x0030)

	)

144 
	#CRYP_AlgoMode_AES_Key
 ((
ut16_t
)0x0038)

	)

146 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
|| \

	)

147 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

148 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
)|| \

149 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

150 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

151 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

152 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

153 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
))

161 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

162 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

163 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

164 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

165 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
|| \

	)

166 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

167 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

168 ((
DATATYPE
=
CRYP_DaTy_1b
))

176 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

177 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

178 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

179 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

	)

180 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

181 ((
KEYSIZE
=
CRYP_KeySize_256b
))

189 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

193 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

194 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

195 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

196 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

198 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

199 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

202 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
|| \

	)

203 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

204 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

205 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

206 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

207 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

208 ((
FLAG
=
CRYP_FLAG_INRIS
))

216 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

217 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

218 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

219 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

228 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

229 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

238 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

239 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

240 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

253 
CRYP_DeIn
();

256 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

257 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

258 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

259 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

260 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

261 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

262 
CRYP_Cmd
(
FuniڮS
 
NewS
);

265 
CRYP_DaIn
(
ut32_t
 
Da
);

266 
ut32_t
 
CRYP_DaOut
();

267 
CRYP_FIFOFlush
();

270 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

271 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

272 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

275 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

278 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

279 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

280 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

283 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

284 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

285 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

286 
ut8_t
 *
Ouut
);

288 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

289 
ut8_t
 
InVes
[16],

290 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

291 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

292 
ut8_t
 *
Ouut
);

294 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

295 
ut8_t
 
InVes
[16],

296 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

297 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

298 
ut8_t
 *
Ouut
);

301 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

302 
ut8_t
 
Key
[24],

303 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

304 
ut8_t
 *
Ouut
);

306 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

307 
ut8_t
 
Key
[24],

308 
ut8_t
 
InVes
[8],

309 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

310 
ut8_t
 *
Ouut
);

313 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

314 
ut8_t
 
Key
[8],

315 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

316 
ut8_t
 *
Ouut
);

318 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

319 
ut8_t
 
Key
[8],

320 
ut8_t
 
InVes
[8],

321 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

322 
ut8_t
 *
Ouut
);

324 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dac.h

24 #ide
__STM32F4xx_DAC_H


25 
	#__STM32F4xx_DAC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
DAC_Trigg
;

53 
ut32_t
 
DAC_WaveGi
;

57 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

61 
ut32_t
 
DAC_OuutBufr
;

63 }
	tDAC_InTyDef
;

75 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

77 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

78 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

79 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

80 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

81 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

82 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

84 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

85 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

87 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

88 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

89 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

90 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

91 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

92 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

93 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

94 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

95 ((
TRIGGER
=
DAC_Trigg_Sowe
))

105 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

106 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

107 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

108 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

109 ((
WAVE
=
DAC_WaveGi_Noi
) || \

110 ((
WAVE
=
DAC_WaveGi_Trng
))

119 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

120 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

121 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

122 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

123 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

124 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

125 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

126 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

127 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

128 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

129 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

130 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

131 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

132 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

133 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

134 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

135 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

136 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

137 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

138 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

139 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

140 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

141 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

142 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

144 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

145 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

146 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

147 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

148 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

149 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

150 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

151 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

156 ((
VALUE
=
DAC_TrngAmude_1
) || \

157 ((
VALUE
=
DAC_TrngAmude_3
) || \

158 ((
VALUE
=
DAC_TrngAmude_7
) || \

159 ((
VALUE
=
DAC_TrngAmude_15
) || \

160 ((
VALUE
=
DAC_TrngAmude_31
) || \

161 ((
VALUE
=
DAC_TrngAmude_63
) || \

162 ((
VALUE
=
DAC_TrngAmude_127
) || \

163 ((
VALUE
=
DAC_TrngAmude_255
) || \

164 ((
VALUE
=
DAC_TrngAmude_511
) || \

165 ((
VALUE
=
DAC_TrngAmude_1023
) || \

166 ((
VALUE
=
DAC_TrngAmude_2047
) || \

167 ((
VALUE
=
DAC_TrngAmude_4095
))

176 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

177 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

178 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

179 ((
STATE
=
DAC_OuutBufr_Dib
))

188 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

189 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

190 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

191 ((
CHANNEL
=
DAC_Chl_2
))

200 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

201 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

202 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

203 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

204 ((
ALIGN
=
DAC_Align_12b_L
) || \

205 ((
ALIGN
=
DAC_Align_8b_R
))

214 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

215 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

216 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

217 ((
WAVE
=
DAC_Wave_Trng
))

226 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

234 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

235 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

245 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

246 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

260 
DAC_DeIn
();

263 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

264 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

265 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

266 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

267 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

268 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

269 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

270 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

271 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

272 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

275 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

278 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

279 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

280 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

281 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

282 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

284 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dbgmcu.h

23 #ide
__STM32F4xx_DBGMCU_H


24 
	#__STM32F4xx_DBGMCU_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

47 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

48 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

49 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

50 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

52 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

53 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

54 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

55 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

56 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

57 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

58 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

59 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

60 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

61 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

62 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

63 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

66 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

67 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

68 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

69 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

71 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

72 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

73 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

74 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

75 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

76 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

83 
ut32_t
 
DBGMCU_GREVID
();

84 
ut32_t
 
DBGMCU_GDEVID
();

85 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

86 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

87 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

89 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dcmi.h

23 #ide
__STM32F4xx_DCMI_H


24 
	#__STM32F4xx_DCMI_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

47 
ut16_t
 
DCMI_CtuMode
;

50 
ut16_t
 
DCMI_SynchroMode
;

53 
ut16_t
 
DCMI_PCKPެy
;

56 
ut16_t
 
DCMI_VSPެy
;

59 
ut16_t
 
DCMI_HSPެy
;

62 
ut16_t
 
DCMI_CtuRe
;

65 
ut16_t
 
DCMI_ExndedDaMode
;

67 } 
	tDCMI_InTyDef
;

74 
ut16_t
 
DCMI_VtilSLe
;

77 
ut16_t
 
DCMI_HizڏlOfftCou
;

80 
ut16_t
 
DCMI_VtilLeCou
;

83 
ut16_t
 
DCMI_CtuCou
;

86 } 
	tDCMI_CROPInTyDef
;

93 
ut8_t
 
DCMI_FmeSCode
;

94 
ut8_t
 
DCMI_LeSCode
;

95 
ut8_t
 
DCMI_LeEndCode
;

96 
ut8_t
 
DCMI_FmeEndCode
;

97 } 
	tDCMI_CodesInTyDef
;

108 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

110 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

112 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
|| \

	)

113 ((
MODE
=
DCMI_CtuMode_SpSh
))

122 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

124 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

126 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
|| \

	)

127 ((
MODE
=
DCMI_SynchroMode_Embedded
))

136 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

137 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

138 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
|| \

	)

139 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

148 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

149 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

150 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
|| \

	)

151 ((
POLARITY
=
DCMI_VSPެy_High
))

160 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

161 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

162 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
|| \

	)

163 ((
POLARITY
=
DCMI_HSPެy_High
))

172 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

173 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

174 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

175 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
|| \

	)

176 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

177 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

186 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

187 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

188 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

189 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

190 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
|| \

	)

191 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

192 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

193 ((
DATA
=
DCMI_ExndedDaMode_14b
))

202 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

203 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

204 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

205 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

206 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

207 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

208 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
|| \

	)

209 ((
IT
=
DCMI_IT_OVF
) || \

210 ((
IT
=
DCMI_IT_ERR
) || \

211 ((
IT
=
DCMI_IT_VSYNC
) || \

212 ((
IT
=
DCMI_IT_LINE
))

224 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

225 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

226 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

230 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

231 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

232 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

233 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

234 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

238 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

239 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

240 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

241 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

242 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

243 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
|| \

	)

244 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

245 ((
FLAG
=
DCMI_FLAG_FNE
) || \

246 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

247 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

248 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

249 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

250 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

251 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

252 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

253 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

254 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

255 ((
FLAG
=
DCMI_FLAG_LINEMI
))

257 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

270 
DCMI_DeIn
();

273 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

274 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

275 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

276 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

277 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

278 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

281 
DCMI_Cmd
(
FuniڮS
 
NewS
);

282 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

283 
ut32_t
 
DCMI_RdDa
();

286 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

287 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

288 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

289 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

290 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

292 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dma.h

24 #ide
__STM32F4xx_DMA_H


25 
	#__STM32F4xx_DMA_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
DMA_Chl
;

53 
ut32_t
 
DMA_PhBaAddr
;

55 
ut32_t
 
DMA_Memy0BaAddr
;

59 
ut32_t
 
DMA_DIR
;

63 
ut32_t
 
DMA_BufrSize
;

67 
ut32_t
 
DMA_PhInc
;

70 
ut32_t
 
DMA_MemyInc
;

73 
ut32_t
 
DMA_PhDaSize
;

76 
ut32_t
 
DMA_MemyDaSize
;

79 
ut32_t
 
DMA_Mode
;

84 
ut32_t
 
DMA_Priܙy
;

87 
ut32_t
 
DMA_FIFOMode
;

92 
ut32_t
 
DMA_FIFOThshd
;

95 
ut32_t
 
DMA_MemyBur
;

100 
ut32_t
 
DMA_PhBur
;

104 }
	tDMA_InTyDef
;

112 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
|| \

	)

113 ((
PERIPH
=
DMA1_Sm1
) || \

114 ((
PERIPH
=
DMA1_Sm2
) || \

115 ((
PERIPH
=
DMA1_Sm3
) || \

116 ((
PERIPH
=
DMA1_Sm4
) || \

117 ((
PERIPH
=
DMA1_Sm5
) || \

118 ((
PERIPH
=
DMA1_Sm6
) || \

119 ((
PERIPH
=
DMA1_Sm7
) || \

120 ((
PERIPH
=
DMA2_Sm0
) || \

121 ((
PERIPH
=
DMA2_Sm1
) || \

122 ((
PERIPH
=
DMA2_Sm2
) || \

123 ((
PERIPH
=
DMA2_Sm3
) || \

124 ((
PERIPH
=
DMA2_Sm4
) || \

125 ((
PERIPH
=
DMA2_Sm5
) || \

126 ((
PERIPH
=
DMA2_Sm6
) || \

127 ((
PERIPH
=
DMA2_Sm7
))

129 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
|| \

	)

130 ((
CONTROLLER
=
DMA2
))

135 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

136 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

137 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

138 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

139 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

140 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

141 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

142 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

144 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
|| \

	)

145 ((
CHANNEL
=
DMA_Chl_1
) || \

146 ((
CHANNEL
=
DMA_Chl_2
) || \

147 ((
CHANNEL
=
DMA_Chl_3
) || \

148 ((
CHANNEL
=
DMA_Chl_4
) || \

149 ((
CHANNEL
=
DMA_Chl_5
) || \

150 ((
CHANNEL
=
DMA_Chl_6
) || \

151 ((
CHANNEL
=
DMA_Chl_7
))

160 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

161 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

162 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

164 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

	)

165 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

166 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

175 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

184 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

185 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

187 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

188 ((
STATE
=
DMA_PhInc_Dib
))

197 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

198 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

200 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

201 ((
STATE
=
DMA_MemyInc_Dib
))

210 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

211 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

212 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

214 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

215 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

216 ((
SIZE
=
DMA_PhDaSize_Wd
))

225 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

226 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

227 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

229 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

230 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

231 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

240 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

241 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

243 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

	)

244 ((
MODE
=
DMA_Mode_Ccur
))

253 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

254 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

255 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

256 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

258 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

	)

259 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

260 ((
PRIORITY
=
DMA_Priܙy_High
) || \

261 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

270 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

271 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

273 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

	)

274 ((
STATE
=
DMA_FIFOMode_Eb
))

283 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

284 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

285 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

286 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

288 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

	)

289 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

290 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

291 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

300 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

301 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

302 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

303 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

305 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
|| \

	)

306 ((
BURST
=
DMA_MemyBur_INC4
) || \

307 ((
BURST
=
DMA_MemyBur_INC8
) || \

308 ((
BURST
=
DMA_MemyBur_INC16
))

317 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

318 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

319 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

320 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

322 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
|| \

	)

323 ((
BURST
=
DMA_PhBur_INC4
) || \

324 ((
BURST
=
DMA_PhBur_INC8
) || \

325 ((
BURST
=
DMA_PhBur_INC16
))

334 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

335 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

336 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

337 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

338 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

339 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

341 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

	)

342 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

343 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

344 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

345 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

346 ((
STATUS
=
DMA_FIFOStus_Emy
))

354 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

355 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

356 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

357 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

358 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

359 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

360 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

361 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

362 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

363 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

364 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

365 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

366 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

367 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

368 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

369 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

370 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

371 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

372 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

373 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

374 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

375 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

376 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

377 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

378 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

379 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

380 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

381 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

382 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

383 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

384 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

385 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

386 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

387 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

388 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

389 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

390 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

391 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

392 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

393 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

395 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0x30000000!0x30000000&& (((FLAG& 0x30000000!0&& \

	)

396 (((
FLAG
) & 0xC082F082) == 0x00) && ((FLAG) != 0x00))

398 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
|| \

	)

399 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

400 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

401 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

402 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

403 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

404 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

405 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

406 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

407 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

408 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

409 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

410 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

411 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

412 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

413 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

414 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

415 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

416 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

417 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

426 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

427 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

428 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

429 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

430 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

432 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

441 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

442 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

443 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

444 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

445 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

446 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

447 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

448 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

449 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

450 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

451 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

452 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

453 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

454 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

455 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

456 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

457 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

458 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

459 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

460 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

461 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

462 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

463 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

464 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

465 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

466 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

467 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

468 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

469 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

470 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

471 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

472 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

473 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

474 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

475 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

476 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

477 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

478 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

479 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

480 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

482 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0x30000000!0x30000000&& \

	)

483 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

484 (((
IT
) & 0x40820082) == 0x00))

486 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
|| \

	)

487 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

488 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

489 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

490 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

491 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

492 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

493 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

494 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

495 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

496 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

497 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

498 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

499 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

500 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

501 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

502 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

503 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

504 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

505 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

514 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

515 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

517 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
|| \

	)

518 ((
SIZE
=
DMA_PINCOS_WdAligd
))

527 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

528 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

530 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
|| \

	)

531 ((
CTRL
=
DMA_FlowCl_Ph
))

540 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

541 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

543 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

556 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

559 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

560 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

561 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

564 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

565 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

568 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

569 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

572 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

573 
ut32_t
 
DMA_CutMemy
);

574 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

575 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

576 
ut32_t
 
DMA_MemyTg
);

577 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

580 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

581 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

582 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

583 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

584 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

585 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

586 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

588 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_exti.h

24 #ide
__STM32F4xx_EXTI_H


25 
	#__STM32F4xx_EXTI_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
EXTI_Mode_Iru
 = 0x00,

51 
EXTI_Mode_Evt
 = 0x04

52 }
	tEXTIMode_TyDef
;

54 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

62 
EXTI_Trigg_Risg
 = 0x08,

63 
EXTI_Trigg_Flg
 = 0x0C,

64 
EXTI_Trigg_Risg_Flg
 = 0x10

65 }
	tEXTITrigg_TyDef
;

67 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

68 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

69 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

76 
ut32_t
 
EXTI_Le
;

79 
EXTIMode_TyDef
 
EXTI_Mode
;

82 
EXTITrigg_TyDef
 
EXTI_Trigg
;

85 
FuniڮS
 
EXTI_LeCmd
;

87 }
	tEXTI_InTyDef
;

99 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

100 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

101 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

102 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

103 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

104 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

105 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

106 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

107 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

108 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

109 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

110 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

111 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

112 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

113 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

114 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

115 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

116 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

117 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

118 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

119 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

120 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

121 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

123 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

125 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

126 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

127 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

128 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

129 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

130 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

131 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

132 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

133 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

134 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

135 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

136 ((
LINE
=
EXTI_Le22
))

150 
EXTI_DeIn
();

153 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

154 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

155 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

158 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

159 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

160 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

161 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

163 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_flash.h

24 #ide
__STM32F4xx_FLASH_H


25 
	#__STM32F4xx_FLASH_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

48 
FLASH_BUSY
 = 1,

49 
FLASH_ERROR_PGS
,

50 
FLASH_ERROR_PGP
,

51 
FLASH_ERROR_PGA
,

52 
FLASH_ERROR_WRP
,

53 
FLASH_ERROR_PROGRAM
,

54 
FLASH_ERROR_OPERATION
,

55 
FLASH_COMPLETE


56 }
	tFLASH_Stus
;

67 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

68 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

69 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

70 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

71 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

72 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

73 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

74 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

76 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

77 ((
LATENCY
=
FLASH_Lcy_1
) || \

78 ((
LATENCY
=
FLASH_Lcy_2
) || \

79 ((
LATENCY
=
FLASH_Lcy_3
) || \

80 ((
LATENCY
=
FLASH_Lcy_4
) || \

81 ((
LATENCY
=
FLASH_Lcy_5
) || \

82 ((
LATENCY
=
FLASH_Lcy_6
) || \

83 ((
LATENCY
=
FLASH_Lcy_7
))

91 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

92 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

93 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

94 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

96 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
|| \

	)

97 ((
RANGE
=
VޏgeRge_2
) || \

98 ((
RANGE
=
VޏgeRge_3
) || \

99 ((
RANGE
=
VޏgeRge_4
))

107 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

108 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

109 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

110 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

111 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

112 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

113 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

114 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

115 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

116 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

117 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

118 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

119 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
||\

	)

120 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

121 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

122 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

123 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

124 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
))

125 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS< 0x080FFFFF)||\

	)

126 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) < 0x1FFF7A0F)))

134 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

135 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

136 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

137 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

138 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

139 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

140 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

141 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

142 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

143 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

144 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

145 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

146 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

148 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

156 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

157 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

160 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

	)

161 ((
LEVEL
=
OB_RDP_Lev_1
))

170 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

171 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

172 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

180 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

181 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

182 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

191 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

192 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

193 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

201 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

202 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

203 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

204 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

205 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
||\

	)

206 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

214 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

215 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

216 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

224 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

225 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

226 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

227 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

228 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

229 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

230 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

231 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFF0C=0x00000000&& ((FLAG!0x00000000))

	)

232 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
|| \

	)

233 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

234 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

235 ((
FLAG
=
FLASH_FLAG_BSY
))

243 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

244 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

245 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

246 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

247 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

255 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

256 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

257 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

258 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

259 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

267 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

271 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

272 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

273 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

283 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

284 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

285 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

286 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

287 
FLASH_InruiCacheRet
();

288 
FLASH_DaCacheRet
();

291 
FLASH_Uock
();

292 
FLASH_Lock
();

293 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

294 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

295 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

296 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

297 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

298 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

301 
FLASH_OB_Uock
();

302 
FLASH_OB_Lock
();

303 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

304 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

305 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

306 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

307 
FLASH_Stus
 
FLASH_OB_Launch
();

308 
ut8_t
 
FLASH_OB_GUr
();

309 
ut16_t
 
FLASH_OB_GWRP
();

310 
FgStus
 
FLASH_OB_GRDP
();

311 
ut8_t
 
FLASH_OB_GBOR
();

314 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

315 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

316 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

317 
FLASH_Stus
 
FLASH_GStus
();

318 
FLASH_Stus
 
FLASH_WaFLaOti
();

320 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_fsmc.h

24 #ide
__STM32F4xx_FSMC_H


25 
	#__STM32F4xx_FSMC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
FSMC_AddssSupTime
;

54 
ut32_t
 
FSMC_AddssHdTime
;

59 
ut32_t
 
FSMC_DaSupTime
;

64 
ut32_t
 
FSMC_BusTuAroundDuti
;

69 
ut32_t
 
FSMC_CLKDivisi
;

73 
ut32_t
 
FSMC_DaLcy
;

81 
ut32_t
 
FSMC_AcssMode
;

83 }
	tFSMC_NORSRAMTimgInTyDef
;

90 
ut32_t
 
FSMC_Bk
;

93 
ut32_t
 
FSMC_DaAddssMux
;

97 
ut32_t
 
FSMC_MemyTy
;

101 
ut32_t
 
FSMC_MemyDaWidth
;

104 
ut32_t
 
FSMC_BurAcssMode
;

108 
ut32_t
 
FSMC_AsynchrousWa
;

112 
ut32_t
 
FSMC_WaSiglPެy
;

116 
ut32_t
 
FSMC_WpMode
;

120 
ut32_t
 
FSMC_WaSiglAive
;

125 
ut32_t
 
FSMC_WreOti
;

128 
ut32_t
 
FSMC_WaSigl
;

132 
ut32_t
 
FSMC_ExndedMode
;

135 
ut32_t
 
FSMC_WreBur
;

138 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

140 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

141 }
	tFSMC_NORSRAMInTyDef
;

148 
ut32_t
 
FSMC_SupTime
;

154 
ut32_t
 
FSMC_WaSupTime
;

160 
ut32_t
 
FSMC_HdSupTime
;

167 
ut32_t
 
FSMC_HiZSupTime
;

172 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

179 
ut32_t
 
FSMC_Bk
;

182 
ut32_t
 
FSMC_Wau
;

185 
ut32_t
 
FSMC_MemyDaWidth
;

188 
ut32_t
 
FSMC_ECC
;

191 
ut32_t
 
FSMC_ECCPageSize
;

194 
ut32_t
 
FSMC_TCLRSupTime
;

198 
ut32_t
 
FSMC_TARSupTime
;

202 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

204 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

205 }
	tFSMC_NANDInTyDef
;

213 
ut32_t
 
FSMC_Wau
;

216 
ut32_t
 
FSMC_TCLRSupTime
;

220 
ut32_t
 
FSMC_TARSupTime
;

225 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

227 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

229 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

230 }
	tFSMC_PCCARDInTyDef
;

241 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

242 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

243 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

244 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

252 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

253 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

261 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

266 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

267 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

268 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

269 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

271 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

272 ((
BANK
=
FSMC_Bk3_NAND
))

274 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

275 ((
BANK
=
FSMC_Bk3_NAND
) || \

276 ((
BANK
=
FSMC_Bk4_PCCARD
))

278 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

279 ((
BANK
=
FSMC_Bk3_NAND
) || \

280 ((
BANK
=
FSMC_Bk4_PCCARD
))

290 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

291 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

292 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

293 ((
MUX
=
FSMC_DaAddssMux_Eb
))

302 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

303 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

304 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

305 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

306 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

307 ((
MEMORY
=
FSMC_MemyTy_NOR
))

316 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

317 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

318 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

319 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

328 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

329 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

330 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

331 ((
STATE
=
FSMC_BurAcssMode_Eb
))

339 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

340 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

341 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
|| \

	)

342 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

350 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

351 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

352 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

353 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

361 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

362 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

363 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

364 ((
MODE
=
FSMC_WpMode_Eb
))

372 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

373 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

374 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

375 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

383 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

384 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

385 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

386 ((
OPERATION
=
FSMC_WreOti_Eb
))

394 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

395 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

396 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

397 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

405 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

406 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

408 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

409 ((
MODE
=
FSMC_ExndedMode_Eb
))

418 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

419 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

420 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

421 ((
BURST
=
FSMC_WreBur_Eb
))

429 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

437 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

445 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

453 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

461 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

469 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

477 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

478 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

479 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

480 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

481 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

482 ((
MODE
=
FSMC_AcssMode_B
) || \

483 ((
MODE
=
FSMC_AcssMode_C
) || \

484 ((
MODE
=
FSMC_AcssMode_D
))

500 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

501 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

502 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

503 ((
FEATURE
=
FSMC_Wau_Eb
))

512 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

513 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

514 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

515 ((
STATE
=
FSMC_ECC_Eb
))

523 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

524 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

525 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

526 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

527 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

528 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

529 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

530 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

531 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

532 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

533 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

534 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

542 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

550 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

558 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

566 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

574 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

582 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

590 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

591 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

592 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

593 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

594 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

595 ((
IT
=
FSMC_IT_Lev
) || \

596 ((
IT
=
FSMC_IT_FlgEdge
))

604 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

605 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

606 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

607 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

608 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

609 ((
FLAG
=
FSMC_FLAG_Lev
) || \

610 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

611 ((
FLAG
=
FSMC_FLAG_FEMPT
))

613 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

630 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

631 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

632 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

633 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

636 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

638 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

639 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

640 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

641 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

644 
FSMC_PCCARDDeIn
();

645 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

646 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

647 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

650 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

651 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

652 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

653 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

654 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

656 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_gpio.h

24 #ide
__STM32F4xx_GPIO_H


25 
	#__STM32F4xx_GPIO_H


	)

27 #ifde
__lulus


34 
	~<m32f4xx.h
>

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
|| \

	)

47 ((
PERIPH
=
GPIOB
) || \

48 ((
PERIPH
=
GPIOC
) || \

49 ((
PERIPH
=
GPIOD
) || \

50 ((
PERIPH
=
GPIOE
) || \

51 ((
PERIPH
=
GPIOF
) || \

52 ((
PERIPH
=
GPIOG
) || \

53 ((
PERIPH
=
GPIOH
) || \

54 ((
PERIPH
=
GPIOI
))

61 
GPIO_Mode_IN
 = 0x00,

62 
GPIO_Mode_OUT
 = 0x01,

63 
GPIO_Mode_AF
 = 0x02,

64 
GPIO_Mode_AN
 = 0x03

65 }
	tGPIOMode_TyDef
;

66 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
|| \

	)

67 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

74 
GPIO_OTy_PP
 = 0x00,

75 
GPIO_OTy_OD
 = 0x01

76 }
	tGPIOOTy_TyDef
;

77 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

85 
GPIO_Sed_2MHz
 = 0x00,

86 
GPIO_Sed_25MHz
 = 0x01,

87 
GPIO_Sed_50MHz
 = 0x02,

88 
GPIO_Sed_100MHz
 = 0x03

89 }
	tGPIOSed_TyDef
;

90 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Sed_2MHz
|| ((SPEED=
GPIO_Sed_25MHz
|| \

	)

91 ((
SPEED
=
GPIO_Sed_50MHz
)|| ((SPEED=
GPIO_Sed_100MHz
))

98 
GPIO_PuPd_NOPULL
 = 0x00,

99 
GPIO_PuPd_UP
 = 0x01,

100 
GPIO_PuPd_DOWN
 = 0x02

101 }
	tGPIOPuPd_TyDef
;

102 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
|| \

	)

103 ((
PUPD
=
GPIO_PuPd_DOWN
))

110 
B_RESET
 = 0,

111 
B_SET


112 }
	tBAi
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

121 
ut32_t
 
GPIO_P
;

124 
GPIOMode_TyDef
 
GPIO_Mode
;

127 
GPIOSed_TyDef
 
GPIO_Sed
;

130 
GPIOOTy_TyDef
 
GPIO_OTy
;

133 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

135 }
	tGPIO_InTyDef
;

146 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

147 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

148 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

149 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

150 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

151 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

152 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

153 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

154 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

155 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

156 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

157 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

158 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

159 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

160 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

161 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

162 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

164 
	#IS_GPIO_PIN
(
PIN
((((PIN& (
ut16_t
)0x00=0x00&& ((PIN!(ut16_t)0x00))

	)

165 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

166 ((
PIN
=
GPIO_P_1
) || \

167 ((
PIN
=
GPIO_P_2
) || \

168 ((
PIN
=
GPIO_P_3
) || \

169 ((
PIN
=
GPIO_P_4
) || \

170 ((
PIN
=
GPIO_P_5
) || \

171 ((
PIN
=
GPIO_P_6
) || \

172 ((
PIN
=
GPIO_P_7
) || \

173 ((
PIN
=
GPIO_P_8
) || \

174 ((
PIN
=
GPIO_P_9
) || \

175 ((
PIN
=
GPIO_P_10
) || \

176 ((
PIN
=
GPIO_P_11
) || \

177 ((
PIN
=
GPIO_P_12
) || \

178 ((
PIN
=
GPIO_P_13
) || \

179 ((
PIN
=
GPIO_P_14
) || \

180 ((
PIN
=
GPIO_P_15
))

189 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

190 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

191 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

192 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

193 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

194 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

195 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

196 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

197 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

198 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

199 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

200 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

201 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

202 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

203 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

204 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

206 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

207 ((
PINSOURCE
=
GPIO_PSour1
) || \

208 ((
PINSOURCE
=
GPIO_PSour2
) || \

209 ((
PINSOURCE
=
GPIO_PSour3
) || \

210 ((
PINSOURCE
=
GPIO_PSour4
) || \

211 ((
PINSOURCE
=
GPIO_PSour5
) || \

212 ((
PINSOURCE
=
GPIO_PSour6
) || \

213 ((
PINSOURCE
=
GPIO_PSour7
) || \

214 ((
PINSOURCE
=
GPIO_PSour8
) || \

215 ((
PINSOURCE
=
GPIO_PSour9
) || \

216 ((
PINSOURCE
=
GPIO_PSour10
) || \

217 ((
PINSOURCE
=
GPIO_PSour11
) || \

218 ((
PINSOURCE
=
GPIO_PSour12
) || \

219 ((
PINSOURCE
=
GPIO_PSour13
) || \

220 ((
PINSOURCE
=
GPIO_PSour14
) || \

221 ((
PINSOURCE
=
GPIO_PSour15
))

232 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

233 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

234 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

235 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

236 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

241 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

242 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

247 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

248 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

249 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

254 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

255 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

256 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

257 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

262 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

263 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

264 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

269 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

270 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

275 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

280 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

281 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

282 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

283 
	#GPIO_AF_I2S3ext
 ((
ut8_t
)0x07

	)

288 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

289 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

290 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

295 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

296 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

297 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

298 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

299 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

304 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

305 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

310 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

315 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

316 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

317 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

322 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

327 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

329 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

330 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

331 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

332 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

333 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

334 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

335 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

336 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

337 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

338 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

339 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

340 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

341 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

342 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

343 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

344 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_FSMC
) || \

345 ((
AF
=
GPIO_AF_OTG_HS_FS
|| ((AF=
GPIO_AF_SDIO
) || \

346 ((
AF
=
GPIO_AF_DCMI
|| ((AF=
GPIO_AF_EVENTOUT
))

355 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

357 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

358 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

359 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

373 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

376 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

377 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

378 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

381 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

382 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

383 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

384 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

385 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

386 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

387 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

388 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

389 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

392 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

394 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_hash.h

24 #ide
__STM32F4xx_HASH_H


25 
	#__STM32F4xx_HASH_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
HASH_AlgoSei
;

51 
ut32_t
 
HASH_AlgoMode
;

53 
ut32_t
 
HASH_DaTy
;

56 
ut32_t
 
HASH_HMACKeyTy
;

58 }
	tHASH_InTyDef
;

65 
ut32_t
 
Da
[5];

67 } 
	tHASH_MsgDige
;

74 
ut32_t
 
HASH_IMR
;

75 
ut32_t
 
HASH_STR
;

76 
ut32_t
 
HASH_CR
;

77 
ut32_t
 
HASH_CSR
[51];

78 }
	tHASH_Cڋxt
;

89 
	#HASH_AlgoSei_SHA1
 ((
ut16_t
)0x0000

	)

90 
	#HASH_AlgoSei_MD5
 ((
ut16_t
)0x0080

	)

92 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
|| \

	)

93 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

101 
	#HASH_AlgoMode_HASH
 ((
ut16_t
)0x0000

	)

102 
	#HASH_AlgoMode_HMAC
 ((
ut16_t
)0x0040

	)

104 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
|| \

	)

105 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

113 
	#HASH_DaTy_32b
 ((
ut16_t
)0x0000)

	)

114 
	#HASH_DaTy_16b
 ((
ut16_t
)0x0010)

	)

115 
	#HASH_DaTy_8b
 ((
ut16_t
)0x0020)

	)

116 
	#HASH_DaTy_1b
 ((
ut16_t
)0x0030)

	)

118 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

	)

119 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

120 ((
DATATYPE
=
HASH_DaTy_8b
)|| \

121 ((
DATATYPE
=
HASH_DaTy_1b
))

129 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

130 
	#HASH_HMACKeyTy_LgKey
 ((
ut32_t
)0x00010000

	)

132 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
|| \

	)

133 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

141 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

150 
	#HASH_IT_DINI
 ((
ut8_t
)0x01

	)

151 
	#HASH_IT_DCI
 ((
ut8_t
)0x02

	)

153 
	#IS_HASH_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

154 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

163 
	#HASH_FLAG_DINIS
 ((
ut16_t
)0x0001

	)

164 
	#HASH_FLAG_DCIS
 ((
ut16_t
)0x0002

	)

165 
	#HASH_FLAG_DMAS
 ((
ut16_t
)0x0004

	)

166 
	#HASH_FLAG_BUSY
 ((
ut16_t
)0x0008

	)

167 
	#HASH_FLAG_DINNE
 ((
ut16_t
)0x1000

	)

169 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
|| \

	)

170 ((
FLAG
=
HASH_FLAG_DCIS
) || \

171 ((
FLAG
=
HASH_FLAG_DMAS
) || \

172 ((
FLAG
=
HASH_FLAG_BUSY
) || \

173 ((
FLAG
=
HASH_FLAG_DINNE
))

175 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
|| \

	)

176 ((
FLAG
=
HASH_FLAG_DCIS
))

190 
HASH_DeIn
();

193 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

194 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

195 
HASH_Ret
();

198 
HASH_DaIn
(
ut32_t
 
Da
);

199 
ut8_t
 
HASH_GInFIFOWdsNbr
();

200 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

201 
HASH_SDige
();

202 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

205 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

206 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

209 
HASH_DMACmd
(
FuniڮS
 
NewS
);

212 
HASH_ITCfig
(
ut8_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

213 
FgStus
 
HASH_GFgStus
(
ut16_t
 
HASH_FLAG
);

214 
HASH_CˬFg
(
ut16_t
 
HASH_FLAG
);

215 
ITStus
 
HASH_GITStus
(
ut8_t
 
HASH_IT
);

216 
HASH_CˬITPdgB
(
ut8_t
 
HASH_IT
);

219 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

220 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

221 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

222 
ut8_t
 
Ouut
[20]);

225 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

226 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

227 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

228 
ut8_t
 
Ouut
[16]);

230 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_i2c.h

24 #ide
__STM32F4xx_I2C_H


25 
	#__STM32F4xx_I2C_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
I2C_ClockSed
;

53 
ut16_t
 
I2C_Mode
;

56 
ut16_t
 
I2C_DutyCye
;

59 
ut16_t
 
I2C_OwnAddss1
;

62 
ut16_t
 
I2C_Ack
;

65 
ut16_t
 
I2C_AcknowdgedAddss
;

67 }
	tI2C_InTyDef
;

76 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
|| \

	)

77 ((
PERIPH
=
I2C2
) || \

78 ((
PERIPH
=
I2C3
))

83 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

84 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

85 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

86 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

87 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

88 ((
MODE
=
I2C_Mode_SMBusHo
))

97 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

98 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

99 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

100 ((
CYCLE
=
I2C_DutyCye_2
))

109 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

110 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

111 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

112 ((
STATE
=
I2C_Ack_Dib
))

121 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

122 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

123 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

124 ((
DIRECTION
=
I2C_Dei_Reiv
))

133 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

134 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

135 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

136 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

145 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

146 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

147 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

148 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

149 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

150 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

151 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

152 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

153 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

154 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

155 ((
REGISTER
=
I2C_Regi_CR2
) || \

156 ((
REGISTER
=
I2C_Regi_OAR1
) || \

157 ((
REGISTER
=
I2C_Regi_OAR2
) || \

158 ((
REGISTER
=
I2C_Regi_DR
) || \

159 ((
REGISTER
=
I2C_Regi_SR1
) || \

160 ((
REGISTER
=
I2C_Regi_SR2
) || \

161 ((
REGISTER
=
I2C_Regi_CCR
) || \

162 ((
REGISTER
=
I2C_Regi_TRISE
))

171 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

172 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

173 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
|| \

	)

174 ((
POSITION
=
I2C_NACKPosi_Cut
))

183 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

184 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

185 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

186 ((
ALERT
=
I2C_SMBusA˹_High
))

195 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

196 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

197 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

198 ((
POSITION
=
I2C_PECPosi_Cut
))

207 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

208 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

209 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

210 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

219 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

220 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

221 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

222 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

223 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

224 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

225 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

226 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

227 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

228 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

229 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

230 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

231 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

232 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

234 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

236 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

237 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

238 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

239 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

240 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

241 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

242 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

255 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

256 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

257 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

258 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

259 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

260 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

261 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

267 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

268 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

269 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

270 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

271 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

272 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

273 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

274 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

275 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

276 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

277 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

278 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

279 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

280 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

282 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

284 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

285 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

286 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

287 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

288 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

289 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

290 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

291 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

292 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

293 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

294 ((
FLAG
=
I2C_FLAG_SB
))

318 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

346 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

347 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

349 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

382 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

386 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

388 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

425 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

426 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

429 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

430 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

433 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

464 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

466 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

471 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

473 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

481 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

482 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

483 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

484 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

485 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

486 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

487 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

488 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

489 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

490 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

491 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

492 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

493 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

494 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

495 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

496 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

497 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

498 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

499 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

509 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

518 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

531 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

534 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

535 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

536 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

537 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

538 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

539 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

540 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

541 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

542 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

543 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

544 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

545 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

546 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

547 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

548 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

549 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

553 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

556 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

558 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

559 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

562 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

566 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

567 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

659 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

665 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

671 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

674 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

675 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

676 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

678 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_iwdg.h

24 #ide
__STM32F4xx_IWDG_H


25 
	#__STM32F4xx_IWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

53 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

54 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

55 ((
ACCESS
=
IWDG_WreAcss_Dib
))

63 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

64 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

65 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

66 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

67 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

68 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

69 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

70 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

71 ((
PRESCALER
=
IWDG_Psr_8
) || \

72 ((
PRESCALER
=
IWDG_Psr_16
) || \

73 ((
PRESCALER
=
IWDG_Psr_32
) || \

74 ((
PRESCALER
=
IWDG_Psr_64
) || \

75 ((
PRESCALER
=
IWDG_Psr_128
)|| \

76 ((
PRESCALER
=
IWDG_Psr_256
))

84 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

85 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

86 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

87 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

100 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

101 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

102 
IWDG_SRd
(
ut16_t
 
Rd
);

103 
IWDG_RdCou
();

106 
IWDG_Eb
();

109 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

111 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_pwr.h

24 #ide
__STM32F4xx_PWR_H


25 
	#__STM32F4xx_PWR_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

53 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

54 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

55 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

56 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

57 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

58 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

59 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

60 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

62 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

	)

63 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

64 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

65 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

75 
	#PWR_Regut_ON
 ((
ut32_t
)0x00000000)

	)

76 
	#PWR_Regut_LowPow
 
PWR_CR_LPDS


	)

77 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_Regut_ON
|| \

	)

78 ((
REGULATOR
=
PWR_Regut_LowPow
))

87 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

88 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

89 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

95 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x00004000)

	)

96 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00000000)

	)

97 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| ((VOLTAGE=
PWR_Regut_Vޏge_S2
))

	)

107 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

108 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

109 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

110 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

111 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

116 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

121 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

122 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

123 ((
FLAG
=
PWR_FLAG_VOSRDY
))

125 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
))

	)

138 
PWR_DeIn
();

141 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

144 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

145 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

148 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

151 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

152 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

155 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

158 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

159 
PWR_ESTANDBYMode
();

162 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

163 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

165 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rcc.h

23 #ide
__STM32F4xx_RCC_H


24 
	#__STM32F4xx_RCC_H


	)

26 #ifde
__lulus


31 
	~"m32f4xx.h
"

44 
ut32_t
 
SYSCLK_Fqucy
;

45 
ut32_t
 
HCLK_Fqucy
;

46 
ut32_t
 
PCLK1_Fqucy
;

47 
ut32_t
 
PCLK2_Fqucy
;

48 }
	tRCC_ClocksTyDef
;

59 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

60 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

61 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

62 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

63 ((
HSE
=
RCC_HSE_Byss
))

71 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

72 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

73 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
|| \

	)

74 ((
SOURCE
=
RCC_PLLSour_HSE
))

75 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

76 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

77 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

78 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

80 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

81 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

89 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

90 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

91 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

92 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

93 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

94 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

102 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

103 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

104 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

105 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

106 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

107 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

108 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

109 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

110 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

111 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

112 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

113 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

114 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

115 ((
HCLK
=
RCC_SYSCLK_Div512
))

123 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

124 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

125 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

126 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

127 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

128 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

129 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

130 ((
PCLK
=
RCC_HCLK_Div16
))

138 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

139 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

140 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

141 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

142 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

143 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

144 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

145 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0xC0=0x00&& ((IT!0x00))

	)

146 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

147 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

148 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

149 ((
IT
=
RCC_IT_PLLI2SRDY
))

150 
	#IS_RCC_CLEAR_IT
(
IT
((((IT& (
ut8_t
)0x40=0x00&& ((IT!0x00))

	)

158 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

159 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

160 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

161 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

162 ((
LSE
=
RCC_LSE_Byss
))

170 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

171 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

172 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

173 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

174 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

175 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

176 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

177 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

178 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

179 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

180 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

181 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

182 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

183 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

184 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

185 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

186 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

187 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

188 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

189 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

190 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

191 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

192 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

193 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

194 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

195 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

196 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

197 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

198 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

199 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

200 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

201 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

202 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

203 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

204 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

205 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

206 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

207 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

208 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

209 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

210 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

211 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

212 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

213 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

214 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

215 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

216 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

217 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

218 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

219 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

220 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

221 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

222 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

223 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

224 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

225 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

226 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

227 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

228 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

229 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

230 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

231 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

232 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

233 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

241 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

242 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

244 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

252 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

253 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

254 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

255 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

256 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

257 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

258 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

259 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

260 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

261 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

262 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

263 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

264 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

265 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

266 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

267 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

268 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

269 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

270 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

271 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

272 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

273 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

274 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

275 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x818BEE00=0x00&& ((PERIPH!0x00))

	)

276 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD9FEE00=0x00&& ((PERIPH!0x00))

	)

277 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81986E00=0x00&& ((PERIPH!0x00))

	)

285 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

286 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

287 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

288 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

289 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

290 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

298 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

299 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

307 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

308 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

309 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

310 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

311 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

312 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

313 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

314 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

315 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

316 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

317 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

318 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

319 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

320 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

321 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

322 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

323 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

324 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

325 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

326 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

327 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

328 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

329 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

330 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0xC9013600=0x00&& ((PERIPH!0x00))

	)

338 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

339 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

340 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

341 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

342 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

343 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

344 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

345 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

346 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

347 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

348 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

349 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

350 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

351 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

352 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFF8A0CC=0x00&& ((PERIPH!0x00))

	)

353 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFFF8A6CC=0x00&& ((PERIPH!0x00))

	)

361 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

362 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

363 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

364 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

365 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

366 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

367 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

368 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

369 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

370 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
|| \

	)

371 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

373 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
|| \

	)

374 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

375 ((
DIV
=
RCC_MCO1Div_5
))

383 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

384 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

385 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

386 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

387 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

388 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

389 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

390 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

391 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

392 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

	)

393 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

395 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
|| \

	)

396 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

397 ((
DIV
=
RCC_MCO2Div_5
))

405 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

406 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

407 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

408 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

409 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

410 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

411 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

412 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

413 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

414 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

415 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

416 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

417 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

418 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

419 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

420 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

421 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

422 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

423 ((
FLAG
=
RCC_FLAG_WWDGRST
)|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

424 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
))

425 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

438 
RCC_DeIn
();

441 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

442 
EStus
 
RCC_WaFHSESUp
();

443 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

444 
RCC_HSICmd
(
FuniڮS
 
NewS
);

445 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

446 
RCC_LSICmd
(
FuniڮS
 
NewS
);

448 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

449 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

450 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

451 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

453 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

454 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

455 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

458 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

459 
ut8_t
 
RCC_GSYSCLKSour
();

460 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

461 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

462 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

463 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

466 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

467 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

468 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

469 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

471 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

472 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

473 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

474 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

475 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

477 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

478 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

479 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

480 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

481 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

483 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

484 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

485 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

486 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

487 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

490 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

491 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

492 
RCC_CˬFg
();

493 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

494 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

496 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rng.h

24 #ide
__STM32F4xx_RNG_H


25 
	#__STM32F4xx_RNG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

53 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

54 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

56 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
|| \

	)

57 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

58 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

59 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
|| \

	)

60 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

68 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

69 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

71 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

72 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

85 
RNG_DeIn
();

88 
RNG_Cmd
(
FuniڮS
 
NewS
);

91 
ut32_t
 
RNG_GRdomNumb
();

94 
RNG_ITCfig
(
FuniڮS
 
NewS
);

95 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

96 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

97 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

98 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

100 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rtc.h

24 #ide
__STM32F4xx_RTC_H


25 
	#__STM32F4xx_RTC_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

49 
ut32_t
 
RTC_HourFm
;

52 
ut32_t
 
RTC_AsynchPdiv
;

55 
ut32_t
 
RTC_SynchPdiv
;

57 }
	tRTC_InTyDef
;

64 
ut8_t
 
RTC_Hours
;

69 
ut8_t
 
RTC_Mus
;

72 
ut8_t
 
RTC_Secds
;

75 
ut8_t
 
RTC_H12
;

77 }
	tRTC_TimeTyDef
;

84 
ut8_t
 
RTC_WkDay
;

87 
ut8_t
 
RTC_Mth
;

90 
ut8_t
 
RTC_De
;

93 
ut8_t
 
RTC_Yr
;

95 }
	tRTC_DeTyDef
;

102 
RTC_TimeTyDef
 
RTC_ArmTime
;

104 
ut32_t
 
RTC_ArmMask
;

107 
ut32_t
 
RTC_ArmDeWkDayS
;

110 
ut8_t
 
RTC_ArmDeWkDay
;

115 }
	tRTC_ArmTyDef
;

127 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

128 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

129 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
|| \

	)

130 ((
FORMAT
=
RTC_HourFm_24
))

138 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

148 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

157 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

158 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

159 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

160 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

169 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

170 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

171 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

180 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

191 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

192 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

193 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

194 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

195 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

196 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

197 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

198 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

199 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

200 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

201 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

202 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

203 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

204 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

214 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

215 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

216 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

217 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

218 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

219 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

220 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

221 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

222 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

223 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

224 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

225 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

226 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

227 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

236 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

237 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

238 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

239 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

240 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

241 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

242 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

243 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

253 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

254 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

256 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
|| \

	)

257 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

267 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

268 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

269 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

270 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

271 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

272 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

273 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

282 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

283 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

284 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

285 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

294 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

297 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

299 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

301 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

323 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

325 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

327 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
|| \

	)

328 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

329 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

330 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

331 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

332 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

333 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

351 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

360 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

361 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

362 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

363 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

364 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

365 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

366 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
|| \

	)

367 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

368 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

369 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

370 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

371 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

372 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

380 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

381 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

382 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
|| \

	)

383 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

391 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

392 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

393 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

394 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

396 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
|| \

	)

397 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

398 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

399 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

408 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

409 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

410 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
|| \

	)

411 ((
POL
=
RTC_OuutPެy_Low
))

420 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

421 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

422 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
|| \

	)

423 ((
SIGN
=
RTC_CibSign_Negive
))

424 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

433 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

434 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

435 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
|| \

	)

436 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

444 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

446 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

448 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

450 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
|| \

	)

451 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

452 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

461 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

464 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

466 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
|| \

	)

467 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

476 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

485 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

486 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

487 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
|| \

	)

488 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

490 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

491 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

492 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
|| \

	)

493 ((
OPERATION
=
RTC_SteOti_S
))

501 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

502 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

503 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

504 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

505 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
|| \

	)

506 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

507 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

508 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

517 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

519 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

521 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

523 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

525 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
|| \

	)

526 ((
FILTER
=
RTC_TamrFr_2Same
) || \

527 ((
FILTER
=
RTC_TamrFr_4Same
) || \

528 ((
FILTER
=
RTC_TamrFr_8Same
))

536 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

538 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

540 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

542 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

552 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
|| \

	)

553 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

554 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

555 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

556 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

557 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

558 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

568 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

570 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

572 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

574 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

577 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
|| \

	)

578 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

579 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

580 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

588 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

589 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

598 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

599 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

600 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
|| \

	)

601 ((
PIN
=
RTC_TamrP_PI8
))

609 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

610 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

611 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
|| \

	)

612 ((
PIN
=
RTC_TimeSmpP_PI8
))

620 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

621 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

622 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
|| \

	)

623 ((
TYPE
=
RTC_OuutTy_PushPu
))

632 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

633 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

634 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
|| \

	)

635 ((
SEL
=
RTC_ShiAdd1S_S
))

643 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

653 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

654 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

655 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

656 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

657 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

658 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

659 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

660 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

661 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

662 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

663 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

664 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

665 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

666 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

667 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

668 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

669 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

670 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

671 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

672 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

673 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
|| \

	)

674 ((
BKP
=
RTC_BKP_DR1
) || \

675 ((
BKP
=
RTC_BKP_DR2
) || \

676 ((
BKP
=
RTC_BKP_DR3
) || \

677 ((
BKP
=
RTC_BKP_DR4
) || \

678 ((
BKP
=
RTC_BKP_DR5
) || \

679 ((
BKP
=
RTC_BKP_DR6
) || \

680 ((
BKP
=
RTC_BKP_DR7
) || \

681 ((
BKP
=
RTC_BKP_DR8
) || \

682 ((
BKP
=
RTC_BKP_DR9
) || \

683 ((
BKP
=
RTC_BKP_DR10
) || \

684 ((
BKP
=
RTC_BKP_DR11
) || \

685 ((
BKP
=
RTC_BKP_DR12
) || \

686 ((
BKP
=
RTC_BKP_DR13
) || \

687 ((
BKP
=
RTC_BKP_DR14
) || \

688 ((
BKP
=
RTC_BKP_DR15
) || \

689 ((
BKP
=
RTC_BKP_DR16
) || \

690 ((
BKP
=
RTC_BKP_DR17
) || \

691 ((
BKP
=
RTC_BKP_DR18
) || \

692 ((
BKP
=
RTC_BKP_DR19
))

700 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

701 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

702 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

711 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

712 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

713 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

714 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

715 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

716 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

717 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

718 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

719 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

720 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

721 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

722 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

723 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

724 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

725 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
|| \

	)

726 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

727 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

728 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

729 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

730 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

731 ((
FLAG
=
RTC_FLAG_SHPF
))

732 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

740 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

741 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

742 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

743 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

744 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

745 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

747 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

748 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
|| \

	)

749 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

750 ((
IT
=
RTC_IT_TAMP1
))

751 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

760 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

761 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

775 
EStus
 
RTC_DeIn
();

778 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

779 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

780 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

781 
EStus
 
RTC_EInMode
();

782 
RTC_ExInMode
();

783 
EStus
 
RTC_WaFSynchro
();

784 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

785 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

788 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

789 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

790 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

791 
ut32_t
 
RTC_GSubSecd
();

792 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

793 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

794 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

797 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

798 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

799 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

800 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

801 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

802 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

805 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

806 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

807 
ut32_t
 
RTC_GWakeUpCou
();

808 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

811 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

812 
ut32_t
 
RTC_GSteOti
();

815 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

818 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

819 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

820 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

821 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

822 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

823 
ut32_t
 
RTC_SmohCibPlusPuls
,

824 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

827 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

828 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

829 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

830 
ut32_t
 
RTC_GTimeSmpSubSecd
();

833 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

834 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

835 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

836 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

837 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

838 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

839 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

842 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

843 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

847 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

848 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

849 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

852 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

855 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

856 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

857 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

858 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

859 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

861 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_sdio.h

24 #ide
__STM32F4xx_SDIO_H


25 
	#__STM32F4xx_SDIO_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

46 
ut32_t
 
SDIO_ClockEdge
;

49 
ut32_t
 
SDIO_ClockByss
;

53 
ut32_t
 
SDIO_ClockPowSave
;

57 
ut32_t
 
SDIO_BusWide
;

60 
ut32_t
 
SDIO_HdweFlowCڌ
;

63 
ut8_t
 
SDIO_ClockDiv
;

66 } 
	tSDIO_InTyDef
;

70 
ut32_t
 
SDIO_Argumt
;

75 
ut32_t
 
SDIO_CmdIndex
;

77 
ut32_t
 
SDIO_Reڣ
;

80 
ut32_t
 
SDIO_Wa
;

83 
ut32_t
 
SDIO_CPSM
;

86 } 
	tSDIO_CmdInTyDef
;

90 
ut32_t
 
SDIO_DaTimeOut
;

92 
ut32_t
 
SDIO_DaLgth
;

94 
ut32_t
 
SDIO_DaBlockSize
;

97 
ut32_t
 
SDIO_TnsrD
;

101 
ut32_t
 
SDIO_TnsrMode
;

104 
ut32_t
 
SDIO_DPSM
;

107 } 
	tSDIO_DaInTyDef
;

120 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

121 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

122 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

123 ((
EDGE
=
SDIO_ClockEdge_Flg
))

132 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

133 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

134 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

135 ((
BYPASS
=
SDIO_ClockByss_Eb
))

144 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

145 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

146 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

147 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

156 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

157 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

158 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

159 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

160 ((
WIDE
=
SDIO_BusWide_8b
))

170 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

171 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

172 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

173 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

182 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

183 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

184 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

194 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

195 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

196 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

197 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

198 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

199 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

200 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

201 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

202 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

203 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

204 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

205 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

206 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

207 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

208 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

209 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

210 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

211 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

212 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

213 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

214 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

215 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

216 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

217 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

218 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

227 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

236 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

237 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

238 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

239 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

240 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

241 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

250 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

251 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

252 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

253 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

254 ((
WAIT
=
SDIO_Wa_Pd
))

263 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

264 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

265 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

274 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

275 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

276 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

277 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

278 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

279 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

288 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

297 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

298 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

299 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

300 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

301 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

302 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

303 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

304 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

305 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

306 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

307 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

308 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

309 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

310 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

311 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

312 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

313 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

314 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

315 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

316 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

317 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

318 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

335 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

336 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

337 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

338 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

347 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

348 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

349 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

350 ((
MODE
=
SDIO_TnsrMode_Block
))

359 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

360 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

361 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

370 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

371 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

372 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

373 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

374 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

375 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

376 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

377 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

378 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

379 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

380 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

381 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

382 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

383 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

384 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

385 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

386 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

387 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

388 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

389 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

390 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

391 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

392 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

393 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

394 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

395 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

396 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

397 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

398 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

399 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

400 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

401 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

402 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

403 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

404 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

405 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

406 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

407 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

408 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

409 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

410 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

411 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

412 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

413 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

414 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

415 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

416 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

417 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

419 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

421 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

422 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

423 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

424 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

425 ((
IT
=
SDIO_IT_TXUNDERR
) || \

426 ((
IT
=
SDIO_IT_RXOVERR
) || \

427 ((
IT
=
SDIO_IT_CMDREND
) || \

428 ((
IT
=
SDIO_IT_CMDSENT
) || \

429 ((
IT
=
SDIO_IT_DATAEND
) || \

430 ((
IT
=
SDIO_IT_STBITERR
) || \

431 ((
IT
=
SDIO_IT_DBCKEND
) || \

432 ((
IT
=
SDIO_IT_CMDACT
) || \

433 ((
IT
=
SDIO_IT_TXACT
) || \

434 ((
IT
=
SDIO_IT_RXACT
) || \

435 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

436 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

437 ((
IT
=
SDIO_IT_TXFIFOF
) || \

438 ((
IT
=
SDIO_IT_RXFIFOF
) || \

439 ((
IT
=
SDIO_IT_TXFIFOE
) || \

440 ((
IT
=
SDIO_IT_RXFIFOE
) || \

441 ((
IT
=
SDIO_IT_TXDAVL
) || \

442 ((
IT
=
SDIO_IT_RXDAVL
) || \

443 ((
IT
=
SDIO_IT_SDIOIT
) || \

444 ((
IT
=
SDIO_IT_CEATAEND
))

446 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

456 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000000)

	)

457 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000001)

	)

458 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

459 ((
MODE
=
SDIO_RdWaMode_DATA2
))

471 
SDIO_DeIn
();

474 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

475 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

476 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

477 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

478 
ut32_t
 
SDIO_GPowS
();

481 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

482 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

483 
ut8_t
 
SDIO_GCommdReڣ
();

484 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

487 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

488 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

489 
ut32_t
 
SDIO_GDaCou
();

490 
ut32_t
 
SDIO_RdDa
();

491 
SDIO_WreDa
(
ut32_t
 
Da
);

492 
ut32_t
 
SDIO_GFIFOCou
();

495 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

496 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

497 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

498 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

499 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

502 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

503 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

504 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

507 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

510 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

511 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

512 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

513 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

514 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

516 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_spi.h

24 #ide
__STM32F4xx_SPI_H


25 
	#__STM32F4xx_SPI_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut16_t
 
SPI_Dei
;

53 
ut16_t
 
SPI_Mode
;

56 
ut16_t
 
SPI_DaSize
;

59 
ut16_t
 
SPI_CPOL
;

62 
ut16_t
 
SPI_CPHA
;

65 
ut16_t
 
SPI_NSS
;

69 
ut16_t
 
SPI_BaudRePsr
;

75 
ut16_t
 
SPI_FB
;

78 
ut16_t
 
SPI_CRCPynoml
;

79 }
	tSPI_InTyDef
;

88 
ut16_t
 
I2S_Mode
;

91 
ut16_t
 
I2S_Sndd
;

94 
ut16_t
 
I2S_DaFm
;

97 
ut16_t
 
I2S_MCLKOuut
;

100 
ut32_t
 
I2S_AudioFq
;

103 
ut16_t
 
I2S_CPOL
;

105 }
	tI2S_InTyDef
;

113 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

114 ((
PERIPH
=
SPI2
) || \

115 ((
PERIPH
=
SPI3
))

117 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

118 ((
PERIPH
=
SPI2
) || \

119 ((
PERIPH
=
SPI3
) || \

120 ((
PERIPH
=
I2S2ext
) || \

121 ((
PERIPH
=
I2S3ext
))

123 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

124 ((
PERIPH
=
SPI3
))

126 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

127 ((
PERIPH
=
SPI3
) || \

128 ((
PERIPH
=
I2S2ext
) || \

129 ((
PERIPH
=
I2S3ext
))

131 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
|| \

	)

132 ((
PERIPH
=
I2S3ext
))

139 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

140 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

141 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

142 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

143 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

144 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

145 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

146 ((
MODE
=
SPI_Dei_1Le_Tx
))

155 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

156 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

157 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

158 ((
MODE
=
SPI_Mode_Sve
))

167 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

168 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

170 ((
DATASIZE
=
SPI_DaSize_8b
))

179 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

180 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

181 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

182 ((
CPOL
=
SPI_CPOL_High
))

191 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

193 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

194 ((
CPHA
=
SPI_CPHA_2Edge
))

203 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

204 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

205 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

206 ((
NSS
=
SPI_NSS_Hd
))

215 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

216 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

217 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

218 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

219 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

220 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

221 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

222 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

223 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

224 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

225 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

226 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

227 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

228 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

229 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

230 ((
PRESCALER
=
SPI_BaudRePsr_256
))

239 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

240 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

241 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

242 ((
BIT
=
SPI_FB_LSB
))

251 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

252 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

253 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

254 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

255 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

256 ((
MODE
=
I2S_Mode_SveRx
) || \

257 ((
MODE
=
I2S_Mode_MaTx
)|| \

258 ((
MODE
=
I2S_Mode_MaRx
))

268 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

269 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

270 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

271 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

272 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

273 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

274 ((
STANDARD
=
I2S_Sndd_MSB
) || \

275 ((
STANDARD
=
I2S_Sndd_LSB
) || \

276 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

277 ((
STANDARD
=
I2S_Sndd_PCMLg
))

286 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

287 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

288 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

289 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

290 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

291 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

292 ((
FORMAT
=
I2S_DaFm_24b
) || \

293 ((
FORMAT
=
I2S_DaFm_32b
))

302 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

303 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

304 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

305 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

314 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

315 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

316 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

317 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

318 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

319 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

320 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

321 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

322 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

323 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

325 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
&& \

	)

326 ((
FREQ
<
I2S_AudioFq_192k
)) || \

327 ((
FREQ
=
I2S_AudioFq_Deu
))

336 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

337 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

338 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

339 ((
CPOL
=
I2S_CPOL_High
))

348 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

349 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

350 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

359 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

360 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

361 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

362 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

371 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

372 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

373 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

382 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

383 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

384 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

385 ((
DIRECTION
=
SPI_Dei_Tx
))

394 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

395 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

396 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

397 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

398 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

400 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

401 ((
IT
=
SPI_I2S_IT_RXNE
) || \

402 ((
IT
=
SPI_I2S_IT_ERR
))

404 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

405 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

406 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

408 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

410 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

411 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

412 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

413 ((
IT
=
SPI_I2S_IT_TIFRFE
))

422 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

423 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

424 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

425 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

426 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

427 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

428 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

429 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

430 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

432 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

433 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

434 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

435 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

436 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

437 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

446 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

455 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

456 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

457 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

458 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

459 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

460 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

461 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

462 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

463 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

464 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

465 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

466 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

467 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

468 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

469 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

470 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

471 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

472 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

473 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

486 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

489 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

490 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

491 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

492 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

493 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

494 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

495 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

496 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

497 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

498 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

499 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

501 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

504 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

505 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

508 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

509 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

510 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

511 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

514 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

517 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

518 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

519 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

520 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

521 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

523 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_syscfg.h

24 #ide
__STM32F4xx_SYSCFG_H


25 
	#__STM32F4xx_SYSCFG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

52 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

53 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

54 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

55 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

56 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

57 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

58 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

59 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

60 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

62 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
|| \

	)

63 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

64 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

65 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

66 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

67 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

68 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

69 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

70 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
))

79 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

80 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

81 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

82 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

83 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

84 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

85 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

86 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

87 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

88 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

89 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

90 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

91 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

92 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

93 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

94 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

95 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
|| \

	)

96 ((
PINSOURCE
=
EXTI_PSour1
) || \

97 ((
PINSOURCE
=
EXTI_PSour2
) || \

98 ((
PINSOURCE
=
EXTI_PSour3
) || \

99 ((
PINSOURCE
=
EXTI_PSour4
) || \

100 ((
PINSOURCE
=
EXTI_PSour5
) || \

101 ((
PINSOURCE
=
EXTI_PSour6
) || \

102 ((
PINSOURCE
=
EXTI_PSour7
) || \

103 ((
PINSOURCE
=
EXTI_PSour8
) || \

104 ((
PINSOURCE
=
EXTI_PSour9
) || \

105 ((
PINSOURCE
=
EXTI_PSour10
) || \

106 ((
PINSOURCE
=
EXTI_PSour11
) || \

107 ((
PINSOURCE
=
EXTI_PSour12
) || \

108 ((
PINSOURCE
=
EXTI_PSour13
) || \

109 ((
PINSOURCE
=
EXTI_PSour14
) || \

110 ((
PINSOURCE
=
EXTI_PSour15
))

119 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

120 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

121 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

122 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

124 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

125 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

126 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

127 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

136 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

137 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

139 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
|| \

	)

140 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

152 
SYSCFG_DeIn
();

153 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

154 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

155 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

156 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

157 
FgStus
 
SYSCFG_GComntiClStus
();

159 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_tim.h

24 #ide
__STM32F4xx_TIM_H


25 
	#__STM32F4xx_TIM_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

51 
ut16_t
 
TIM_Psr
;

54 
ut16_t
 
TIM_CouMode
;

57 
ut32_t
 
TIM_Piod
;

61 
ut16_t
 
TIM_ClockDivisi
;

64 
ut8_t
 
TIM_RiCou
;

72 } 
	tTIM_TimeBaInTyDef
;

80 
ut16_t
 
TIM_OCMode
;

83 
ut16_t
 
TIM_OuutS
;

86 
ut16_t
 
TIM_OuutNS
;

90 
ut32_t
 
TIM_Pul
;

93 
ut16_t
 
TIM_OCPެy
;

96 
ut16_t
 
TIM_OCNPެy
;

100 
ut16_t
 
TIM_OCIdS
;

104 
ut16_t
 
TIM_OCNIdS
;

107 } 
	tTIM_OCInTyDef
;

116 
ut16_t
 
TIM_Chl
;

119 
ut16_t
 
TIM_ICPެy
;

122 
ut16_t
 
TIM_ICSei
;

125 
ut16_t
 
TIM_ICPsr
;

128 
ut16_t
 
TIM_ICFr
;

130 } 
	tTIM_ICInTyDef
;

140 
ut16_t
 
TIM_OSSRS
;

143 
ut16_t
 
TIM_OSSIS
;

146 
ut16_t
 
TIM_LOCKLev
;

149 
ut16_t
 
TIM_DdTime
;

153 
ut16_t
 
TIM_Bak
;

156 
ut16_t
 
TIM_BakPެy
;

159 
ut16_t
 
TIM_AutomicOuut
;

161 } 
	tTIM_BDTRInTyDef
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

170 ((
PERIPH
=
TIM2
) || \

171 ((
PERIPH
=
TIM3
) || \

172 ((
PERIPH
=
TIM4
) || \

173 ((
PERIPH
=
TIM5
) || \

174 ((
PERIPH
=
TIM6
) || \

175 ((
PERIPH
=
TIM7
) || \

176 ((
PERIPH
=
TIM8
) || \

177 ((
PERIPH
=
TIM9
) || \

178 ((
PERIPH
=
TIM10
) || \

179 ((
PERIPH
=
TIM11
) || \

180 ((
PERIPH
=
TIM12
) || \

181 (((
PERIPH
=
TIM13
) || \

182 ((
PERIPH
=
TIM14
)))

184 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

185 ((
PERIPH
=
TIM2
) || \

186 ((
PERIPH
=
TIM3
) || \

187 ((
PERIPH
=
TIM4
) || \

188 ((
PERIPH
=
TIM5
) || \

189 ((
PERIPH
=
TIM8
) || \

190 ((
PERIPH
=
TIM9
) || \

191 ((
PERIPH
=
TIM10
) || \

192 ((
PERIPH
=
TIM11
) || \

193 ((
PERIPH
=
TIM12
) || \

194 ((
PERIPH
=
TIM13
) || \

195 ((
PERIPH
=
TIM14
))

198 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

199 ((
PERIPH
=
TIM2
) || \

200 ((
PERIPH
=
TIM3
) || \

201 ((
PERIPH
=
TIM4
) || \

202 ((
PERIPH
=
TIM5
) || \

203 ((
PERIPH
=
TIM8
) || \

204 ((
PERIPH
=
TIM9
) || \

205 ((
PERIPH
=
TIM12
))

207 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

208 ((
PERIPH
=
TIM2
) || \

209 ((
PERIPH
=
TIM3
) || \

210 ((
PERIPH
=
TIM4
) || \

211 ((
PERIPH
=
TIM5
) || \

212 ((
PERIPH
=
TIM8
))

214 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

215 ((
PERIPH
=
TIM8
))

217 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

218 ((
PERIPH
=
TIM2
) || \

219 ((
PERIPH
=
TIM3
) || \

220 ((
PERIPH
=
TIM4
) || \

221 ((
PERIPH
=
TIM5
) || \

222 ((
PERIPH
=
TIM6
) || \

223 ((
PERIPH
=
TIM7
) || \

224 ((
PERIPH
=
TIM8
))

226 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
|| \

	)

227 ((
TIMx
=
TIM5
) || \

228 ((
TIMx
=
TIM11
))

234 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

235 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

236 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

237 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

238 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

239 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

240 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

241 ((
MODE
=
TIM_OCMode_Aive
) || \

242 ((
MODE
=
TIM_OCMode_Iive
) || \

243 ((
MODE
=
TIM_OCMode_Togg
)|| \

244 ((
MODE
=
TIM_OCMode_PWM1
) || \

245 ((
MODE
=
TIM_OCMode_PWM2
))

246 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
) || \

252 ((
MODE
=
TIM_FdAi_Aive
) || \

253 ((
MODE
=
TIM_FdAi_InAive
))

262 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

263 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

264 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

265 ((
MODE
=
TIM_OPMode_Rive
))

274 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

275 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

276 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

277 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

279 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

280 ((
CHANNEL
=
TIM_Chl_2
) || \

281 ((
CHANNEL
=
TIM_Chl_3
) || \

282 ((
CHANNEL
=
TIM_Chl_4
))

284 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

285 ((
CHANNEL
=
TIM_Chl_2
))

286 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

287 ((
CHANNEL
=
TIM_Chl_2
) || \

288 ((
CHANNEL
=
TIM_Chl_3
))

297 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

298 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

299 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

300 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

301 ((
DIV
=
TIM_CKD_DIV2
) || \

302 ((
DIV
=
TIM_CKD_DIV4
))

311 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

312 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

313 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

314 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

315 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

316 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

317 ((
MODE
=
TIM_CouMode_Down
) || \

318 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

319 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

320 ((
MODE
=
TIM_CouMode_CrAligd3
))

329 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

330 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

331 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

332 ((
POLARITY
=
TIM_OCPެy_Low
))

341 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

342 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

343 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

344 ((
POLARITY
=
TIM_OCNPެy_Low
))

353 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

354 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

355 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

356 ((
STATE
=
TIM_OuutS_Eb
))

365 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

366 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

367 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

368 ((
STATE
=
TIM_OuutNS_Eb
))

377 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

378 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

379 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

380 ((
CCX
=
TIM_CCx_Dib
))

389 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

390 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

391 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

392 ((
CCXN
=
TIM_CCxN_Dib
))

401 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

402 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

403 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

404 ((
STATE
=
TIM_Bak_Dib
))

413 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

414 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

415 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

416 ((
POLARITY
=
TIM_BakPެy_High
))

425 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

426 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

427 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

428 ((
STATE
=
TIM_AutomicOuut_Dib
))

437 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

438 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

439 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

440 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

441 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

442 ((
LEVEL
=
TIM_LOCKLev_1
) || \

443 ((
LEVEL
=
TIM_LOCKLev_2
) || \

444 ((
LEVEL
=
TIM_LOCKLev_3
))

453 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

454 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

455 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

456 ((
STATE
=
TIM_OSSIS_Dib
))

465 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

466 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

467 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

468 ((
STATE
=
TIM_OSSRS_Dib
))

477 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

478 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

479 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

480 ((
STATE
=
TIM_OCIdS_Ret
))

489 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

490 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

491 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

492 ((
STATE
=
TIM_OCNIdS_Ret
))

501 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

502 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

503 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

504 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

505 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

506 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

515 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

517 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

519 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

520 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

521 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

522 ((
SELECTION
=
TIM_ICSei_TRC
))

531 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

532 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

533 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

534 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

535 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

536 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

537 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

538 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

547 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

548 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

549 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

550 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

551 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

552 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

553 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

554 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

555 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

557 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

558 ((
IT
=
TIM_IT_CC1
) || \

559 ((
IT
=
TIM_IT_CC2
) || \

560 ((
IT
=
TIM_IT_CC3
) || \

561 ((
IT
=
TIM_IT_CC4
) || \

562 ((
IT
=
TIM_IT_COM
) || \

563 ((
IT
=
TIM_IT_Trigg
) || \

564 ((
IT
=
TIM_IT_Bak
))

573 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

574 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

575 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

576 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

577 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

578 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

579 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

580 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

581 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

582 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

583 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

584 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

585 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

586 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

587 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

588 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

589 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

590 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

591 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

592 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

593 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

594 ((
BASE
=
TIM_DMABa_CR2
) || \

595 ((
BASE
=
TIM_DMABa_SMCR
) || \

596 ((
BASE
=
TIM_DMABa_DIER
) || \

597 ((
BASE
=
TIM_DMABa_SR
) || \

598 ((
BASE
=
TIM_DMABa_EGR
) || \

599 ((
BASE
=
TIM_DMABa_CCMR1
) || \

600 ((
BASE
=
TIM_DMABa_CCMR2
) || \

601 ((
BASE
=
TIM_DMABa_CCER
) || \

602 ((
BASE
=
TIM_DMABa_CNT
) || \

603 ((
BASE
=
TIM_DMABa_PSC
) || \

604 ((
BASE
=
TIM_DMABa_ARR
) || \

605 ((
BASE
=
TIM_DMABa_RCR
) || \

606 ((
BASE
=
TIM_DMABa_CCR1
) || \

607 ((
BASE
=
TIM_DMABa_CCR2
) || \

608 ((
BASE
=
TIM_DMABa_CCR3
) || \

609 ((
BASE
=
TIM_DMABa_CCR4
) || \

610 ((
BASE
=
TIM_DMABa_BDTR
) || \

611 ((
BASE
=
TIM_DMABa_DCR
) || \

612 ((
BASE
=
TIM_DMABa_OR
))

621 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

622 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

623 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

624 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

625 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

626 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

627 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

628 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

629 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

630 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

631 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

632 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

633 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

634 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

635 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

636 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

637 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

638 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

639 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
|| \

	)

640 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

641 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

642 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

643 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

644 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

645 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

646 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

665 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

666 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

667 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

668 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

669 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

670 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

671 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

672 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

682 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

683 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

684 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

685 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

686 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

687 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

688 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

689 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

698 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

699 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

700 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

701 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

702 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

703 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

704 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

705 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

706 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

707 ((
SELECTION
=
TIM_TS_ITR1
) || \

708 ((
SELECTION
=
TIM_TS_ITR2
) || \

709 ((
SELECTION
=
TIM_TS_ITR3
) || \

710 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

711 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

712 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

713 ((
SELECTION
=
TIM_TS_ETRF
))

714 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

715 ((
SELECTION
=
TIM_TS_ITR1
) || \

716 ((
SELECTION
=
TIM_TS_ITR2
) || \

717 ((
SELECTION
=
TIM_TS_ITR3
))

726 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

727 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

728 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

737 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

738 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

739 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

740 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

749 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

750 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

751 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

752 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

761 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

762 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

763 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

764 ((
ACTION
=
TIM_FdAi_InAive
))

773 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

774 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

775 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

776 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

777 ((
MODE
=
TIM_EncodMode_TI2
) || \

778 ((
MODE
=
TIM_EncodMode_TI12
))

788 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

789 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

790 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

791 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

792 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

793 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

794 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

795 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

796 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

806 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

809 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

810 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

811 ((
SOURCE
=
TIM_UpdeSour_Regur
))

820 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

821 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

822 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

823 ((
STATE
=
TIM_OCPld_Dib
))

832 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

833 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

834 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

835 ((
STATE
=
TIM_OCFa_Dib
))

845 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

846 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

847 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

848 ((
STATE
=
TIM_OCCˬ_Dib
))

857 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

858 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

859 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

860 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

861 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

862 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

863 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

864 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

865 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

866 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

867 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

868 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

869 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

870 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

871 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

872 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

881 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

882 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

883 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

884 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

885 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

886 ((
MODE
=
TIM_SveMode_Ged
) || \

887 ((
MODE
=
TIM_SveMode_Trigg
) || \

888 ((
MODE
=
TIM_SveMode_Ex1
))

897 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

898 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

899 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

900 ((
STATE
=
TIM_MaSveMode_Dib
))

908 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

909 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

910 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

911 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

913 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

914 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

915 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

916 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

918 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

919 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

921 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

	)

922 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

923 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

924 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

925 ((
TIM_REMAP
=
TIM5_GPIO
)||\

926 ((
TIM_REMAP
=
TIM5_LSI
)||\

927 ((
TIM_REMAP
=
TIM5_LSE
)||\

928 ((
TIM_REMAP
=
TIM5_RTC
)||\

929 ((
TIM_REMAP
=
TIM11_GPIO
)||\

930 ((
TIM_REMAP
=
TIM11_HSE
))

939 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

940 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

941 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

942 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

943 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

944 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

945 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

946 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

947 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

948 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

949 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

950 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

951 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

952 ((
FLAG
=
TIM_FLAG_CC1
) || \

953 ((
FLAG
=
TIM_FLAG_CC2
) || \

954 ((
FLAG
=
TIM_FLAG_CC3
) || \

955 ((
FLAG
=
TIM_FLAG_CC4
) || \

956 ((
FLAG
=
TIM_FLAG_COM
) || \

957 ((
FLAG
=
TIM_FLAG_Trigg
) || \

958 ((
FLAG
=
TIM_FLAG_Bak
) || \

959 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

960 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

961 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

962 ((
FLAG
=
TIM_FLAG_CC4OF
))

972 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

981 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

990 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

991 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

992 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

993 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

994 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

995 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

996 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

997 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

998 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

999 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1000 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1001 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1002 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1003 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1004 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1005 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1006 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1007 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1020 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1021 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1022 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1023 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1024 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1025 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1026 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1027 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1028 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1029 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1030 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1031 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1032 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1033 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1034 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1037 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1038 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1039 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1040 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1041 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1042 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1043 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1044 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1045 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1046 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1047 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1048 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1049 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1050 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1051 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1052 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1053 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1054 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1055 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1056 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1057 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1058 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1059 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1060 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1061 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1062 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1063 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1064 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1065 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1066 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1067 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1068 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1069 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1071 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1074 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1075 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1076 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1077 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1078 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1079 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1080 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1081 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1082 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1083 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1084 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1087 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1088 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1089 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1090 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1091 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1094 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1095 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1096 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1097 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1098 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1099 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1100 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1101 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1102 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1105 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1106 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1107 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1108 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1109 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1110 
ut16_t
 
ExtTRGFr
);

1111 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1112 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1115 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1116 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1117 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1118 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1119 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1120 
ut16_t
 
ExtTRGFr
);

1123 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1124 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1125 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1128 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1130 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_usart.h

24 #ide
__STM32F4xx_USART_H


25 
	#__STM32F4xx_USART_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

50 
ut32_t
 
USART_BaudRe
;

56 
ut16_t
 
USART_WdLgth
;

59 
ut16_t
 
USART_StBs
;

62 
ut16_t
 
USART_Py
;

69 
ut16_t
 
USART_Mode
;

72 
ut16_t
 
USART_HdweFlowCڌ
;

75 } 
	tUSART_InTyDef
;

84 
ut16_t
 
USART_Clock
;

87 
ut16_t
 
USART_CPOL
;

90 
ut16_t
 
USART_CPHA
;

93 
ut16_t
 
USART_LaB
;

96 } 
	tUSART_ClockInTyDef
;

104 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

105 ((
PERIPH
=
USART2
) || \

106 ((
PERIPH
=
USART3
) || \

107 ((
PERIPH
=
UART4
) || \

108 ((
PERIPH
=
UART5
) || \

109 ((
PERIPH
=
USART6
))

111 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

112 ((
PERIPH
=
USART2
) || \

113 ((
PERIPH
=
USART3
) || \

114 ((
PERIPH
=
USART6
))

120 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

121 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

123 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

124 ((
LENGTH
=
USART_WdLgth_9b
))

133 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

134 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

135 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

136 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

137 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

138 ((
STOPBITS
=
USART_StBs_0_5
) || \

139 ((
STOPBITS
=
USART_StBs_2
) || \

140 ((
STOPBITS
=
USART_StBs_1_5
))

149 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

150 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

151 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

152 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

153 ((
PARITY
=
USART_Py_Ev
) || \

154 ((
PARITY
=
USART_Py_Odd
))

163 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

164 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

165 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

173 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

174 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

175 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

176 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

177 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

178 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

179 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

180 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

181 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

189 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

190 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

191 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

192 ((
CLOCK
=
USART_Clock_Eb
))

201 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

202 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

203 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

213 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

214 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

215 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

225 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

226 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

227 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

228 ((
LASTBIT
=
USART_LaB_Eb
))

237 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

238 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

239 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

240 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

241 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

242 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

243 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

244 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

245 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

246 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

247 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

248 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

253 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

258 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

259 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

260 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

261 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

262 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

263 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

264 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

265 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

266 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

267 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

268 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

269 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

278 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

279 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

280 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

290 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

291 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

292 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

293 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

302 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

303 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

304 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

305 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

306 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

315 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

316 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

317 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

318 ((
MODE
=
USART_IrDAMode_Nm
))

327 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

328 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

329 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

330 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

331 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

332 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

333 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

334 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

335 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

336 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

337 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

338 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

339 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

340 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

341 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

343 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

345 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

346 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

347 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

361 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

364 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

365 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

366 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

367 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

368 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

369 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

370 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

371 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

374 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

375 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

378 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

379 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

380 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

383 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

384 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

385 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

388 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

392 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

396 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

397 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

403 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

404 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

405 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

406 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

407 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

409 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_wwdg.h

24 #ide
__STM32F4xx_WWDG_H


25 
	#__STM32F4xx_WWDG_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

53 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

54 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

55 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

56 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

57 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

58 ((
PRESCALER
=
WWDG_Psr_2
) || \

59 ((
PRESCALER
=
WWDG_Psr_4
) || \

60 ((
PRESCALER
=
WWDG_Psr_8
))

61 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

62 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

76 
WWDG_DeIn
();

79 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

80 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

81 
WWDG_EbIT
();

82 
WWDG_SCou
(
ut8_t
 
Cou
);

85 
WWDG_Eb
(
ut8_t
 
Cou
);

88 
FgStus
 
WWDG_GFgStus
();

89 
WWDG_CˬFg
();

91 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/misc.c

70 
	~"misc.h
"

83 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

112 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

115 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

118 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

119 
	}
}

130 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

132 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

136 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

137 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

139 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

142 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

143 
tm
 = (0x4 - 
tmriܙy
);

144 
tmpsub
 =mpsub >> 
tmriܙy
;

146 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

147 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

149 
tmriܙy
 =mppriority << 0x04;

151 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

154 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

155 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

160 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

163 
	}
}

174 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

177 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

178 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

180 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

181 
	}
}

193 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

196 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

197 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

199 i(
NewS
 !
DISABLE
)

201 
SCB
->
SCR
 |
LowPowMode
;

205 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

207 
	}
}

217 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

220 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

221 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

223 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

227 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

229 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_adc.c

98 
	~"m32f4xx_adc.h
"

99 
	~"m32f4xx_rcc.h
"

114 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

117 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

120 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

123 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

126 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

129 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

132 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

135 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

138 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

139 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

140 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

143 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

146 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

149 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

150 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

153 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

154 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

157 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

160 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

163 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

206 
	$ADC_DeIn
()

209 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

213 
	}
}

228 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

230 
ut32_t
 
tmeg1
 = 0;

231 
ut8_t
 
tmeg2
 = 0;

233 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

234 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

235 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

236 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

237 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

238 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

239 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

240 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

244 
tmeg1
 = 
ADCx
->
CR1
;

247 
tmeg1
 &
CR1_CLEAR_MASK
;

252 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

253 
ADC_InSu
->
ADC_Resuti
);

255 
ADCx
->
CR1
 = 
tmeg1
;

258 
tmeg1
 = 
ADCx
->
CR2
;

261 
tmeg1
 &
CR2_CLEAR_MASK
;

269 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

270 
ADC_InSu
->
ADC_ExTrigCv
 |

271 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

272 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

275 
ADCx
->
CR2
 = 
tmeg1
;

278 
tmeg1
 = 
ADCx
->
SQR1
;

281 
tmeg1
 &
SQR1_L_RESET
;

285 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

286 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

289 
ADCx
->
SQR1
 = 
tmeg1
;

290 
	}
}

303 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

306 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

309 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

312 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

315 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

318 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

321 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

324 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

325 
	}
}

334 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

336 
ut32_t
 
tmeg1
 = 0;

338 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

339 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

340 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

341 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

344 
tmeg1
 = 
ADC
->
CCR
;

347 
tmeg1
 &
CR_CLEAR_MASK
;

355 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

356 
ADC_CommInSu
->
ADC_Psr
 |

357 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

358 
ADC_CommInSu
->
ADC_TwoSamgDay
);

361 
ADC
->
CCR
 = 
tmeg1
;

362 
	}
}

370 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

373 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

376 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

379 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

382 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

383 
	}
}

392 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

395 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

396 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

397 i(
NewS
 !
DISABLE
)

400 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

405 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

407 
	}
}

450 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

452 
ut32_t
 
tmeg
 = 0;

454 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

455 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

458 
tmeg
 = 
ADCx
->
CR1
;

461 
tmeg
 &
CR1_AWDMode_RESET
;

464 
tmeg
 |
ADC_AlogWchdog
;

467 
ADCx
->
CR1
 = 
tmeg
;

468 
	}
}

479 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

480 
ut16_t
 
LowThshd
)

483 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

484 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

485 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

488 
ADCx
->
HTR
 = 
HighThshd
;

491 
ADCx
->
LTR
 = 
LowThshd
;

492 
	}
}

520 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

522 
ut32_t
 
tmeg
 = 0;

524 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

525 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

528 
tmeg
 = 
ADCx
->
CR1
;

531 
tmeg
 &
CR1_AWDCH_RESET
;

534 
tmeg
 |
ADC_Chl
;

537 
ADCx
->
CR1
 = 
tmeg
;

538 
	}
}

585 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

588 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

589 i(
NewS
 !
DISABLE
)

592 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

597 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

599 
	}
}

607 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

610 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

611 i(
NewS
 !
DISABLE
)

614 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

619 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

621 
	}
}

708 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

710 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

712 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

714 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

715 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

718 i(
ADC_Chl
 > 
ADC_Chl_9
)

721 
tmeg1
 = 
ADCx
->
SMPR1
;

724 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

727 
tmeg1
 &~
tmeg2
;

730 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

733 
tmeg1
 |
tmeg2
;

736 
ADCx
->
SMPR1
 = 
tmeg1
;

741 
tmeg1
 = 
ADCx
->
SMPR2
;

744 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

747 
tmeg1
 &~
tmeg2
;

750 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

753 
tmeg1
 |
tmeg2
;

756 
ADCx
->
SMPR2
 = 
tmeg1
;

759 i(
Rk
 < 7)

762 
tmeg1
 = 
ADCx
->
SQR3
;

765 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

768 
tmeg1
 &~
tmeg2
;

771 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

774 
tmeg1
 |
tmeg2
;

777 
ADCx
->
SQR3
 = 
tmeg1
;

780 i(
Rk
 < 13)

783 
tmeg1
 = 
ADCx
->
SQR2
;

786 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

789 
tmeg1
 &~
tmeg2
;

792 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

795 
tmeg1
 |
tmeg2
;

798 
ADCx
->
SQR2
 = 
tmeg1
;

804 
tmeg1
 = 
ADCx
->
SQR1
;

807 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

810 
tmeg1
 &~
tmeg2
;

813 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

816 
tmeg1
 |
tmeg2
;

819 
ADCx
->
SQR1
 = 
tmeg1
;

821 
	}
}

828 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

831 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

834 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

835 
	}
}

842 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

844 
FgStus
 
bus
 = 
RESET
;

846 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

849 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

852 
bus
 = 
SET
;

857 
bus
 = 
RESET
;

861  
bus
;

862 
	}
}

872 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

875 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

876 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

878 i(
NewS
 !
DISABLE
)

881 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

886 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

888 
	}
}

897 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

900 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

901 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

903 i(
NewS
 !
DISABLE
)

906 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

911 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

913 
	}
}

923 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

925 
ut32_t
 
tmeg1
 = 0;

926 
ut32_t
 
tmeg2
 = 0;

929 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

930 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

933 
tmeg1
 = 
ADCx
->
CR1
;

936 
tmeg1
 &
CR1_DISCNUM_RESET
;

939 
tmeg2
 = 
Numb
 - 1;

940 
tmeg1
 |
tmeg2
 << 13;

943 
ADCx
->
CR1
 = 
tmeg1
;

944 
	}
}

955 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

958 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

959 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

961 i(
NewS
 !
DISABLE
)

964 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

969 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

971 
	}
}

978 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

981 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

984  (
ut16_t

ADCx
->
DR
;

985 
	}
}

999 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1002  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1003 
	}
}

1048 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1051 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1052 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1053 i(
NewS
 !
DISABLE
)

1056 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1061 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1063 
	}
}

1072 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1075 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1076 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1077 i(
NewS
 !
DISABLE
)

1080 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1085 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1087 
	}
}

1099 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1103 i(
NewS
 !
DISABLE
)

1106 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1111 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1113 
	}
}

1186 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1188 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1190 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1191 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1192 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1193 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1195 i(
ADC_Chl
 > 
ADC_Chl_9
)

1198 
tmeg1
 = 
ADCx
->
SMPR1
;

1200 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1202 
tmeg1
 &~
tmeg2
;

1204 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 |
tmeg2
;

1208 
ADCx
->
SMPR1
 = 
tmeg1
;

1213 
tmeg1
 = 
ADCx
->
SMPR2
;

1215 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1217 
tmeg1
 &~
tmeg2
;

1219 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 |
tmeg2
;

1223 
ADCx
->
SMPR2
 = 
tmeg1
;

1227 
tmeg1
 = 
ADCx
->
JSQR
;

1229 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1231 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1233 
tmeg1
 &~
tmeg2
;

1235 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 |
tmeg2
;

1239 
ADCx
->
JSQR
 = 
tmeg1
;

1240 
	}
}

1249 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1251 
ut32_t
 
tmeg1
 = 0;

1252 
ut32_t
 
tmeg2
 = 0;

1254 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1255 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1258 
tmeg1
 = 
ADCx
->
JSQR
;

1261 
tmeg1
 &
JSQR_JL_RESET
;

1264 
tmeg2
 = 
Lgth
 - 1;

1265 
tmeg1
 |
tmeg2
 << 20;

1268 
ADCx
->
JSQR
 = 
tmeg1
;

1269 
	}
}

1284 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1286 
__IO
 
ut32_t
 
tmp
 = 0;

1288 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1289 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1290 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1292 
tmp
 = (
ut32_t
)
ADCx
;

1293 
tmp
 +
ADC_InjeedChl
;

1296 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1297 
	}
}

1322 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1324 
ut32_t
 
tmeg
 = 0;

1326 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1327 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1330 
tmeg
 = 
ADCx
->
CR2
;

1333 
tmeg
 &
CR2_JEXTSEL_RESET
;

1336 
tmeg
 |
ADC_ExTrigInjecCv
;

1339 
ADCx
->
CR2
 = 
tmeg
;

1340 
	}
}

1356 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1358 
ut32_t
 
tmeg
 = 0;

1360 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1361 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1363 
tmeg
 = 
ADCx
->
CR2
;

1365 
tmeg
 &
CR2_JEXTEN_RESET
;

1367 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1369 
ADCx
->
CR2
 = 
tmeg
;

1370 
	}
}

1377 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1380 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1382 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1383 
	}
}

1390 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1392 
FgStus
 
bus
 = 
RESET
;

1394 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1397 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1408  
bus
;

1409 
	}
}

1419 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1422 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1423 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1424 i(
NewS
 !
DISABLE
)

1427 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1432 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1434 
	}
}

1445 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1448 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1449 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1450 i(
NewS
 !
DISABLE
)

1453 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1458 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1460 
	}
}

1473 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1475 
__IO
 
ut32_t
 
tmp
 = 0;

1478 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1479 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1481 
tmp
 = (
ut32_t
)
ADCx
;

1482 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1485  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1486 
	}
}

1581 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1583 
ut32_t
 
mask
 = 0;

1585 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1586 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1587 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1590 
mask
 = (
ut8_t
)
ADC_IT
;

1591 
mask
 = (
ut32_t
)0x01 << itmask;

1593 i(
NewS
 !
DISABLE
)

1596 
ADCx
->
CR1
 |
mask
;

1601 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1603 
	}
}

1618 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1620 
FgStus
 
bus
 = 
RESET
;

1622 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1623 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1626 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1629 
bus
 = 
SET
;

1634 
bus
 = 
RESET
;

1637  
bus
;

1638 
	}
}

1653 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1656 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1657 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1660 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1661 
	}
}

1674 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1676 
ITStus
 
bus
 = 
RESET
;

1677 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1680 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1681 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1684 
mask
 = 
ADC_IT
 >> 8;

1687 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1690 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1693 
bus
 = 
SET
;

1698 
bus
 = 
RESET
;

1701  
bus
;

1702 
	}
}

1715 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1717 
ut8_t
 
mask
 = 0;

1719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1720 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1722 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1724 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1725 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_can.c

80 
	~"m32f4xx_n.h
"

81 
	~"m32f4xx_rcc.h
"

95 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

98 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

101 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

104 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

106 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

109 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

111 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

113 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

115 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

117 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

120 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

121 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

122 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

124 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

130 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

162 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

165 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

167 i(
CANx
 =
CAN1
)

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

172 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

181 
	}
}

192 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

194 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

195 
ut32_t
 
wa_ack
 = 0x00000000;

197 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

198 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

199 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

200 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

201 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

204 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

205 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

206 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

207 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

208 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

211 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

214 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

217 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

219 
wa_ack
++;

223 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

225 
InStus
 = 
CAN_InStus_Faed
;

230 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

232 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

236 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

240 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

242 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

246 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

250 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

252 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

256 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

260 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

262 
CANx
->
MCR
 |
CAN_MCR_NART
;

266 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

270 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

272 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

276 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

280 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

282 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

286 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

290 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

291 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

292 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

293 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

294 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

297 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

300 
wa_ack
 = 0;

302 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

304 
wa_ack
++;

308 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

310 
InStus
 = 
CAN_InStus_Faed
;

314 
InStus
 = 
CAN_InStus_Sucss
 ;

319  
InStus
;

320 
	}
}

329 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

331 
ut32_t
 
fr_numb_b_pos
 = 0;

333 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

334 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

335 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

336 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

339 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

342 
CAN1
->
FMR
 |
FMR_FINIT
;

345 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

348 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

351 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

355 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

356 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

357 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

361 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

362 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

363 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

366 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

369 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

371 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

372 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

373 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

381 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

384 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

389 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

393 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

396 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

399 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

402 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

406 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

408 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

412 
CAN1
->
FMR
 &~
FMR_FINIT
;

413 
	}
}

420 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

425 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

428 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

431 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

434 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

437 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

440 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

443 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

446 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

449 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

452 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

455 
CAN_InSu
->
CAN_Psr
 = 1;

456 
	}
}

463 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

466 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

469 
CAN1
->
FMR
 |
FMR_FINIT
;

472 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

473 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

476 
CAN1
->
FMR
 &~
FMR_FINIT
;

477 
	}
}

488 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

491 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
CANx
->
MCR
 |
MCR_DBF
;

502 
CANx
->
MCR
 &~
MCR_DBF
;

504 
	}
}

518 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

521 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

523 i(
NewS
 !
DISABLE
)

526 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

529 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

530 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

531 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

536 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

539 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

540 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

541 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

543 
	}
}

572 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

574 
ut8_t
 
sm_mabox
 = 0;

576 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

577 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

578 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

579 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

582 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

584 
sm_mabox
 = 0;

586 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

588 
sm_mabox
 = 1;

590 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

592 
sm_mabox
 = 2;

596 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

599 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

602 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

603 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

605 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

607 
TxMesge
->
RTR
);

611 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

612 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

613 
TxMesge
->
IDE
 | \

614 
TxMesge
->
RTR
);

618 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

619 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

620 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

624 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

625 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

626 ((
ut32_t
)
TxMesge
->
Da
[0]));

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[4]));

632 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

634  
sm_mabox
;

635 
	}
}

644 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

646 
ut32_t
 
e
 = 0;

649 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

650 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

652 
TnsmMabox
)

654 (
CAN_TXMAILBOX_0
):

655 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

657 (
CAN_TXMAILBOX_1
):

658 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

660 (
CAN_TXMAILBOX_2
):

661 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

664 
e
 = 
CAN_TxStus_Faed
;

667 
e
)

670 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

673 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

675 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

677 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

680 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

682 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

684 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

686 : 
e
 = 
CAN_TxStus_Faed
;

689  (
ut8_t

e
;

690 
	}
}

698 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

701 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

702 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

704 
Mabox
)

706 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

708 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

710 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

715 
	}
}

745 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

748 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

749 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

751 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

752 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

754 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

758 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

761 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

763 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

765 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

767 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

768 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

769 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

770 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

771 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

772 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

773 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

774 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

777 i(
FIFONumb
 =
CAN_FIFO0
)

779 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

784 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

786 
	}
}

794 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

797 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

798 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

800 i(
FIFONumb
 =
CAN_FIFO0
)

802 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

807 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

809 
	}
}

817 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

819 
ut8_t
 
mesge_ndg
=0;

821 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

822 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

823 i(
FIFONumb
 =
CAN_FIFO0
)

825 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

827 i(
FIFONumb
 =
CAN_FIFO1
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

833 
mesge_ndg
 = 0;

835  
mesge_ndg
;

836 
	}
}

867 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

869 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

872 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

875 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

876 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

878 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

881 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

884 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

886 
timeout
--;

888 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

890 
us
 = 
CAN_ModeStus_Faed
;

894 
us
 = 
CAN_ModeStus_Sucss
;

897 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

900 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

903 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

905 
timeout
--;

907 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

909 
us
 = 
CAN_ModeStus_Faed
;

913 
us
 = 
CAN_ModeStus_Sucss
;

916 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

919 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

922 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

924 
timeout
--;

926 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

928 
us
 = 
CAN_ModeStus_Faed
;

932 
us
 = 
CAN_ModeStus_Sucss
;

937 
us
 = 
CAN_ModeStus_Faed
;

940  (
ut8_t

us
;

941 
	}
}

948 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

950 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

953 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

956 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

959 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

962 
pus
 = 
CAN_S˕_Ok
;

965  (
ut8_t
)
pus
;

966 
	}
}

973 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

975 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

976 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

979 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

982 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

985 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

987 
wa_ak
--;

989 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

992 
wakeupus
 = 
CAN_WakeUp_Ok
;

995  (
ut8_t
)
wakeupus
;

996 
	}
}

1035 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1037 
ut8_t
 
rcode
=0;

1040 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1043 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1046  
rcode
;

1047 
	}
}

1060 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1062 
ut8_t
 
cou
=0;

1065 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1068 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1071  
cou
;

1072 
	}
}

1080 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1082 
ut8_t
 
cou
=0;

1085 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1088 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1091  
cou
;

1092 
	}
}

1287 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1290 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1291 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1292 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1294 i(
NewS
 !
DISABLE
)

1297 
CANx
->
IER
 |
CAN_IT
;

1302 
CANx
->
IER
 &~
CAN_IT
;

1304 
	}
}

1327 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1329 
FgStus
 
bus
 = 
RESET
;

1332 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1333 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1336 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1339 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1342 
bus
 = 
SET
;

1347 
bus
 = 
RESET
;

1350 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1353 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1356 
bus
 = 
SET
;

1361 
bus
 = 
RESET
;

1364 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1367 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1370 
bus
 = 
SET
;

1375 
bus
 = 
RESET
;

1378 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1381 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1384 
bus
 = 
SET
;

1389 
bus
 = 
RESET
;

1395 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1398 
bus
 = 
SET
;

1403 
bus
 = 
RESET
;

1407  
bus
;

1408 
	}
}

1427 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1429 
ut32_t
 
agtmp
=0;

1431 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1432 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1434 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1437 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1441 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1443 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1446 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1448 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1451 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1453 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1456 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1461 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1464 
	}
}

1487 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1489 
ITStus
 
us
 = 
RESET
;

1491 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1492 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1495 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1498 
CAN_IT
)

1500 
CAN_IT_TME
:

1502 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1504 
CAN_IT_FMP0
:

1506 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1508 
CAN_IT_FF0
:

1510 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1512 
CAN_IT_FOV0
:

1514 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1516 
CAN_IT_FMP1
:

1518 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1520 
CAN_IT_FF1
:

1522 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1524 
CAN_IT_FOV1
:

1526 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1528 
CAN_IT_WKU
:

1530 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1532 
CAN_IT_SLK
:

1534 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1536 
CAN_IT_EWG
:

1538 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1540 
CAN_IT_EPV
:

1542 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1544 
CAN_IT_BOF
:

1546 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1548 
CAN_IT_LEC
:

1550 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1552 
CAN_IT_ERR
:

1554 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1558 
us
 = 
RESET
;

1565 
us
 = 
RESET
;

1569  
us
;

1570 
	}
}

1591 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1594 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1595 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1597 
CAN_IT
)

1599 
CAN_IT_TME
:

1601 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1603 
CAN_IT_FF0
:

1605 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1607 
CAN_IT_FOV0
:

1609 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1611 
CAN_IT_FF1
:

1613 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1615 
CAN_IT_FOV1
:

1617 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1619 
CAN_IT_WKU
:

1621 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1623 
CAN_IT_SLK
:

1625 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1627 
CAN_IT_EWG
:

1629 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1632 
CAN_IT_EPV
:

1634 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1637 
CAN_IT_BOF
:

1639 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1642 
CAN_IT_LEC
:

1644 
CANx
->
ESR
 = 
RESET
;

1646 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1648 
CAN_IT_ERR
:

1650 
CANx
->
ESR
 = 
RESET
;

1652 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1658 
	}
}

1669 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1671 
ITStus
 
ndgbus
 = 
RESET
;

1673 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1676 
ndgbus
 = 
SET
;

1681 
ndgbus
 = 
RESET
;

1683  
ndgbus
;

1684 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_crc.c

23 
	~"m32f4xx_c.h
"

50 
	$CRC_RetDR
()

53 
CRC
->
CR
 = 
CRC_CR_RESET
;

54 
	}
}

61 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

63 
CRC
->
DR
 = 
Da
;

65  (
CRC
->
DR
);

66 
	}
}

74 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

76 
ut32_t
 
dex
 = 0;

78 
dex
 = 0; index < 
BufrLgth
; index++)

80 
CRC
->
DR
 = 
pBufr
[
dex
];

82  (
CRC
->
DR
);

83 
	}
}

90 
ut32_t
 
	$CRC_GCRC
()

92  (
CRC
->
DR
);

93 
	}
}

100 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

102 
CRC
->
IDR
 = 
IDVue
;

103 
	}
}

110 
ut8_t
 
	$CRC_GIDRegi
()

112  (
CRC
->
IDR
);

113 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp.c

159 
	~"m32f4xx_yp.h
"

160 
	~"m32f4xx_rcc.h
"

173 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

174 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

215 
	$CRYP_DeIn
()

218 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

221 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

222 
	}
}

231 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

234 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

235 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

236 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

239 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

240 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

243 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

247 i((
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_ECB
) ||

248 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CBC
) ||

249 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_CTR
) ||

250 (
CRYP_InSu
->
CRYP_AlgoMode
 =
CRYP_AlgoMode_AES_Key
))

252 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

253 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

254 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

260 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

261 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

262 
	}
}

270 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

273 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

276 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

279 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

282 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

283 
	}
}

292 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

295 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

296 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

297 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

298 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

299 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

300 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

301 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

302 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

303 
	}
}

311 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

313 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

314 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

315 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

316 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

317 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

321 
	}
}

329 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

331 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

332 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

333 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

334 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

335 
	}
}

343 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

345 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

346 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

347 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

348 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

349 
	}
}

358 
	$CRYP_FIFOFlush
()

361 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

362 
	}
}

370 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

373 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

375 i(
NewS
 !
DISABLE
)

378 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

383 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

385 
	}
}

413 
	$CRYP_DaIn
(
ut32_t
 
Da
)

415 
CRYP
->
DR
 = 
Da
;

416 
	}
}

423 
ut32_t
 
	$CRYP_DaOut
()

425  
CRYP
->
DOUT
;

426 
	}
}

466 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

467 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

469 
__IO
 
ut32_t
 
timeout
 = 0;

470 
ut32_t
 
ckeckmask
 = 0, 
bus
;

471 
EStus
 
us
 = 
ERROR
;

474 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

480 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

482 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

486 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

491 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

492 
timeout
++;

494 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

496 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

498 
us
 = 
ERROR
;

506 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

507 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

510 
CRYP_CڋxtSave
->
CR_bs9to2
 = 
CRYP
->
CR
 & (
CRYP_CR_KEYSIZE
 |

511 
CRYP_CR_DATATYPE
 |

512 
CRYP_CR_ALGOMODE
 |

513 
CRYP_CR_ALGODIR
);

516 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

517 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

518 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

519 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

522 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

523 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

524 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

525 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

526 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

527 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

528 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

529 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

534 
us
 = 
SUCCESS
;

537  
us
;

538 
	}
}

551 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

555 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_bs9to2
;

558 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

559 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

560 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

561 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

562 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

563 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

564 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

565 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

568 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

569 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

570 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

571 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

574 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

575 
	}
}

612 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

615 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

616 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

618 i(
NewS
 !
DISABLE
)

621 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

626 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

628 
	}
}

737 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

741 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

743 i(
NewS
 !
DISABLE
)

746 
CRYP
->
IMSCR
 |
CRYP_IT
;

751 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

753 
	}
}

765 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

767 
ITStus
 
bus
 = 
RESET
;

769 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

772 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

775 
bus
 = 
SET
;

780 
bus
 = 
RESET
;

783  
bus
;

784 
	}
}

799 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

801 
FgStus
 
bus
 = 
RESET
;

802 
ut32_t
 
meg
 = 0;

805 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

808 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

810 
meg
 = 
CRYP
->
RISR
;

814 
meg
 = 
CRYP
->
SR
;

819 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

822 
bus
 = 
SET
;

827 
bus
 = 
RESET
;

831  
bus
;

832 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_aes.c

46 
	~"m32f4xx_yp.h
"

59 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

98 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

99 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

101 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

102 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

103 
__IO
 
ut32_t
 
cou
 = 0;

104 
ut32_t
 
busyus
 = 0;

105 
EStus
 
us
 = 
SUCCESS
;

106 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

107 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

108 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

109 
ut32_t
 
i
 = 0;

112 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

114 
Keysize
)

117 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

118 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

119 
keyaddr
+=4;

120 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

121 
keyaddr
+=4;

122 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

123 
keyaddr
+=4;

124 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
keyaddr
+=4;

134 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
keyaddr
+=4;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

147 
keyaddr
+=4;

148 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
keyaddr
+=4;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 if(
Mode
 =
MODE_DECRYPT
)

166 
	`CRYP_FIFOFlush
();

169 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

170 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

171 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

172 
	`CRYP_In
(&
AES_CRYP_InSuu
);

175 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

178 
	`CRYP_Cmd
(
ENABLE
);

183 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

184 
cou
++;

185 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

187 i(
busyus
 !
RESET
)

189 
us
 = 
ERROR
;

194 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

201 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

204 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

207 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

208 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

209 
	`CRYP_In
(&
AES_CRYP_InSuu
);

212 
	`CRYP_FIFOFlush
();

215 
	`CRYP_Cmd
(
ENABLE
);

217 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

221 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

222 
puddr
+=4;

223 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

224 
puddr
+=4;

225 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

226 
puddr
+=4;

227 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

228 
puddr
+=4;

231 
cou
 = 0;

234 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

235 
cou
++;

236 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

238 i(
busyus
 !
RESET
)

240 
us
 = 
ERROR
;

246 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

247 
ouuddr
+=4;

248 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

249 
ouuddr
+=4;

250 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

251 
ouuddr
+=4;

252 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

253 
ouuddr
+=4;

258 
	`CRYP_Cmd
(
DISABLE
);

260  
us
;

261 
	}
}

279 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

280 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

281 
ut8_t
 *
Ouut
)

283 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

284 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

285 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

286 
__IO
 
ut32_t
 
cou
 = 0;

287 
ut32_t
 
busyus
 = 0;

288 
EStus
 
us
 = 
SUCCESS
;

289 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

290 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

291 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

292 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

293 
ut32_t
 
i
 = 0;

296 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

298 
Keysize
)

301 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

302 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

303 
keyaddr
+=4;

304 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

305 
keyaddr
+=4;

306 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

307 
keyaddr
+=4;

308 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

311 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

312 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

313 
keyaddr
+=4;

314 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

315 
keyaddr
+=4;

316 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

317 
keyaddr
+=4;

318 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

319 
keyaddr
+=4;

320 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

321 
keyaddr
+=4;

322 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

325 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

326 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

327 
keyaddr
+=4;

328 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

329 
keyaddr
+=4;

330 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

331 
keyaddr
+=4;

332 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

333 
keyaddr
+=4;

334 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

335 
keyaddr
+=4;

336 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

337 
keyaddr
+=4;

338 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

339 
keyaddr
+=4;

340 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

347 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

348 
ivaddr
+=4;

349 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

350 
ivaddr
+=4;

351 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

352 
ivaddr
+=4;

353 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

357 if(
Mode
 =
MODE_DECRYPT
)

360 
	`CRYP_FIFOFlush
();

363 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

364 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

365 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

367 
	`CRYP_In
(&
AES_CRYP_InSuu
);

370 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

373 
	`CRYP_Cmd
(
ENABLE
);

378 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

379 
cou
++;

380 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

382 i(
busyus
 !
RESET
)

384 
us
 = 
ERROR
;

389 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

395 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

398 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

400 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

401 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

402 
	`CRYP_In
(&
AES_CRYP_InSuu
);

405 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

408 
	`CRYP_FIFOFlush
();

411 
	`CRYP_Cmd
(
ENABLE
);

414 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

418 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

419 
puddr
+=4;

420 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

421 
puddr
+=4;

422 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

423 
puddr
+=4;

424 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

425 
puddr
+=4;

427 
cou
 = 0;

430 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

431 
cou
++;

432 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

434 i(
busyus
 !
RESET
)

436 
us
 = 
ERROR
;

442 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

443 
ouuddr
+=4;

444 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

445 
ouuddr
+=4;

446 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

447 
ouuddr
+=4;

448 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

449 
ouuddr
+=4;

454 
	`CRYP_Cmd
(
DISABLE
);

456  
us
;

457 
	}
}

475 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

476 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

477 
ut8_t
 *
Ouut
)

479 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

480 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

481 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

482 
__IO
 
ut32_t
 
cou
 = 0;

483 
ut32_t
 
busyus
 = 0;

484 
EStus
 
us
 = 
SUCCESS
;

485 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

486 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

487 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

488 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

489 
ut32_t
 
i
 = 0;

492 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

494 
Keysize
)

497 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

498 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

499 
keyaddr
+=4;

500 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

501 
keyaddr
+=4;

502 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

503 
keyaddr
+=4;

504 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

507 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

508 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

509 
keyaddr
+=4;

510 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

511 
keyaddr
+=4;

512 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

513 
keyaddr
+=4;

514 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

515 
keyaddr
+=4;

516 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

517 
keyaddr
+=4;

518 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

521 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

522 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

523 
keyaddr
+=4;

524 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

525 
keyaddr
+=4;

526 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

527 
keyaddr
+=4;

528 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

529 
keyaddr
+=4;

530 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

531 
keyaddr
+=4;

532 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

533 
keyaddr
+=4;

534 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

535 
keyaddr
+=4;

536 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

543 
ivaddr
+=4;

544 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

545 
ivaddr
+=4;

546 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

547 
ivaddr
+=4;

548 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

551 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

554 if(
Mode
 =
MODE_DECRYPT
)

557 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

563 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

565 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

566 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

567 
	`CRYP_In
(&
AES_CRYP_InSuu
);

570 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

573 
	`CRYP_FIFOFlush
();

576 
	`CRYP_Cmd
(
ENABLE
);

578 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

582 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

583 
puddr
+=4;

584 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

585 
puddr
+=4;

586 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

587 
puddr
+=4;

588 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

589 
puddr
+=4;

591 
cou
 = 0;

594 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

595 
cou
++;

596 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

598 i(
busyus
 !
RESET
)

600 
us
 = 
ERROR
;

606 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

607 
ouuddr
+=4;

608 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

609 
ouuddr
+=4;

610 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

611 
ouuddr
+=4;

612 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

613 
ouuddr
+=4;

617 
	`CRYP_Cmd
(
DISABLE
);

619  
us
;

620 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_des.c

43 
	~"m32f4xx_yp.h
"

57 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

94 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

95 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

97 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

98 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

103 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

104 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

105 
ut32_t
 
i
 = 0;

108 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

111 if
Mode
 =
MODE_ENCRYPT
 )

113 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

117 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

120 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

121 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

122 
	`CRYP_In
(&
DES_CRYP_InSuu
);

125 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

126 
keyaddr
+=4;

127 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

128 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

131 
	`CRYP_FIFOFlush
();

134 
	`CRYP_Cmd
(
ENABLE
);

136 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

140 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

141 
puddr
+=4;

142 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

143 
puddr
+=4;

146 
cou
 = 0;

149 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

150 
cou
++;

151 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

153 i(
busyus
 !
RESET
)

155 
us
 = 
ERROR
;

161 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

162 
ouuddr
+=4;

163 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

164 
ouuddr
+=4;

169 
	`CRYP_Cmd
(
DISABLE
);

171  
us
;

172 
	}
}

189 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

190 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

192 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

193 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

194 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

195 
__IO
 
ut32_t
 
cou
 = 0;

196 
ut32_t
 
busyus
 = 0;

197 
EStus
 
us
 = 
SUCCESS
;

198 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

199 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

200 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

201 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

202 
ut32_t
 
i
 = 0;

205 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

208 if(
Mode
 =
MODE_ENCRYPT
)

210 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

214 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

217 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

218 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

219 
	`CRYP_In
(&
DES_CRYP_InSuu
);

222 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

223 
keyaddr
+=4;

224 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

225 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

228 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

229 
ivaddr
+=4;

230 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

231 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

234 
	`CRYP_FIFOFlush
();

237 
	`CRYP_Cmd
(
ENABLE
);

239 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

244 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

245 
puddr
+=4;

248 
cou
 = 0;

251 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

263 
ouuddr
+=4;

264 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

265 
ouuddr
+=4;

270 
	`CRYP_Cmd
(
DISABLE
);

272  
us
;

273 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_tdes.c

43 
	~"m32f4xx_yp.h
"

57 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

96 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

97 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

99 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

100 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

101 
__IO
 
ut32_t
 
cou
 = 0;

102 
ut32_t
 
busyus
 = 0;

103 
EStus
 
us
 = 
SUCCESS
;

104 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

105 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

106 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
ut32_t
 
i
 = 0;

110 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

113 if(
Mode
 =
MODE_ENCRYPT
)

115 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

122 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

123 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

124 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

127 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

128 
keyaddr
+=4;

129 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

130 
keyaddr
+=4;

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

141 
	`CRYP_FIFOFlush
();

144 
	`CRYP_Cmd
(
ENABLE
);

146 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

149 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

150 
puddr
+=4;

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

155 
cou
 = 0;

158 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

159 
cou
++;

160 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

162 i(
busyus
 !
RESET
)

164 
us
 = 
ERROR
;

170 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

171 
ouuddr
+=4;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

178 
	`CRYP_Cmd
(
DISABLE
);

180  
us
;

181 
	}
}

198 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

199 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

201 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

202 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

203 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

204 
__IO
 
ut32_t
 
cou
 = 0;

205 
ut32_t
 
busyus
 = 0;

206 
EStus
 
us
 = 
SUCCESS
;

207 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

208 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

209 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

210 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

211 
ut32_t
 
i
 = 0;

214 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

217 if(
Mode
 =
MODE_ENCRYPT
)

219 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

223 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

225 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

226 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

228 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

231 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

232 
keyaddr
+=4;

233 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
keyaddr
+=4;

237 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

238 
keyaddr
+=4;

239 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

240 
keyaddr
+=4;

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

245 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

246 
ivaddr
+=4;

247 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

248 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

251 
	`CRYP_FIFOFlush
();

254 
	`CRYP_Cmd
(
ENABLE
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

280 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

281 
ouuddr
+=4;

282 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

283 
ouuddr
+=4;

288 
	`CRYP_Cmd
(
DISABLE
);

290  
us
;

291 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dac.c

118 
	~"m32f4xx_dac.h
"

119 
	~"m32f4xx_rcc.h
"

134 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

137 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

138 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

141 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

142 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

143 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

146 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

174 
	$DAC_DeIn
()

177 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

179 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

180 
	}
}

193 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

195 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

198 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

199 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

200 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

201 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

205 
tmeg1
 = 
DAC
->
CR
;

207 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

214 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

215 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

216 
DAC_InSu
->
DAC_OuutBufr
);

218 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

220 
DAC
->
CR
 = 
tmeg1
;

221 
	}
}

229 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

233 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

235 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

237 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

239 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

240 
	}
}

253 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

256 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

257 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

259 i(
NewS
 !
DISABLE
)

262 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

267 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

269 
	}
}

281 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

284 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

285 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

287 i(
NewS
 !
DISABLE
)

290 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

295 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

297 
	}
}

305 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

308 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

310 i(
NewS
 !
DISABLE
)

313 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

318 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

320 
	}
}

336 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

339 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

340 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

343 i(
NewS
 !
DISABLE
)

346 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

351 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

353 
	}
}

365 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

367 
__IO
 
ut32_t
 
tmp
 = 0;

370 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

371 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

373 
tmp
 = (
ut32_t
)
DAC_BASE
;

374 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

377 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

378 
	}
}

390 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

392 
__IO
 
ut32_t
 
tmp
 = 0;

395 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

396 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

398 
tmp
 = (
ut32_t
)
DAC_BASE
;

399 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

402 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

403 
	}
}

418 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

420 
ut32_t
 
da
 = 0, 
tmp
 = 0;

423 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

424 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

425 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

428 i(
DAC_Align
 =
DAC_Align_8b_R
)

430 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

434 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

437 
tmp
 = (
ut32_t
)
DAC_BASE
;

438 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

441 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

442 
	}
}

452 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

454 
__IO
 
ut32_t
 
tmp
 = 0;

457 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

459 
tmp
 = (
ut32_t

DAC_BASE
 ;

460 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

463  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

464 
	}
}

497 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

500 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

503 i(
NewS
 !
DISABLE
)

506 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

511 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

513 
	}
}

545 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

548 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

549 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

550 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

552 i(
NewS
 !
DISABLE
)

555 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

560 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

562 
	}
}

577 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

579 
FgStus
 
bus
 = 
RESET
;

581 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

582 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

585 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

588 
bus
 = 
SET
;

593 
bus
 = 
RESET
;

596  
bus
;

597 
	}
}

612 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

615 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

616 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

619 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

620 
	}
}

635 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

637 
ITStus
 
bus
 = 
RESET
;

638 
ut32_t
 
abˡus
 = 0;

641 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

642 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

645 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

648 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

651 
bus
 = 
SET
;

656 
bus
 = 
RESET
;

659  
bus
;

660 
	}
}

675 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

678 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

679 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

682 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

683 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dbgmcu.c

23 
	~"m32f4xx_dbgmcu.h
"

36 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

52 
ut32_t
 
	$DBGMCU_GREVID
()

54 (
DBGMCU
->
IDCODE
 >> 16);

55 
	}
}

62 
ut32_t
 
	$DBGMCU_GDEVID
()

64 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

65 
	}
}

78 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

81 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

82 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

83 i(
NewS
 !
DISABLE
)

85 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

89 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

91 
	}
}

117 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

120 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

121 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

123 i(
NewS
 !
DISABLE
)

125 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

129 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

131 
	}
}

146 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

149 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

150 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

152 i(
NewS
 !
DISABLE
)

154 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

158 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

160 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dcmi.c

82 
	~"m32f4xx_dcmi.h
"

83 
	~"m32f4xx_rcc.h
"

122 
	$DCMI_DeIn
()

124 
DCMI
->
CR
 = 0x0;

125 
DCMI
->
IER
 = 0x0;

126 
DCMI
->
ICR
 = 0x1F;

127 
DCMI
->
ESCR
 = 0x0;

128 
DCMI
->
ESUR
 = 0x0;

129 
DCMI
->
CWSTRTR
 = 0x0;

130 
DCMI
->
CWSIZER
 = 0x0;

131 
	}
}

139 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

141 
ut32_t
 
mp
 = 0x0;

144 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

145 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

146 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

147 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

148 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

149 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

150 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

154 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

157 
mp
 = 
DCMI
->
CR
;

159 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

160 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

161 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

164 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

165 
DCMI_InSu
->
DCMI_SynchroMode
 |

166 
DCMI_InSu
->
DCMI_PCKPެy
 |

167 
DCMI_InSu
->
DCMI_VSPެy
 |

168 
DCMI_InSu
->
DCMI_HSPެy
 |

169 
DCMI_InSu
->
DCMI_CtuRe
 |

170 
DCMI_InSu
->
DCMI_ExndedDaMode
);

172 
DCMI
->
CR
 = 
mp
;

173 
	}
}

181 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

184 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

185 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

186 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

187 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

188 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

189 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

190 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

191 
	}
}

201 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

204 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

205 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

208 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

210 
	}
}

219 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

222 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

224 i(
NewS
 !
DISABLE
)

227 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

232 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

234 
	}
}

242 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

244 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

245 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

246 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

247 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

248 
	}
}

257 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

260 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

262 i(
NewS
 !
DISABLE
)

265 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

270 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

272 
	}
}

295 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

308 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

310 
	}
}

318 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

331 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

333 
	}
}

340 
ut32_t
 
	$DCMI_RdDa
()

342  
DCMI
->
DR
;

343 
	}
}

373 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

376 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

379 i(
NewS
 !
DISABLE
)

382 
DCMI
->
IER
 |
DCMI_IT
;

387 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

389 
	}
}

410 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

412 
FgStus
 
bus
 = 
RESET
;

413 
ut32_t
 
dcmeg
, 
meg
 = 0;

416 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

419 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

421 i(
dcmeg
 == 0x01)

423 
meg

DCMI
->
RISR
;

425 i(
dcmeg
 == 0x02)

427 
meg
 = 
DCMI
->
SR
;

431 
meg
 = 
DCMI
->
MISR
;

434 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

436 
bus
 = 
SET
;

440 
bus
 = 
RESET
;

443  
bus
;

444 
	}
}

457 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

460 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

465 
DCMI
->
ICR
 = 
DCMI_FLAG
;

466 
	}
}

479 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

481 
ITStus
 
bus
 = 
RESET
;

482 
ut32_t
 
us
 = 0;

485 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

487 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

489 i((
us
 !(
ut16_t
)
RESET
))

491 
bus
 = 
SET
;

495 
bus
 = 
RESET
;

497  
bus
;

498 
	}
}

511 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

516 
DCMI
->
ICR
 = 
DCMI_IT
;

517 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dma.c

116 
	~"m32f4xx_dma.h
"

117 
	~"m32f4xx_rcc.h
"

132 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

	)

133 
	gDMA_SxCR_TEIE
 | 
	gDMA_SxCR_DMEIE
)

135 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

	)

136 
	gDMA_LISR_TEIF0
 | 
	gDMA_LISR_HTIF0
 | \

137 
	gDMA_LISR_TCIF0
)

139 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

140 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

141 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

142 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

143 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

144 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

145 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

146 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

147 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

148 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

188 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

191 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

194 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

197 
DMAy_Smx
->
CR
 = 0;

200 
DMAy_Smx
->
NDTR
 = 0;

203 
DMAy_Smx
->
PAR
 = 0;

206 
DMAy_Smx
->
M0AR
 = 0;

209 
DMAy_Smx
->
M1AR
 = 0;

212 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

215 i(
DMAy_Smx
 =
DMA1_Sm0
)

218 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

220 i(
DMAy_Smx
 =
DMA1_Sm1
)

223 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

225 i(
DMAy_Smx
 =
DMA1_Sm2
)

228 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

230 i(
DMAy_Smx
 =
DMA1_Sm3
)

233 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

235 i(
DMAy_Smx
 =
DMA1_Sm4
)

238 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

240 i(
DMAy_Smx
 =
DMA1_Sm5
)

243 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

245 i(
DMAy_Smx
 =
DMA1_Sm6
)

248 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

250 i(
DMAy_Smx
 =
DMA1_Sm7
)

253 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

255 i(
DMAy_Smx
 =
DMA2_Sm0
)

258 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

260 i(
DMAy_Smx
 =
DMA2_Sm1
)

263 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

265 i(
DMAy_Smx
 =
DMA2_Sm2
)

268 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

270 i(
DMAy_Smx
 =
DMA2_Sm3
)

273 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

275 i(
DMAy_Smx
 =
DMA2_Sm4
)

278 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

280 i(
DMAy_Smx
 =
DMA2_Sm5
)

283 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

285 i(
DMAy_Smx
 =
DMA2_Sm6
)

288 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

292 i(
DMAy_Smx
 =
DMA2_Sm7
)

295 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

298 
	}
}

311 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

313 
ut32_t
 
tmeg
 = 0;

316 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

317 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

318 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

319 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

320 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

321 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

322 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

323 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

324 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

325 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

326 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

327 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

328 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

329 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

333 
tmeg
 = 
DMAy_Smx
->
CR
;

336 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

337 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

338 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

339 
DMA_SxCR_DIR
));

352 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

353 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

354 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

355 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

356 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

359 
DMAy_Smx
->
CR
 = 
tmeg
;

363 
tmeg
 = 
DMAy_Smx
->
FCR
;

366 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

371 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

374 
DMAy_Smx
->
FCR
 = 
tmeg
;

378 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

382 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

386 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

387 
	}
}

395 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

399 
DMA_InSu
->
DMA_Chl
 = 0;

402 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

405 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

408 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

411 
DMA_InSu
->
DMA_BufrSize
 = 0;

414 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

417 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

420 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

423 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

426 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

429 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

432 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

435 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

438 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

441 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

442 
	}
}

470 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

473 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

474 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

476 i(
NewS
 !
DISABLE
)

479 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

484 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

486 
	}
}

506 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

509 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

510 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

513 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

516 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

521 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

523 
	}
}

542 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

545 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

546 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

549 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

552 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

557 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

559 
	}
}

626 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

629 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

632 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

633 
	}
}

641 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

644 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

647  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

648 
	}
}

718 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

719 
ut32_t
 
DMA_CutMemy
)

722 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

723 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

725 i(
DMA_CutMemy
 !
DMA_Memy_0
)

728 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

733 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

737 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

738 
	}
}

749 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

752 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

753 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

756 i(
NewS
 !
DISABLE
)

759 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

764 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

766 
	}
}

790 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

791 
ut32_t
 
DMA_MemyTg
)

794 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

795 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

798 i(
DMA_MemyTg
 !
DMA_Memy_0
)

801 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

806 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

808 
	}
}

816 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

818 
ut32_t
 
tmp
 = 0;

821 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

824 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

827 
tmp
 = 1;

832 
tmp
 = 0;

834  
tmp
;

835 
	}
}

925 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

927 
FuniڮS
 
e
 = 
DISABLE
;

930 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

932 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

935 
e
 = 
ENABLE
;

941 
e
 = 
DISABLE
;

943  
e
;

944 
	}
}

959 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

961 
ut32_t
 
tmeg
 = 0;

964 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

967 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

969  
tmeg
;

970 
	}
}

986 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

988 
FgStus
 
bus
 = 
RESET
;

989 
DMA_TyDef
* 
DMAy
;

990 
ut32_t
 
tmeg
 = 0;

993 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

994 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

997 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1000 
DMAy
 = 
DMA1
;

1005 
DMAy
 = 
DMA2
;

1009 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1012 
tmeg
 = 
DMAy
->
HISR
;

1017 
tmeg
 = 
DMAy
->
LISR
;

1021 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1024 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1027 
bus
 = 
SET
;

1032 
bus
 = 
RESET
;

1036  
bus
;

1037 
	}
}

1053 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1055 
DMA_TyDef
* 
DMAy
;

1058 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1059 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1062 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1065 
DMAy
 = 
DMA1
;

1070 
DMAy
 = 
DMA2
;

1074 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1077 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1082 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1084 
	}
}

1100 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1103 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1104 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1105 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1108 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1110 i(
NewS
 !
DISABLE
)

1113 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1118 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1123 i(
DMA_IT
 !
DMA_IT_FE
)

1125 i(
NewS
 !
DISABLE
)

1128 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1133 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1136 
	}
}

1152 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1154 
ITStus
 
bus
 = 
RESET
;

1155 
DMA_TyDef
* 
DMAy
;

1156 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1159 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1160 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1163 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1166 
DMAy
 = 
DMA1
;

1171 
DMAy
 = 
DMA2
;

1175 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1178 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1181 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1186 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1190 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1193 
tmeg
 = 
DMAy
->
HISR
 ;

1198 
tmeg
 = 
DMAy
->
LISR
 ;

1202 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1205 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1208 
bus
 = 
SET
;

1213 
bus
 = 
RESET
;

1217  
bus
;

1218 
	}
}

1234 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1236 
DMA_TyDef
* 
DMAy
;

1239 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1240 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1243 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1246 
DMAy
 = 
DMA1
;

1251 
DMAy
 = 
DMA2
;

1255 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1258 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1263 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1265 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_exti.c

61 
	~"m32f4xx_exti.h
"

75 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

103 
	$EXTI_DeIn
()

105 
EXTI
->
IMR
 = 0x00000000;

106 
EXTI
->
EMR
 = 0x00000000;

107 
EXTI
->
RTSR
 = 0x00000000;

108 
EXTI
->
FTSR
 = 0x00000000;

109 
EXTI
->
PR
 = 0x007FFFFF;

110 
	}
}

119 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

121 
ut32_t
 
tmp
 = 0;

124 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

125 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

126 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

129 
tmp
 = (
ut32_t
)
EXTI_BASE
;

131 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

134 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

135 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

137 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

139 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

142 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

143 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

146 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

149 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

150 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

154 
tmp
 = (
ut32_t
)
EXTI_BASE
;

155 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

157 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

162 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

165 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

167 
	}
}

175 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

177 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

178 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

179 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

180 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

181 
	}
}

190 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

193 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

195 
EXTI
->
SWIER
 |
EXTI_Le
;

196 
	}
}

220 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

222 
FgStus
 
bus
 = 
RESET
;

224 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

226 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

228 
bus
 = 
SET
;

232 
bus
 = 
RESET
;

234  
bus
;

235 
	}
}

243 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

246 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

248 
EXTI
->
PR
 = 
EXTI_Le
;

249 
	}
}

257 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

259 
ITStus
 
bus
 = 
RESET
;

260 
ut32_t
 
abˡus
 = 0;

262 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

264 
abˡus
 = 
EXTI
->
IMR
 & 
EXTI_Le
;

265 i(((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

267 
bus
 = 
SET
;

271 
bus
 = 
RESET
;

273  
bus
;

274 
	}
}

282 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

285 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

287 
EXTI
->
PR
 = 
EXTI_Le
;

288 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_flash.c

70 
	~"m32f4xx_ash.h
"

83 
	#SECTOR_MASK
 ((
ut32_t
)0xFFFFFF07)

	)

166 
	$FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
)

169 
	`as_m
(
	`IS_FLASH_LATENCY
(
FLASH_Lcy
));

172 *(
__IO
 
ut8_t
 *)
ACR_BYTE0_ADDRESS
 = (ut8_t)
FLASH_Lcy
;

173 
	}
}

181 
	$FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
)

184 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

187 if(
NewS
 !
DISABLE
)

189 
FLASH
->
ACR
 |
FLASH_ACR_PRFTEN
;

193 
FLASH
->
ACR
 &(~
FLASH_ACR_PRFTEN
);

195 
	}
}

203 
	$FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
)

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

208 if(
NewS
 !
DISABLE
)

210 
FLASH
->
ACR
 |
FLASH_ACR_ICEN
;

214 
FLASH
->
ACR
 &(~
FLASH_ACR_ICEN
);

216 
	}
}

224 
	$FLASH_DaCacheCmd
(
FuniڮS
 
NewS
)

227 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

229 if(
NewS
 !
DISABLE
)

231 
FLASH
->
ACR
 |
FLASH_ACR_DCEN
;

235 
FLASH
->
ACR
 &(~
FLASH_ACR_DCEN
);

237 
	}
}

245 
	$FLASH_InruiCacheRet
()

247 
FLASH
->
ACR
 |
FLASH_ACR_ICRST
;

248 
	}
}

256 
	$FLASH_DaCacheRet
()

258 
FLASH
->
ACR
 |
FLASH_ACR_DCRST
;

259 
	}
}

300 
	$FLASH_Uock
()

302 if((
FLASH
->
CR
 & 
FLASH_CR_LOCK
!
RESET
)

305 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

306 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

308 
	}
}

315 
	$FLASH_Lock
()

318 
FLASH
->
CR
 |
FLASH_CR_LOCK
;

319 
	}
}

341 
FLASH_Stus
 
	$FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
)

343 
ut32_t
 
tmp_psize
 = 0x0;

344 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

347 
	`as_m
(
	`IS_FLASH_SECTOR
(
FLASH_Se
));

348 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

350 if(
VޏgeRge
 =
VޏgeRge_1
)

352 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

354 if(
VޏgeRge
 =
VޏgeRge_2
)

356 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

358 if(
VޏgeRge
 =
VޏgeRge_3
)

360 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

364 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

367 
us
 = 
	`FLASH_WaFLaOti
();

369 if(
us
 =
FLASH_COMPLETE
)

372 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

373 
FLASH
->
CR
 |
tmp_psize
;

374 
FLASH
->
CR
 &
SECTOR_MASK
;

375 
FLASH
->
CR
 |
FLASH_CR_SER
 | 
FLASH_Se
;

376 
FLASH
->
CR
 |
FLASH_CR_STRT
;

379 
us
 = 
	`FLASH_WaFLaOti
();

382 
FLASH
->
CR
 &(~
FLASH_CR_SER
);

383 
FLASH
->
CR
 &
SECTOR_MASK
;

386  
us
;

387 
	}
}

406 
FLASH_Stus
 
	$FLASH_EASes
(
ut8_t
 
VޏgeRge
)

408 
ut32_t
 
tmp_psize
 = 0x0;

409 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

412 
us
 = 
	`FLASH_WaFLaOti
();

413 
	`as_m
(
	`IS_VOLTAGERANGE
(
VޏgeRge
));

415 if(
VޏgeRge
 =
VޏgeRge_1
)

417 
tmp_psize
 = 
FLASH_PSIZE_BYTE
;

419 if(
VޏgeRge
 =
VޏgeRge_2
)

421 
tmp_psize
 = 
FLASH_PSIZE_HALF_WORD
;

423 if(
VޏgeRge
 =
VޏgeRge_3
)

425 
tmp_psize
 = 
FLASH_PSIZE_WORD
;

429 
tmp_psize
 = 
FLASH_PSIZE_DOUBLE_WORD
;

431 if(
us
 =
FLASH_COMPLETE
)

434 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

435 
FLASH
->
CR
 |
tmp_psize
;

436 
FLASH
->
CR
 |
FLASH_CR_MER
;

437 
FLASH
->
CR
 |
FLASH_CR_STRT
;

440 
us
 = 
	`FLASH_WaFLaOti
();

443 
FLASH
->
CR
 &(~
FLASH_CR_MER
);

447  
us
;

448 
	}
}

459 
FLASH_Stus
 
	$FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
)

461 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

464 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

467 
us
 = 
	`FLASH_WaFLaOti
();

469 if(
us
 =
FLASH_COMPLETE
)

472 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

473 
FLASH
->
CR
 |
FLASH_PSIZE_DOUBLE_WORD
;

474 
FLASH
->
CR
 |
FLASH_CR_PG
;

476 *(
__IO
 
ut64_t
*)
Addss
 = 
Da
;

479 
us
 = 
	`FLASH_WaFLaOti
();

482 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

485  
us
;

486 
	}
}

497 
FLASH_Stus
 
	$FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
)

499 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

502 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

505 
us
 = 
	`FLASH_WaFLaOti
();

507 if(
us
 =
FLASH_COMPLETE
)

510 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

511 
FLASH
->
CR
 |
FLASH_PSIZE_WORD
;

512 
FLASH
->
CR
 |
FLASH_CR_PG
;

514 *(
__IO
 
ut32_t
*)
Addss
 = 
Da
;

517 
us
 = 
	`FLASH_WaFLaOti
();

520 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

523  
us
;

524 
	}
}

535 
FLASH_Stus
 
	$FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
)

537 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

540 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

543 
us
 = 
	`FLASH_WaFLaOti
();

545 if(
us
 =
FLASH_COMPLETE
)

548 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

549 
FLASH
->
CR
 |
FLASH_PSIZE_HALF_WORD
;

550 
FLASH
->
CR
 |
FLASH_CR_PG
;

552 *(
__IO
 
ut16_t
*)
Addss
 = 
Da
;

555 
us
 = 
	`FLASH_WaFLaOti
();

558 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

561  
us
;

562 
	}
}

573 
FLASH_Stus
 
	$FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
)

575 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

578 
	`as_m
(
	`IS_FLASH_ADDRESS
(
Addss
));

581 
us
 = 
	`FLASH_WaFLaOti
();

583 if(
us
 =
FLASH_COMPLETE
)

586 
FLASH
->
CR
 &
CR_PSIZE_MASK
;

587 
FLASH
->
CR
 |
FLASH_PSIZE_BYTE
;

588 
FLASH
->
CR
 |
FLASH_CR_PG
;

590 *(
__IO
 
ut8_t
*)
Addss
 = 
Da
;

593 
us
 = 
	`FLASH_WaFLaOti
();

596 
FLASH
->
CR
 &(~
FLASH_CR_PG
);

600  
us
;

601 
	}
}

658 
	$FLASH_OB_Uock
()

660 if((
FLASH
->
OPTCR
 & 
FLASH_OPTCR_OPTLOCK
!
RESET
)

663 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY1
;

664 
FLASH
->
OPTKEYR
 = 
FLASH_OPT_KEY2
;

666 
	}
}

673 
	$FLASH_OB_Lock
()

676 
FLASH
->
OPTCR
 |
FLASH_OPTCR_OPTLOCK
;

677 
	}
}

689 
	$FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
)

691 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

694 
	`as_m
(
	`IS_OB_WRP
(
OB_WRP
));

695 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

697 
us
 = 
	`FLASH_WaFLaOti
();

699 if(
us
 =
FLASH_COMPLETE
)

701 if(
NewS
 !
DISABLE
)

703 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 &(~
OB_WRP
);

707 *(
__IO
 
ut16_t
*)
OPTCR_BYTE2_ADDRESS
 |(ut16_t)
OB_WRP
;

710 
	}
}

724 
	$FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
)

726 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

729 
	`as_m
(
	`IS_OB_RDP
(
OB_RDP
));

731 
us
 = 
	`FLASH_WaFLaOti
();

733 if(
us
 =
FLASH_COMPLETE
)

735 *(
__IO
 
ut8_t
*)
OPTCR_BYTE1_ADDRESS
 = 
OB_RDP
;

738 
	}
}

756 
	$FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
)

758 
ut8_t
 
titmp
 = 0xFF;

759 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

762 
	`as_m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

763 
	`as_m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

764 
	`as_m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

767 
us
 = 
	`FLASH_WaFLaOti
();

769 if(
us
 =
FLASH_COMPLETE
)

772 
titmp
 = (
ut8_t
)((*(
__IO
 ut8_*)
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0F);

775 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 = 
OB_IWDG
 | (ut8_t)(
OB_STDBY
 | (ut8_t)(
OB_STOP
 | ((ut8_t)
titmp
)));

777 
	}
}

789 
	$FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
)

792 
	`as_m
(
	`IS_OB_BOR
(
OB_BOR
));

795 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 &(~
FLASH_OPTCR_BOR_LEV
);

796 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
OB_BOR
;

798 
	}
}

806 
FLASH_Stus
 
	$FLASH_OB_Launch
()

808 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

811 *(
__IO
 
ut8_t
 *)
OPTCR_BYTE0_ADDRESS
 |
FLASH_OPTCR_OPTSTRT
;

814 
us
 = 
	`FLASH_WaFLaOti
();

816  
us
;

817 
	}
}

825 
ut8_t
 
	$FLASH_OB_GUr
()

828  (
ut8_t
)(
FLASH
->
OPTCR
 >> 5);

829 
	}
}

836 
ut16_t
 
	$FLASH_OB_GWRP
()

839  (*(
__IO
 
ut16_t
 *)(
OPTCR_BYTE2_ADDRESS
));

840 
	}
}

849 
FgStus
 
	$FLASH_OB_GRDP
()

851 
FgStus
 
adus
 = 
RESET
;

853 i((*(
__IO
 
ut8_t
*)(
OPTCR_BYTE1_ADDRESS
!(ut8_t)
OB_RDP_Lev_0
))

855 
adus
 = 
SET
;

859 
adus
 = 
RESET
;

861  
adus
;

862 
	}
}

873 
ut8_t
 
	$FLASH_OB_GBOR
()

876  (
ut8_t
)(*(
__IO
 ut8_*)(
OPTCR_BYTE0_ADDRESS
) & (uint8_t)0x0C);

877 
	}
}

903 
	$FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
)

906 
	`as_m
(
	`IS_FLASH_IT
(
FLASH_IT
));

907 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

909 if(
NewS
 !
DISABLE
)

912 
FLASH
->
CR
 |
FLASH_IT
;

917 
FLASH
->
CR
 &~(
ut32_t
)
FLASH_IT
;

919 
	}
}

934 
FgStus
 
	$FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
)

936 
FgStus
 
bus
 = 
RESET
;

938 
	`as_m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
));

940 if((
FLASH
->
SR
 & 
FLASH_FLAG
!(
ut32_t
)
RESET
)

942 
bus
 = 
SET
;

946 
bus
 = 
RESET
;

949  
bus
;

950 
	}
}

964 
	$FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
)

967 
	`as_m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
));

970 
FLASH
->
SR
 = 
FLASH_FLAG
;

971 
	}
}

979 
FLASH_Stus
 
	$FLASH_GStus
()

981 
FLASH_Stus
 
ashus
 = 
FLASH_COMPLETE
;

983 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

985 
ashus
 = 
FLASH_BUSY
;

989 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPERR
!(
ut32_t
)0x00)

991 
ashus
 = 
FLASH_ERROR_WRP
;

995 if((
FLASH
->
SR
 & (
ut32_t
)0xEF) != (uint32_t)0x00)

997 
ashus
 = 
FLASH_ERROR_PROGRAM
;

1001 if((
FLASH
->
SR
 & 
FLASH_FLAG_OPERR
!(
ut32_t
)0x00)

1003 
ashus
 = 
FLASH_ERROR_OPERATION
;

1007 
ashus
 = 
FLASH_COMPLETE
;

1013  
ashus
;

1014 
	}
}

1022 
FLASH_Stus
 
	$FLASH_WaFLaOti
()

1024 
__IO
 
FLASH_Stus
 
us
 = 
FLASH_COMPLETE
;

1027 
us
 = 
	`FLASH_GStus
();

1032 
us
 =
FLASH_BUSY
)

1034 
us
 = 
	`FLASH_GStus
();

1037  
us
;

1038 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_fsmc.c

30 
	~"m32f4xx_fsmc.h
"

31 
	~"m32f4xx_rcc.h
"

47 
	#BCR_MBKEN_SET
 ((
ut32_t
)0x00000001)

	)

48 
	#BCR_MBKEN_RESET
 ((
ut32_t
)0x000FFFFE)

	)

49 
	#BCR_FACCEN_SET
 ((
ut32_t
)0x00000040)

	)

52 
	#PCR_PBKEN_SET
 ((
ut32_t
)0x00000004)

	)

53 
	#PCR_PBKEN_RESET
 ((
ut32_t
)0x000FFFFB)

	)

54 
	#PCR_ECCEN_SET
 ((
ut32_t
)0x00000040)

	)

55 
	#PCR_ECCEN_RESET
 ((
ut32_t
)0x000FFFBF)

	)

56 
	#PCR_MEMORYTYPE_NAND
 ((
ut32_t
)0x00000008)

	)

116 
	$FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
)

119 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

122 if(
FSMC_Bk
 =
FSMC_Bk1_NORSRAM1
)

124 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030DB;

129 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] = 0x000030D2;

131 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
 + 1] = 0x0FFFFFFF;

132 
FSMC_Bk1E
->
BWTR
[
FSMC_Bk
] = 0x0FFFFFFF;

133 
	}
}

143 
	$FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

146 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMInSu
->
FSMC_Bk
));

147 
	`as_m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
));

148 
	`as_m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
));

149 
	`as_m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
));

150 
	`as_m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
));

151 
	`as_m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
));

152 
	`as_m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
));

153 
	`as_m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WpMode
));

154 
	`as_m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
));

155 
	`as_m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMInSu
->
FSMC_WreOti
));

156 
	`as_m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMInSu
->
FSMC_WaSigl
));

157 
	`as_m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
));

158 
	`as_m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMInSu
->
FSMC_WreBur
));

159 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
));

160 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
));

161 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
));

162 
	`as_m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
));

163 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
));

164 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
));

165 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
));

168 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

169 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 |

170 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 |

171 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 |

172 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 |

173 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 |

174 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 |

175 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 |

176 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 |

177 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 |

178 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 |

179 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 |

180 
FSMC_NORSRAMInSu
->
FSMC_WreBur
;

181 if(
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 =
FSMC_MemyTy_NOR
)

183 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] |(
ut32_t
)
BCR_FACCEN_SET
;

186 
FSMC_Bk1
->
BTCR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
+1] =

187 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 |

188 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 << 4) |

189 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 << 8) |

190 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 << 16) |

191 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 << 20) |

192 (
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 << 24) |

193 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
;

197 if(
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 =
FSMC_ExndedMode_Eb
)

199 
	`as_m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
));

200 
	`as_m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
));

201 
	`as_m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
));

202 
	`as_m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
));

203 
	`as_m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
));

204 
	`as_m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
));

205 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] =

206 (
ut32_t
)
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 |

207 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 << 4 )|

208 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 << 8) |

209 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 << 20) |

210 (
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 << 24) |

211 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
;

215 
FSMC_Bk1E
->
BWTR
[
FSMC_NORSRAMInSu
->
FSMC_Bk
] = 0x0FFFFFFF;

217 
	}
}

225 
	$FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
)

228 
FSMC_NORSRAMInSu
->
FSMC_Bk
 = 
FSMC_Bk1_NORSRAM1
;

229 
FSMC_NORSRAMInSu
->
FSMC_DaAddssMux
 = 
FSMC_DaAddssMux_Eb
;

230 
FSMC_NORSRAMInSu
->
FSMC_MemyTy
 = 
FSMC_MemyTy_SRAM
;

231 
FSMC_NORSRAMInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

232 
FSMC_NORSRAMInSu
->
FSMC_BurAcssMode
 = 
FSMC_BurAcssMode_Dib
;

233 
FSMC_NORSRAMInSu
->
FSMC_AsynchrousWa
 = 
FSMC_AsynchrousWa_Dib
;

234 
FSMC_NORSRAMInSu
->
FSMC_WaSiglPެy
 = 
FSMC_WaSiglPެy_Low
;

235 
FSMC_NORSRAMInSu
->
FSMC_WpMode
 = 
FSMC_WpMode_Dib
;

236 
FSMC_NORSRAMInSu
->
FSMC_WaSiglAive
 = 
FSMC_WaSiglAive_BefeWaS
;

237 
FSMC_NORSRAMInSu
->
FSMC_WreOti
 = 
FSMC_WreOti_Eb
;

238 
FSMC_NORSRAMInSu
->
FSMC_WaSigl
 = 
FSMC_WaSigl_Eb
;

239 
FSMC_NORSRAMInSu
->
FSMC_ExndedMode
 = 
FSMC_ExndedMode_Dib
;

240 
FSMC_NORSRAMInSu
->
FSMC_WreBur
 = 
FSMC_WreBur_Dib
;

241 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

242 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

243 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

244 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

245 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

246 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_DaLcy
 = 0xF;

247 
FSMC_NORSRAMInSu
->
FSMC_RdWreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

248 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssSupTime
 = 0xF;

249 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AddssHdTime
 = 0xF;

250 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaSupTime
 = 0xFF;

251 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_BusTuAroundDuti
 = 0xF;

252 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_CLKDivisi
 = 0xF;

253 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_DaLcy
 = 0xF;

254 
FSMC_NORSRAMInSu
->
FSMC_WreTimgSu
->
FSMC_AcssMode
 = 
FSMC_AcssMode_A
;

255 
	}
}

268 
	$FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

270 
	`as_m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bk
));

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] |
BCR_MBKEN_SET
;

281 
FSMC_Bk1
->
BTCR
[
FSMC_Bk
] &
BCR_MBKEN_RESET
;

283 
	}
}

339 
	$FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
)

342 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

344 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

347 
FSMC_Bk2
->
PCR2
 = 0x00000018;

348 
FSMC_Bk2
->
SR2
 = 0x00000040;

349 
FSMC_Bk2
->
PMEM2
 = 0xFCFCFCFC;

350 
FSMC_Bk2
->
PATT2
 = 0xFCFCFCFC;

356 
FSMC_Bk3
->
PCR3
 = 0x00000018;

357 
FSMC_Bk3
->
SR3
 = 0x00000040;

358 
FSMC_Bk3
->
PMEM3
 = 0xFCFCFCFC;

359 
FSMC_Bk3
->
PATT3
 = 0xFCFCFCFC;

361 
	}
}

370 
	$FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

372 
ut32_t
 
tm
 = 0x00000000, 
tmmem
 = 0x00000000, 
tmt
 = 0x00000000;

375 
	`as_m

	`IS_FSMC_NAND_BANK
(
FSMC_NANDInSu
->
FSMC_Bk
));

376 
	`as_m

	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDInSu
->
FSMC_Wau
));

377 
	`as_m

	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDInSu
->
FSMC_MemyDaWidth
));

378 
	`as_m

	`IS_FSMC_ECC_STATE
(
FSMC_NANDInSu
->
FSMC_ECC
));

379 
	`as_m

	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDInSu
->
FSMC_ECCPageSize
));

380 
	`as_m

	`IS_FSMC_TCLR_TIME
(
FSMC_NANDInSu
->
FSMC_TCLRSupTime
));

381 
	`as_m

	`IS_FSMC_TAR_TIME
(
FSMC_NANDInSu
->
FSMC_TARSupTime
));

382 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

383 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

384 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

385 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

386 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

387 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

388 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

389 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

392 
tm
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_Wau
 |

393 
PCR_MEMORYTYPE_NAND
 |

394 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 |

395 
FSMC_NANDInSu
->
FSMC_ECC
 |

396 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 |

397 (
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 << 9 )|

398 (
FSMC_NANDInSu
->
FSMC_TARSupTime
 << 13);

401 
tmmem
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

402 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

403 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

404 (
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

407 
tmt
 = (
ut32_t
)
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

408 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

409 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

410 (
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

412 if(
FSMC_NANDInSu
->
FSMC_Bk
 =
FSMC_Bk2_NAND
)

415 
FSMC_Bk2
->
PCR2
 = 
tm
;

416 
FSMC_Bk2
->
PMEM2
 = 
tmmem
;

417 
FSMC_Bk2
->
PATT2
 = 
tmt
;

422 
FSMC_Bk3
->
PCR3
 = 
tm
;

423 
FSMC_Bk3
->
PMEM3
 = 
tmmem
;

424 
FSMC_Bk3
->
PATT3
 = 
tmt
;

426 
	}
}

435 
	$FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
)

438 
FSMC_NANDInSu
->
FSMC_Bk
 = 
FSMC_Bk2_NAND
;

439 
FSMC_NANDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

440 
FSMC_NANDInSu
->
FSMC_MemyDaWidth
 = 
FSMC_MemyDaWidth_8b
;

441 
FSMC_NANDInSu
->
FSMC_ECC
 = 
FSMC_ECC_Dib
;

442 
FSMC_NANDInSu
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256Bys
;

443 
FSMC_NANDInSu
->
FSMC_TCLRSupTime
 = 0x0;

444 
FSMC_NANDInSu
->
FSMC_TARSupTime
 = 0x0;

445 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

446 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

447 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

448 
FSMC_NANDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

449 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

450 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

451 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

452 
FSMC_NANDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

453 
	}
}

464 
	$FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

466 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

467 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

469 i(
NewS
 !
DISABLE
)

472 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

474 
FSMC_Bk2
->
PCR2
 |
PCR_PBKEN_SET
;

478 
FSMC_Bk3
->
PCR3
 |
PCR_PBKEN_SET
;

484 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

486 
FSMC_Bk2
->
PCR2
 &
PCR_PBKEN_RESET
;

490 
FSMC_Bk3
->
PCR3
 &
PCR_PBKEN_RESET
;

493 
	}
}

504 
	$FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
)

506 
	`as_m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bk
));

507 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

509 i(
NewS
 !
DISABLE
)

512 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

514 
FSMC_Bk2
->
PCR2
 |
PCR_ECCEN_SET
;

518 
FSMC_Bk3
->
PCR3
 |
PCR_ECCEN_SET
;

524 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

526 
FSMC_Bk2
->
PCR2
 &
PCR_ECCEN_RESET
;

530 
FSMC_Bk3
->
PCR3
 &
PCR_ECCEN_RESET
;

533 
	}
}

543 
ut32_t
 
	$FSMC_GECC
(
ut32_t
 
FSMC_Bk
)

545 
ut32_t
 
eccv
 = 0x00000000;

547 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

550 
eccv
 = 
FSMC_Bk2
->
ECCR2
;

555 
eccv
 = 
FSMC_Bk3
->
ECCR3
;

558 (
eccv
);

559 
	}
}

607 
	$FSMC_PCCARDDeIn
()

610 
FSMC_Bk4
->
PCR4
 = 0x00000018;

611 
FSMC_Bk4
->
SR4
 = 0x00000000;

612 
FSMC_Bk4
->
PMEM4
 = 0xFCFCFCFC;

613 
FSMC_Bk4
->
PATT4
 = 0xFCFCFCFC;

614 
FSMC_Bk4
->
PIO4
 = 0xFCFCFCFC;

615 
	}
}

624 
	$FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

627 
	`as_m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDInSu
->
FSMC_Wau
));

628 
	`as_m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
));

629 
	`as_m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDInSu
->
FSMC_TARSupTime
));

631 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
));

632 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
));

633 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
));

634 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
));

636 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
));

637 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
));

638 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
));

639 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
));

640 
	`as_m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
));

641 
	`as_m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
));

642 
	`as_m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
));

643 
	`as_m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
));

646 
FSMC_Bk4
->
PCR4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_Wau
 |

647 
FSMC_MemyDaWidth_16b
 |

648 (
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 << 9) |

649 (
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 << 13);

652 
FSMC_Bk4
->
PMEM4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 |

653 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 << 8) |

654 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 << 16)|

655 (
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 << 24);

658 
FSMC_Bk4
->
PATT4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 |

659 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 << 8) |

660 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 << 16)|

661 (
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 << 24);

664 
FSMC_Bk4
->
PIO4
 = (
ut32_t
)
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 |

665 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 << 8) |

666 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 << 16)|

667 (
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 << 24);

668 
	}
}

676 
	$FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
)

679 
FSMC_PCCARDInSu
->
FSMC_Wau
 = 
FSMC_Wau_Dib
;

680 
FSMC_PCCARDInSu
->
FSMC_TCLRSupTime
 = 0x0;

681 
FSMC_PCCARDInSu
->
FSMC_TARSupTime
 = 0x0;

682 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_SupTime
 = 0xFC;

683 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

684 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

685 
FSMC_PCCARDInSu
->
FSMC_CommSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

686 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_SupTime
 = 0xFC;

687 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

688 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

689 
FSMC_PCCARDInSu
->
FSMC_AribuSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

690 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_SupTime
 = 0xFC;

691 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_WaSupTime
 = 0xFC;

692 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HdSupTime
 = 0xFC;

693 
FSMC_PCCARDInSu
->
FSMC_IOSTimgSu
->
FSMC_HiZSupTime
 = 0xFC;

694 
	}
}

702 
	$FSMC_PCCARDCmd
(
FuniڮS
 
NewS
)

704 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

706 i(
NewS
 !
DISABLE
)

709 
FSMC_Bk4
->
PCR4
 |
PCR_PBKEN_SET
;

714 
FSMC_Bk4
->
PCR4
 &
PCR_PBKEN_RESET
;

716 
	}
}

749 
	$FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
)

751 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

752 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

753 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

755 i(
NewS
 !
DISABLE
)

758 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

760 
FSMC_Bk2
->
SR2
 |
FSMC_IT
;

763 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

765 
FSMC_Bk3
->
SR3
 |
FSMC_IT
;

770 
FSMC_Bk4
->
SR4
 |
FSMC_IT
;

776 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

779 
FSMC_Bk2
->
SR2
 &(
ut32_t
)~
FSMC_IT
;

782 i(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

784 
FSMC_Bk3
->
SR3
 &(
ut32_t
)~
FSMC_IT
;

789 
FSMC_Bk4
->
SR4
 &(
ut32_t
)~
FSMC_IT
;

792 
	}
}

809 
FgStus
 
	$FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

811 
FgStus
 
bus
 = 
RESET
;

812 
ut32_t
 
tmp
 = 0x00000000;

815 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

816 
	`as_m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

818 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

820 
tmp
 = 
FSMC_Bk2
->
SR2
;

822 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

824 
tmp
 = 
FSMC_Bk3
->
SR3
;

829 
tmp
 = 
FSMC_Bk4
->
SR4
;

833 i((
tmp
 & 
FSMC_FLAG
!(
ut16_t
)
RESET
 )

835 
bus
 = 
SET
;

839 
bus
 = 
RESET
;

842  
bus
;

843 
	}
}

859 
	$FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
)

862 
	`as_m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bk
));

863 
	`as_m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

865 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

867 
FSMC_Bk2
->
SR2
 &~
FSMC_FLAG
;

869 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

871 
FSMC_Bk3
->
SR3
 &~
FSMC_FLAG
;

876 
FSMC_Bk4
->
SR4
 &~
FSMC_FLAG
;

878 
	}
}

894 
ITStus
 
	$FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

896 
ITStus
 
bus
 = 
RESET
;

897 
ut32_t
 
tmp
 = 0x0, 
us
 = 0x0, 
ab
 = 0x0;

900 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

901 
	`as_m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

903 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

905 
tmp
 = 
FSMC_Bk2
->
SR2
;

907 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

909 
tmp
 = 
FSMC_Bk3
->
SR3
;

914 
tmp
 = 
FSMC_Bk4
->
SR4
;

917 
us
 = 
tmp
 & 
FSMC_IT
;

919 
ab
 = 
tmp
 & (
FSMC_IT
 >> 3);

920 i((
us
 !(
ut32_t
)
RESET
&& (
ab
 != (uint32_t)RESET))

922 
bus
 = 
SET
;

926 
bus
 = 
RESET
;

928  
bus
;

929 
	}
}

945 
	$FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
)

948 
	`as_m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bk
));

949 
	`as_m
(
	`IS_FSMC_IT
(
FSMC_IT
));

951 if(
FSMC_Bk
 =
FSMC_Bk2_NAND
)

953 
FSMC_Bk2
->
SR2
 &~(
FSMC_IT
 >> 3);

955 if(
FSMC_Bk
 =
FSMC_Bk3_NAND
)

957 
FSMC_Bk3
->
SR3
 &~(
FSMC_IT
 >> 3);

962 
FSMC_Bk4
->
SR4
 &~(
FSMC_IT
 >> 3);

964 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_gpio.c

79 
	~<m32f4xx_gpio.h
>

80 
	~"m32f4xx_rcc.h
"

120 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

123 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

125 i(
GPIOx
 =
GPIOA
)

127 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

128 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

130 i(
GPIOx
 =
GPIOB
)

132 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

133 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

135 i(
GPIOx
 =
GPIOC
)

137 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

138 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

140 i(
GPIOx
 =
GPIOD
)

142 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

143 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

145 i(
GPIOx
 =
GPIOE
)

147 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

148 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

150 i(
GPIOx
 =
GPIOF
)

152 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

153 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

155 i(
GPIOx
 =
GPIOG
)

157 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

158 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

160 i(
GPIOx
 =
GPIOH
)

162 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

163 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOI
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

173 
	}
}

182 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

184 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

187 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

188 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

189 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

190 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

194 
ppos
 = 0x00;inpos < 0x10;inpos++)

196 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

198 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

200 i(
cu
 =
pos
)

202 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

203 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

205 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

208 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

211 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

212 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

215 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

218 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

219 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

223 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

224 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

227 
	}
}

234 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

237 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

238 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

239 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

240 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

241 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

242 
	}
}

255 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

257 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

260 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

261 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

263 
tmp
 |
GPIO_P
;

265 
GPIOx
->
LCKR
 = 
tmp
;

267 
GPIOx
->
LCKR
 = 
GPIO_P
;

269 
GPIOx
->
LCKR
 = 
tmp
;

271 
tmp
 = 
GPIOx
->
LCKR
;

273 
tmp
 = 
GPIOx
->
LCKR
;

274 
	}
}

299 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

301 
ut8_t
 
bus
 = 0x00;

304 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

305 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

307 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

309 
bus
 = (
ut8_t
)
B_SET
;

313 
bus
 = (
ut8_t
)
B_RESET
;

315  
bus
;

316 
	}
}

323 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

326 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

328  ((
ut16_t
)
GPIOx
->
IDR
);

329 
	}
}

338 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

340 
ut8_t
 
bus
 = 0x00;

343 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

344 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

346 i((
GPIOx
->
ODR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

348 
bus
 = (
ut8_t
)
B_SET
;

352 
bus
 = (
ut8_t
)
B_RESET
;

354  
bus
;

355 
	}
}

362 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

365 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

367  ((
ut16_t
)
GPIOx
->
ODR
);

368 
	}
}

380 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

383 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

384 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

386 
GPIOx
->
BSRRL
 = 
GPIO_P
;

387 
	}
}

399 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

402 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

403 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

405 
GPIOx
->
BSRRH
 = 
GPIO_P
;

406 
	}
}

419 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

422 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

423 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

424 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

426 i(
BV
 !
B_RESET
)

428 
GPIOx
->
BSRRL
 = 
GPIO_P
;

432 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

434 
	}
}

442 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

445 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

447 
GPIOx
->
ODR
 = 
PtV
;

448 
	}
}

456 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

459 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

461 
GPIOx
->
ODR
 ^
GPIO_P
;

462 
	}
}

529 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

531 
ut32_t
 
mp
 = 0x00;

532 
ut32_t
 
mp_2
 = 0x00;

535 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

536 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

537 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

539 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

540 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

541 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

542 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

543 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

331 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

334 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

335 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

336 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

337 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

338 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

339 
	}
}

346 
	$HASH_SDige
()

349 
HASH
->
STR
 |
HASH_STR_DCAL
;

350 
	}
}

389 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

391 
ut8_t
 
i
 = 0;

394 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

395 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

396 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

397 
i
=0; i<=50;i++)

399 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

401 
	}
}

411 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

413 
ut8_t
 
i
 = 0;

416 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

417 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

418 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

421 
HASH
->
CR
 |
HASH_CR_INIT
;

424 
i
=0; i<=50;i++)

426 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

428 
	}
}

460 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

463 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

465 i(
NewS
 !
DISABLE
)

468 
HASH
->
CR
 |
HASH_CR_DMAE
;

473 
HASH
->
CR
 &~
HASH_CR_DMAE
;

475 
	}
}

555 
	$HASH_ITCfig
(
ut8_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

558 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

559 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

561 i(
NewS
 !
DISABLE
)

564 
HASH
->
IMR
 |
HASH_IT
;

569 
HASH
->
IMR
 &(
ut8_t
~
HASH_IT
;

571 
	}
}

584 
FgStus
 
	$HASH_GFgStus
(
ut16_t
 
HASH_FLAG
)

586 
FgStus
 
bus
 = 
RESET
;

587 
ut32_t
 
meg
 = 0;

590 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

593 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut16_t
)
RESET
 )

595 
meg
 = 
HASH
->
CR
;

599 
meg
 = 
HASH
->
SR
;

603 i((
meg
 & 
HASH_FLAG
!(
ut16_t
)
RESET
)

606 
bus
 = 
SET
;

611 
bus
 = 
RESET
;

615  
bus
;

616 
	}
}

625 
	$HASH_CˬFg
(
ut16_t
 
HASH_FLAG
)

628 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

631 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

632 
	}
}

641 
ITStus
 
	$HASH_GITStus
(
ut8_t
 
HASH_IT
)

643 
ITStus
 
bus
 = 
RESET
;

644 
ut32_t
 
tmeg
 = 0;

647 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

651 
tmeg
 = 
HASH
->
SR
;

653 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

656 
bus
 = 
SET
;

661 
bus
 = 
RESET
;

664  
bus
;

665 
	}
}

675 
	$HASH_CˬITPdgB
(
ut8_t
 
HASH_IT
)

678 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

681 
HASH
->
SR
 = (
ut8_t
)~
HASH_IT
;

682 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash_md5.c

41 
	~"m32f4xx_hash.h
"

54 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

87 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

89 
HASH_InTyDef
 
MD5_HASH_InSuu
;

90 
HASH_MsgDige
 
MD5_MesgeDige
;

91 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

92 
ut32_t
 
i
 = 0;

93 
__IO
 
ut32_t
 
cou
 = 0;

94 
ut32_t
 
busyus
 = 0;

95 
EStus
 
us
 = 
SUCCESS
;

96 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

97 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

101 
nbvidbsda
 = 8 * (
In
 % 4);

104 
	`HASH_DeIn
();

107 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

108 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

109 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

110 
	`HASH_In
(&
MD5_HASH_InSuu
);

113 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

116 
i
=0; i<
In
; i+=4)

118 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

119 
puddr
+=4;

123 
	`HASH_SDige
();

128 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

129 
cou
++;

130 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

132 i(
busyus
 !
RESET
)

134 
us
 = 
ERROR
;

139 
	`HASH_GDige
(&
MD5_MesgeDige
);

140 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

141 
ouuddr
+=4;

142 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

143 
ouuddr
+=4;

144 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

145 
ouuddr
+=4;

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

148  
us
;

149 
	}
}

162 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

163 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

165 
HASH_InTyDef
 
MD5_HASH_InSuu
;

166 
HASH_MsgDige
 
MD5_MesgeDige
;

167 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

168 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

169 
ut32_t
 
i
 = 0;

170 
__IO
 
ut32_t
 
cou
 = 0;

171 
ut32_t
 
busyus
 = 0;

172 
EStus
 
us
 = 
SUCCESS
;

173 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

174 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

175 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

178 
nbvidbsda
 = 8 * (
In
 % 4);

181 
nbvidbskey
 = 8 * (
Keyn
 % 4);

184 
	`HASH_DeIn
();

187 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

188 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

189 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

190 if(
Keyn
 > 64)

193 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

198 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

200 
	`HASH_In
(&
MD5_HASH_InSuu
);

203 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

206 
i
=0; i<
Keyn
; i+=4)

208 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

209 
keyaddr
+=4;

213 
	`HASH_SDige
();

218 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

219 
cou
++;

220 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

222 i(
busyus
 !
RESET
)

224 
us
 = 
ERROR
;

229 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

232 
i
=0; i<
In
; i+=4)

234 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

235 
puddr
+=4;

239 
	`HASH_SDige
();

242 
cou
 =0;

245 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

246 
cou
++;

247 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

249 i(
busyus
 !
RESET
)

251 
us
 = 
ERROR
;

256 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

259 
keyaddr
 = (
ut32_t
)
Key
;

260 
i
=0; i<
Keyn
; i+=4)

262 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

263 
keyaddr
+=4;

267 
	`HASH_SDige
();

270 
cou
 =0;

273 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

274 
cou
++;

275 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

277 i(
busyus
 !
RESET
)

279 
us
 = 
ERROR
;

284 
	`HASH_GDige
(&
MD5_MesgeDige
);

285 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

286 
ouuddr
+=4;

287 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

288 
ouuddr
+=4;

289 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

290 
ouuddr
+=4;

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

295  
us
;

296 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash_sha1.c

41 
	~"m32f4xx_hash.h
"

54 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

87 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

89 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

90 
HASH_MsgDige
 
SHA1_MesgeDige
;

91 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

92 
ut32_t
 
i
 = 0;

93 
__IO
 
ut32_t
 
cou
 = 0;

94 
ut32_t
 
busyus
 = 0;

95 
EStus
 
us
 = 
SUCCESS
;

96 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

97 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

100 
nbvidbsda
 = 8 * (
In
 % 4);

103 
	`HASH_DeIn
();

106 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

107 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

108 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

109 
	`HASH_In
(&
SHA1_HASH_InSuu
);

112 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

115 
i
=0; i<
In
; i+=4)

117 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

118 
puddr
+=4;

122 
	`HASH_SDige
();

127 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

128 
cou
++;

129 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

131 i(
busyus
 !
RESET
)

133 
us
 = 
ERROR
;

138 
	`HASH_GDige
(&
SHA1_MesgeDige
);

139 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

140 
ouuddr
+=4;

141 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

142 
ouuddr
+=4;

143 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

144 
ouuddr
+=4;

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

149  
us
;

150 
	}
}

163 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

164 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

166 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

167 
HASH_MsgDige
 
SHA1_MesgeDige
;

168 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

169 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

170 
ut32_t
 
i
 = 0;

171 
__IO
 
ut32_t
 
cou
 = 0;

172 
ut32_t
 
busyus
 = 0;

173 
EStus
 
us
 = 
SUCCESS
;

174 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

175 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

176 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

179 
nbvidbsda
 = 8 * (
In
 % 4);

182 
nbvidbskey
 = 8 * (
Keyn
 % 4);

185 
	`HASH_DeIn
();

188 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

189 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

190 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

191 if(
Keyn
 > 64)

194 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

199 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

201 
	`HASH_In
(&
SHA1_HASH_InSuu
);

204 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

207 
i
=0; i<
Keyn
; i+=4)

209 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

210 
keyaddr
+=4;

214 
	`HASH_SDige
();

219 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

220 
cou
++;

221 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

223 i(
busyus
 !
RESET
)

225 
us
 = 
ERROR
;

230 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

233 
i
=0; i<
In
; i+=4)

235 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

236 
puddr
+=4;

240 
	`HASH_SDige
();

244 
cou
 =0;

247 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

248 
cou
++;

249 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

251 i(
busyus
 !
RESET
)

253 
us
 = 
ERROR
;

258 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

261 
keyaddr
 = (
ut32_t
)
Key
;

262 
i
=0; i<
Keyn
; i+=4)

264 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

265 
keyaddr
+=4;

269 
	`HASH_SDige
();

272 
cou
 =0;

275 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

276 
cou
++;

277 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

279 i(
busyus
 !
RESET
)

281 
us
 = 
ERROR
;

286 
	`HASH_GDige
(&
SHA1_MesgeDige
);

287 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

288 
ouuddr
+=4;

289 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

290 
ouuddr
+=4;

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

299  
us
;

300 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_i2c.c

87 
	~"m32f4xx_i2c.h
"

88 
	~"m32f4xx_rcc.h
"

102 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

103 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

104 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

132 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

135 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

137 i(
I2Cx
 =
I2C1
)

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

142 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

144 i(
I2Cx
 =
I2C2
)

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

149 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

153 i(
I2Cx
 =
I2C3
)

156 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

158 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

161 
	}
}

175 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

177 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

178 
ut16_t
 
su
 = 0x04;

179 
ut32_t
 
pk1
 = 8000000;

180 
RCC_ClocksTyDef
 
rcc_ocks
;

182 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

183 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

184 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

185 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

186 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

187 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

188 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

192 
tmeg
 = 
I2Cx
->
CR2
;

194 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

196 
	`RCC_GClocksFq
(&
rcc_ocks
);

197 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

199 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

200 
tmeg
 |
eqnge
;

202 
I2Cx
->
CR2
 = 
tmeg
;

206 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

209 
tmeg
 = 0;

212 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

215 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

217 i(
su
 < 0x04)

220 
su
 = 0x04;

223 
tmeg
 |
su
;

225 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

232 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

235 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

242 
su
 |
I2C_DutyCye_16_9
;

246 i((
su
 & 
I2C_CCR_CCR
) == 0)

249 
su
 |(
ut16_t
)0x0001;

252 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

254 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

258 
I2Cx
->
CCR
 = 
tmeg
;

260 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

264 
tmeg
 = 
I2Cx
->
CR1
;

266 
tmeg
 &
CR1_CLEAR_MASK
;

270 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

272 
I2Cx
->
CR1
 = 
tmeg
;

276 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

277 
	}
}

284 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

288 
I2C_InSu
->
I2C_ClockSed
 = 5000;

290 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

292 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

294 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

296 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

298 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

299 
	}
}

308 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

312 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

313 i(
NewS
 !
DISABLE
)

316 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

321 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

323 
	}
}

332 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

335 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

336 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

337 i(
NewS
 !
DISABLE
)

340 
I2Cx
->
CR1
 |
I2C_CR1_START
;

345 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

347 
	}
}

356 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

359 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

360 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

361 i(
NewS
 !
DISABLE
)

364 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

369 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

371 
	}
}

384 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

387 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

388 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

390 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

393 
Addss
 |
I2C_OAR1_ADD0
;

398 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

401 
I2Cx
->
DR
 = 
Addss
;

402 
	}
}

411 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

414 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

415 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

416 i(
NewS
 !
DISABLE
)

419 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

424 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

426 
	}
}

434 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

436 
ut16_t
 
tmeg
 = 0;

439 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

442 
tmeg
 = 
I2Cx
->
OAR2
;

445 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

448 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

451 
I2Cx
->
OAR2
 = 
tmeg
;

452 
	}
}

461 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

464 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

465 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

466 i(
NewS
 !
DISABLE
)

469 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

474 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

476 
	}
}

485 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

488 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

490 i(
NewS
 !
DISABLE
)

493 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

498 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

500 
	}
}

511 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

514 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

515 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

524 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

526 
	}
}

535 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

538 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

539 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 i(
NewS
 =
DISABLE
)

543 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

548 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

550 
	}
}

561 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

564 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

565 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

566 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

569 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

574 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

576 
	}
}

599 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

602 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

603 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

606 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

609 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

614 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

616 
	}
}

627 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

630 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

631 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

632 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

635 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

640 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

642 
	}
}

651 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

654 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

655 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

656 i(
NewS
 !
DISABLE
)

659 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

664 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

666 
	}
}

689 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

692 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

694 
I2Cx
->
DR
 = 
Da
;

695 
	}
}

702 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

705 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

707  (
ut8_t
)
I2Cx
->
DR
;

708 
	}
}

733 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

736 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

737 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

738 i(
NewS
 !
DISABLE
)

741 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

746 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

748 
	}
}

764 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

767 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

768 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

769 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

772 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

777 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

779 
	}
}

788 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

791 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

792 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

793 i(
NewS
 !
DISABLE
)

796 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

801 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

803 
	}
}

810 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

813 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

815  ((
I2Cx
->
SR2
) >> 8);

816 
	}
}

843 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

846 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

847 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

848 i(
NewS
 !
DISABLE
)

851 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

856 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

858 
	}
}

867 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

870 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

871 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

872 i(
NewS
 !
DISABLE
)

875 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

880 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

882 
	}
}

1005 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1007 
__IO
 
ut32_t
 
tmp
 = 0;

1010 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1011 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1013 
tmp
 = (
ut32_t

I2Cx
;

1014 
tmp
 +
I2C_Regi
;

1017  (*(
__IO
 
ut16_t
 *
tmp
);

1018 
	}
}

1032 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1035 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1036 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1037 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1039 i(
NewS
 !
DISABLE
)

1042 
I2Cx
->
CR2
 |
I2C_IT
;

1047 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1049 
	}
}

1091 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1093 
ut32_t
 
ϡevt
 = 0;

1094 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1095 
EStus
 
us
 = 
ERROR
;

1098 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1099 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1102 
ag1
 = 
I2Cx
->
SR1
;

1103 
ag2
 = 
I2Cx
->
SR2
;

1104 
ag2
 = flag2 << 16;

1107 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1110 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1113 
us
 = 
SUCCESS
;

1118 
us
 = 
ERROR
;

1121  
us
;

1122 
	}
}

1139 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1141 
ut32_t
 
ϡevt
 = 0;

1142 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1145 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1148 
ag1
 = 
I2Cx
->
SR1
;

1149 
ag2
 = 
I2Cx
->
SR2
;

1150 
ag2
 = flag2 << 16;

1153 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1156  
ϡevt
;

1157 
	}
}

1194 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1196 
FgStus
 
bus
 = 
RESET
;

1197 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1200 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1201 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1204 
i2cxba
 = (
ut32_t
)
I2Cx
;

1207 
i2eg
 = 
I2C_FLAG
 >> 28;

1210 
I2C_FLAG
 &
FLAG_MASK
;

1212 if(
i2eg
 != 0)

1215 
i2cxba
 += 0x14;

1220 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1222 
i2cxba
 += 0x18;

1225 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1228 
bus
 = 
SET
;

1233 
bus
 = 
RESET
;

1237  
bus
;

1238 
	}
}

1271 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1273 
ut32_t
 
agpos
 = 0;

1275 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1276 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1278 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1280 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1281 
	}
}

1305 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1307 
ITStus
 
bus
 = 
RESET
;

1308 
ut32_t
 
abˡus
 = 0;

1311 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1315 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1318 
I2C_IT
 &
FLAG_MASK
;

1321 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1324 
bus
 = 
SET
;

1329 
bus
 = 
RESET
;

1332  
bus
;

1333 
	}
}

1365 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1367 
ut32_t
 
agpos
 = 0;

1369 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1370 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1373 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1376 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1377 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_iwdg.c

82 
	~"m32f4xx_iwdg.h
"

97 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

98 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

129 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

132 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

133 
IWDG
->
KR
 = 
IWDG_WreAcss
;

134 
	}
}

149 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

152 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

153 
IWDG
->
PR
 = 
IWDG_Psr
;

154 
	}
}

162 
	$IWDG_SRd
(
ut16_t
 
Rd
)

165 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

166 
IWDG
->
RLR
 = 
Rd
;

167 
	}
}

175 
	$IWDG_RdCou
()

177 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

178 
	}
}

201 
	$IWDG_Eb
()

203 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

204 
	}
}

230 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

232 
FgStus
 
bus
 = 
RESET
;

234 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

235 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

237 
bus
 = 
SET
;

241 
bus
 = 
RESET
;

244  
bus
;

245 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_pwr.c

32 
	~"m32f4xx_pwr.h
"

33 
	~"m32f4xx_rcc.h
"

47 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

53 
	#DBP_BNumb
 0x08

	)

54 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

57 
	#PVDE_BNumb
 0x04

	)

58 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

61 
	#FPDS_BNumb
 0x09

	)

62 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

65 
	#PMODE_BNumb
 0x0E

	)

66 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

72 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

73 
	#EWUP_BNumb
 0x08

	)

74 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

77 
	#BRE_BNumb
 0x09

	)

78 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

83 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

84 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

120 
	$PWR_DeIn
()

122 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

123 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

124 
	}
}

135 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

138 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

140 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

141 
	}
}

181 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

183 
ut32_t
 
tmeg
 = 0;

186 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

188 
tmeg
 = 
PWR
->
CR
;

191 
tmeg
 &
CR_PLS_MASK
;

194 
tmeg
 |
PWR_PVDLev
;

197 
PWR
->
CR
 = 
tmeg
;

198 
	}
}

206 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

209 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

211 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

212 
	}
}

240 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

245 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

246 
	}
}

298 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

301 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

303 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

304 
	}
}

318 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

321 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

323 i(
PWR_Regut_Vޏge
 =
PWR_Regut_Vޏge_S2
)

325 
PWR
->
CR
 &~
PWR_Regut_Vޏge_S1
;

329 
PWR
->
CR
 |
PWR_Regut_Vޏge_S1
;

331 
	}
}

360 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

363 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

365 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

366 
	}
}

500 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

502 
ut32_t
 
tmeg
 = 0;

505 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

506 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

509 
tmeg
 = 
PWR
->
CR
;

511 
tmeg
 &
CR_DS_MASK
;

514 
tmeg
 |
PWR_Regut
;

517 
PWR
->
CR
 = 
tmeg
;

520 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

523 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

526 
	`__WFI
();

531 
	`__WFE
();

534 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

535 
	}
}

548 
	$PWR_ESTANDBYMode
()

551 
PWR
->
CR
 |
PWR_CR_CWUF
;

554 
PWR
->
CR
 |
PWR_CR_PDDS
;

557 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

560 #i
	`defed
 ( 
__CC_ARM
 )

561 
	`__f_es
();

564 
	`__WFI
();

565 
	}
}

605 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

607 
FgStus
 
bus
 = 
RESET
;

610 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

612 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

614 
bus
 = 
SET
;

618 
bus
 = 
RESET
;

621  
bus
;

622 
	}
}

632 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

635 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

637 
PWR
->
CR
 |
PWR_FLAG
 << 2;

638 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rcc.c

56 
	~"m32f4xx_rcc.h
"

66 
	#as_m
(
ex
(()0)

	)

71 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

74 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

75 
	#HSION_BNumb
 0x00

	)

76 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

78 
	#CSSON_BNumb
 0x13

	)

79 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

81 
	#PLLON_BNumb
 0x18

	)

82 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

84 
	#PLLI2SON_BNumb
 0x1A

	)

85 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

89 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

90 
	#I2SSRC_BNumb
 0x17

	)

91 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

95 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

96 
	#RTCEN_BNumb
 0x0F

	)

97 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

99 
	#BDRST_BNumb
 0x10

	)

100 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

103 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

104 
	#LSION_BNumb
 0x00

	)

105 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

108 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

109 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

112 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

115 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

118 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

121 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

124 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

128 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

197 
	$RCC_DeIn
()

200 
RCC
->
CR
 |(
ut32_t
)0x00000001;

203 
RCC
->
CFGR
 = 0x00000000;

206 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

209 
RCC
->
PLLCFGR
 = 0x24003010;

212 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

215 
RCC
->
CIR
 = 0x00000000;

216 
	}
}

238 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

241 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

244 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

247 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

248 
	}
}

262 
EStus
 
	$RCC_WaFHSESUp
()

264 
__IO
 
ut32_t
 
tupcou
 = 0;

265 
EStus
 
us
 = 
ERROR
;

266 
FgStus
 
hus
 = 
RESET
;

270 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

271 
tupcou
++;

272 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

274 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

276 
us
 = 
SUCCESS
;

280 
us
 = 
ERROR
;

282  (
us
);

283 
	}
}

293 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

295 
ut32_t
 
tmeg
 = 0;

297 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

299 
tmeg
 = 
RCC
->
CR
;

302 
tmeg
 &~
RCC_CR_HSITRIM
;

305 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

308 
RCC
->
CR
 = 
tmeg
;

309 
	}
}

329 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

332 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

334 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

335 
	}
}

354 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

357 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

361 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

364 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

367 
RCC_LSE
)

369 
RCC_LSE_ON
:

371 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

373 
RCC_LSE_Byss
:

375 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

380 
	}
}

394 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

397 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

399 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

400 
	}
}

437 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

440 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

441 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

442 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

443 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

444 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

446 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

447 (
PLLQ
 << 24);

448 
	}
}

460 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

463 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

464 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

465 
	}
}

486 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

489 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

490 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

492 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

493 
	}
}

501 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

505 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

506 
	}
}

519 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

523 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

524 
	}
}

544 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

546 
ut32_t
 
tmeg
 = 0;

549 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

550 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

552 
tmeg
 = 
RCC
->
CFGR
;

555 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

558 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

561 
RCC
->
CFGR
 = 
tmeg
;

562 
	}
}

582 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

584 
ut32_t
 
tmeg
 = 0;

587 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

588 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

590 
tmeg
 = 
RCC
->
CFGR
;

593 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

596 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

599 
RCC
->
CFGR
 = 
tmeg
;

600 
	}
}

688 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

690 
ut32_t
 
tmeg
 = 0;

693 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

695 
tmeg
 = 
RCC
->
CFGR
;

698 
tmeg
 &~
RCC_CFGR_SW
;

701 
tmeg
 |
RCC_SYSCLKSour
;

704 
RCC
->
CFGR
 = 
tmeg
;

705 
	}
}

716 
ut8_t
 
	$RCC_GSYSCLKSour
()

718  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

719 
	}
}

741 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

743 
ut32_t
 
tmeg
 = 0;

746 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

748 
tmeg
 = 
RCC
->
CFGR
;

751 
tmeg
 &~
RCC_CFGR_HPRE
;

754 
tmeg
 |
RCC_SYSCLK
;

757 
RCC
->
CFGR
 = 
tmeg
;

758 
	}
}

773 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

775 
ut32_t
 
tmeg
 = 0;

778 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

780 
tmeg
 = 
RCC
->
CFGR
;

783 
tmeg
 &~
RCC_CFGR_PPRE1
;

786 
tmeg
 |
RCC_HCLK
;

789 
RCC
->
CFGR
 = 
tmeg
;

790 
	}
}

804 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

806 
ut32_t
 
tmeg
 = 0;

809 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

811 
tmeg
 = 
RCC
->
CFGR
;

814 
tmeg
 &~
RCC_CFGR_PPRE2
;

817 
tmeg
 |
RCC_HCLK
 << 3;

820 
RCC
->
CFGR
 = 
tmeg
;

821 
	}
}

856 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

858 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

861 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

863 
tmp
)

866 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

869 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

876 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

877 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

879 i(
lsour
 != 0)

882 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

887 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

890 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

891 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

894 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

900 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

901 
tmp
 =mp >> 4;

902 
esc
 = 
APBAHBPscTab
[
tmp
];

904 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

907 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

908 
tmp
 =mp >> 10;

909 
esc
 = 
APBAHBPscTab
[
tmp
];

911 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

914 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

915 
tmp
 =mp >> 13;

916 
esc
 = 
APBAHBPscTab
[
tmp
];

918 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

919 
	}
}

981 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

983 
ut32_t
 
tmeg
 = 0;

986 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

988 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

990 
tmeg
 = 
RCC
->
CFGR
;

993 
tmeg
 &~
RCC_CFGR_RTCPRE
;

996 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

999 
RCC
->
CFGR
 = 
tmeg
;

1003 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1004 
	}
}

1013 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1016 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1018 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1019 
	}
}

1030 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1033 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1034 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1035 
	}
}

1047 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1050 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1052 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1053 
	}
}

1086 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1089 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1091 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1092 i(
NewS
 !
DISABLE
)

1094 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1098 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1100 
	}
}

1118 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1122 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1124 i(
NewS
 !
DISABLE
)

1126 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1130 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1132 
	}
}

1145 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1148 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1149 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1151 i(
NewS
 !
DISABLE
)

1153 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1157 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1159 
	}
}

1195 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1198 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1199 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1201 i(
NewS
 !
DISABLE
)

1203 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

1207 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

1209 
	}
}

1235 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1238 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1239 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 i(
NewS
 !
DISABLE
)

1243 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

1247 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

1249 
	}
}

1274 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1277 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

1278 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1280 i(
NewS
 !
DISABLE
)

1282 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

1286 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

1288 
	}
}

1303 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1306 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1307 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1309 i(
NewS
 !
DISABLE
)

1311 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

1315 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

1317 
	}
}

1327 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1330 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1331 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1333 i(
NewS
 !
DISABLE
)

1335 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

1339 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

1341 
	}
}

1374 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1377 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1378 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1379 i(
NewS
 !
DISABLE
)

1381 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

1385 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

1387 
	}
}

1410 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1413 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

1414 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1415 i(
NewS
 !
DISABLE
)

1417 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

1421 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

1423 
	}
}

1456 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1459 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

1460 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1461 i(
NewS
 !
DISABLE
)

1463 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

1467 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

1469 
	}
}

1488 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1491 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1493 i(
NewS
 !
DISABLE
)

1495 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

1499 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

1501 
	}
}

1515 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1518 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1519 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1520 i(
NewS
 !
DISABLE
)

1522 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

1526 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

1528 
	}
}

1565 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

1568 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

1569 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1570 i(
NewS
 !
DISABLE
)

1572 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

1576 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

1578 
	}
}

1605 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

1608 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

1609 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1610 i(
NewS
 !
DISABLE
)

1612 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

1616 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

1618 
	}
}

1650 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

1653 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

1654 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1655 i(
NewS
 !
DISABLE
)

1658 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

1663 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

1665 
	}
}

1686 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

1688 
ut32_t
 
tmp
 = 0;

1689 
ut32_t
 
ueg
 = 0;

1690 
FgStus
 
bus
 = 
RESET
;

1693 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1696 
tmp
 = 
RCC_FLAG
 >> 5;

1697 i(
tmp
 == 1)

1699 
ueg
 = 
RCC
->
CR
;

1701 i(
tmp
 == 2)

1703 
ueg
 = 
RCC
->
BDCR
;

1707 
ueg
 = 
RCC
->
CSR
;

1711 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

1712 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

1714 
bus
 = 
SET
;

1718 
bus
 = 
RESET
;

1721  
bus
;

1722 
	}
}

1731 
	$RCC_CˬFg
()

1734 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

1735 
	}
}

1750 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

1752 
ITStus
 
bus
 = 
RESET
;

1755 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1758 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

1760 
bus
 = 
SET
;

1764 
bus
 = 
RESET
;

1767  
bus
;

1768 
	}
}

1783 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

1786 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1790 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1791 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rng.c

51 
	~"m32f4xx_g.h
"

52 
	~"m32f4xx_rcc.h
"

94 
	$RNG_DeIn
()

97 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

100 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

101 
	}
}

109 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

112 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

114 i(
NewS
 !
DISABLE
)

117 
RNG
->
CR
 |
RNG_CR_RNGEN
;

122 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

124 
	}
}

171 
ut32_t
 
	$RNG_GRdomNumb
()

174  
RNG
->
DR
;

175 
	}
}

268 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

271 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

273 i(
NewS
 !
DISABLE
)

276 
RNG
->
CR
 |
RNG_CR_IE
;

281 
RNG
->
CR
 &~
RNG_CR_IE
;

283 
	}
}

294 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

296 
FgStus
 
bus
 = 
RESET
;

298 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

301 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

304 
bus
 = 
SET
;

309 
bus
 = 
RESET
;

312  
bus
;

313 
	}
}

327 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

330 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

332 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

333 
	}
}

343 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

345 
ITStus
 
bus
 = 
RESET
;

347 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

350 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

353 
bus
 = 
SET
;

358 
bus
 = 
RESET
;

361  
bus
;

362 
	}
}

373 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

376 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

379 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

380 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rtc.c

277 
	~"m32f4xx_c.h
"

278 
	~"m32f4xx_rcc.h
"

293 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

294 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

295 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

296 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

297 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

	)

298 
	gRTC_FLAG_ALRBF
 | 
	gRTC_FLAG_ALRAF
 | 
	gRTC_FLAG_INITF
 | \

299 
	gRTC_FLAG_RSF
 | 
	gRTC_FLAG_INITS
 | 
	gRTC_FLAG_WUTWF
 | \

300 
	gRTC_FLAG_ALRBWF
 | 
	gRTC_FLAG_ALRAWF
 | 
	gRTC_FLAG_TAMP1F
 ))

302 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

303 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

304 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

305 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

310 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

311 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

367 
EStus
 
	$RTC_DeIn
()

369 
__IO
 
ut32_t
 
wutcou
 = 0x00;

370 
ut32_t
 
wutwfus
 = 0x00;

371 
EStus
 
us
 = 
ERROR
;

374 
RTC
->
WPR
 = 0xCA;

375 
RTC
->
WPR
 = 0x53;

378 i(
	`RTC_EInMode
(=
ERROR
)

380 
us
 = 
ERROR
;

385 
RTC
->
TR
 = (
ut32_t
)0x00000000;

386 
RTC
->
DR
 = (
ut32_t
)0x00002101;

388 
RTC
->
CR
 &(
ut32_t
)0x00000007;

393 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

394 
wutcou
++;

395 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

397 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

399 
us
 = 
ERROR
;

404 
RTC
->
CR
 &(
ut32_t
)0x00000000;

405 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

406 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

407 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

408 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

409 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

412 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

415 
RTC
->
TAFCR
 = 0x00000000;

417 if(
	`RTC_WaFSynchro
(=
ERROR
)

419 
us
 = 
ERROR
;

423 
us
 = 
SUCCESS
;

429 
RTC
->
WPR
 = 0xFF;

431  
us
;

432 
	}
}

445 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

447 
EStus
 
us
 = 
ERROR
;

450 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

451 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

452 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

455 
RTC
->
WPR
 = 0xCA;

456 
RTC
->
WPR
 = 0x53;

459 i(
	`RTC_EInMode
(=
ERROR
)

461 
us
 = 
ERROR
;

466 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

468 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

471 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

472 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

475 
	`RTC_ExInMode
();

477 
us
 = 
SUCCESS
;

480 
RTC
->
WPR
 = 0xFF;

482  
us
;

483 
	}
}

491 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

494 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

497 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

500 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

501 
	}
}

513 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

516 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

518 i(
NewS
 !
DISABLE
)

521 
RTC
->
WPR
 = 0xFF;

526 
RTC
->
WPR
 = 0xCA;

527 
RTC
->
WPR
 = 0x53;

529 
	}
}

540 
EStus
 
	$RTC_EInMode
()

542 
__IO
 
ut32_t
 
cou
 = 0x00;

543 
EStus
 
us
 = 
ERROR
;

544 
ut32_t
 
us
 = 0x00;

547 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

550 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

555 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

556 
cou
++;

557 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

561 
us
 = 
SUCCESS
;

565 
us
 = 
ERROR
;

570 
us
 = 
SUCCESS
;

573  (
us
);

574 
	}
}

585 
	$RTC_ExInMode
()

588 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

589 
	}
}

607 
EStus
 
	$RTC_WaFSynchro
()

609 
__IO
 
ut32_t
 
synchrocou
 = 0;

610 
EStus
 
us
 = 
ERROR
;

611 
ut32_t
 
synchrous
 = 0x00;

614 
RTC
->
WPR
 = 0xCA;

615 
RTC
->
WPR
 = 0x53;

618 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

623 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

624 
synchrocou
++;

625 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

627 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

629 
us
 = 
SUCCESS
;

633 
us
 = 
ERROR
;

637 
RTC
->
WPR
 = 0xFF;

639  (
us
);

640 
	}
}

650 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

652 
EStus
 
us
 = 
ERROR
;

655 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

658 
RTC
->
WPR
 = 0xCA;

659 
RTC
->
WPR
 = 0x53;

662 i(
	`RTC_EInMode
(=
ERROR
)

664 
us
 = 
ERROR
;

668 i(
NewS
 !
DISABLE
)

671 
RTC
->
CR
 |
RTC_CR_REFCKON
;

676 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

679 
	`RTC_ExInMode
();

681 
us
 = 
SUCCESS
;

685 
RTC
->
WPR
 = 0xFF;

687  
us
;

688 
	}
}

698 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

704 
RTC
->
WPR
 = 0xCA;

705 
RTC
->
WPR
 = 0x53;

707 i(
NewS
 !
DISABLE
)

710 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

715 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

719 
RTC
->
WPR
 = 0xFF;

720 
	}
}

753 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

755 
ut32_t
 
tmeg
 = 0;

756 
EStus
 
us
 = 
ERROR
;

759 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

761 i(
RTC_Fm
 =
RTC_Fm_BIN
)

763 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

765 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

766 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

770 
RTC_TimeSu
->
RTC_H12
 = 0x00;

771 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

773 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

774 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

778 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

780 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

781 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

782 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

786 
RTC_TimeSu
->
RTC_H12
 = 0x00;

787 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

789 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

790 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

794 i(
RTC_Fm
 !
RTC_Fm_BIN
)

796 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

797 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

798 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

799 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

803 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

804 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

805 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

806 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

810 
RTC
->
WPR
 = 0xCA;

811 
RTC
->
WPR
 = 0x53;

814 i(
	`RTC_EInMode
(=
ERROR
)

816 
us
 = 
ERROR
;

821 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

824 
	`RTC_ExInMode
();

826 if(
	`RTC_WaFSynchro
(=
ERROR
)

828 
us
 = 
ERROR
;

832 
us
 = 
SUCCESS
;

837 
RTC
->
WPR
 = 0xFF;

839  
us
;

840 
	}
}

849 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

852 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

853 
RTC_TimeSu
->
RTC_Hours
 = 0;

854 
RTC_TimeSu
->
RTC_Mus
 = 0;

855 
RTC_TimeSu
->
RTC_Secds
 = 0;

856 
	}
}

868 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

870 
ut32_t
 
tmeg
 = 0;

873 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

876 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

879 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

880 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

881 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

882 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

885 i(
RTC_Fm
 =
RTC_Fm_BIN
)

888 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

889 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

890 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

892 
	}
}

901 
ut32_t
 
	$RTC_GSubSecd
()

903 
ut32_t
 
tmeg
 = 0;

906 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

909 ((
RTC
->
DR
);

911  (
tmeg
);

912 
	}
}

926 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

928 
ut32_t
 
tmeg
 = 0;

929 
EStus
 
us
 = 
ERROR
;

932 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

934 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

936 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

938 i(
RTC_Fm
 =
RTC_Fm_BIN
)

940 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

941 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

942 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

946 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

947 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

948 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

949 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

950 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

952 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

955 i(
RTC_Fm
 !
RTC_Fm_BIN
)

957 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

958 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

959 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

960 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

964 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

965 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

966 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

967 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

971 
RTC
->
WPR
 = 0xCA;

972 
RTC
->
WPR
 = 0x53;

975 i(
	`RTC_EInMode
(=
ERROR
)

977 
us
 = 
ERROR
;

982 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

985 
	`RTC_ExInMode
();

987 if(
	`RTC_WaFSynchro
(=
ERROR
)

989 
us
 = 
ERROR
;

993 
us
 = 
SUCCESS
;

997 
RTC
->
WPR
 = 0xFF;

999  
us
;

1000 
	}
}

1009 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1012 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1013 
RTC_DeSu
->
RTC_De
 = 1;

1014 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1015 
RTC_DeSu
->
RTC_Yr
 = 0;

1016 
	}
}

1028 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1030 
ut32_t
 
tmeg
 = 0;

1033 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1036 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1039 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1040 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1041 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1042 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1045 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1048 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1049 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1050 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1052 
	}
}

1088 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1090 
ut32_t
 
tmeg
 = 0;

1093 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1094 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1095 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1096 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1098 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1100 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1102 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1103 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1107 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1108 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1110 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1111 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1113 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1115 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1119 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1124 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1126 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1127 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1128 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1132 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1133 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1136 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1137 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1139 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1141 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1146 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1147 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1152 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1154 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1155 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1156 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1157 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1158 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1159 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1160 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1164 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1165 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1166 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1167 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1168 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1169 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1170 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1174 
RTC
->
WPR
 = 0xCA;

1175 
RTC
->
WPR
 = 0x53;

1178 i(
RTC_Arm
 =
RTC_Arm_A
)

1180 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1184 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1188 
RTC
->
WPR
 = 0xFF;

1189 
	}
}

1199 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1202 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1203 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1204 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1205 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1208 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1209 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1212 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1213 
	}
}

1229 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1231 
ut32_t
 
tmeg
 = 0;

1234 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1235 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1238 i(
RTC_Arm
 =
RTC_Arm_A
)

1240 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1244 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1248 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1249 
RTC_ALRMAR_HU
)) >> 16);

1250 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1251 
RTC_ALRMAR_MNU
)) >> 8);

1252 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1253 
RTC_ALRMAR_SU
));

1254 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1255 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1256 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1257 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1259 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1261 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1262 
RTC_ArmTime
.
RTC_Hours
);

1263 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1264 
RTC_ArmTime
.
RTC_Mus
);

1265 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1266 
RTC_ArmTime
.
RTC_Secds
);

1267 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1269 
	}
}

1283 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1285 
__IO
 
ut32_t
 
mcou
 = 0x00;

1286 
ut32_t
 
mus
 = 0x00;

1287 
EStus
 
us
 = 
ERROR
;

1290 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1291 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1294 
RTC
->
WPR
 = 0xCA;

1295 
RTC
->
WPR
 = 0x53;

1298 i(
NewS
 !
DISABLE
)

1300 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1302 
us
 = 
SUCCESS
;

1307 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1312 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1313 
mcou
++;

1314 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1316 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1318 
us
 = 
ERROR
;

1322 
us
 = 
SUCCESS
;

1327 
RTC
->
WPR
 = 0xFF;

1329  
us
;

1330 
	}
}

1377 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1379 
ut32_t
 
tmeg
 = 0;

1382 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1383 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1384 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1387 
RTC
->
WPR
 = 0xCA;

1388 
RTC
->
WPR
 = 0x53;

1391 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1393 i(
RTC_Arm
 =
RTC_Arm_A
)

1396 
RTC
->
ALRMASSR
 = 
tmeg
;

1401 
RTC
->
ALRMBSSR
 = 
tmeg
;

1405 
RTC
->
WPR
 = 0xFF;

1407 
	}
}

1418 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1420 
ut32_t
 
tmeg
 = 0;

1423 i(
RTC_Arm
 =
RTC_Arm_A
)

1425 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1429 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1432  (
tmeg
);

1433 
	}
}

1467 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1470 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1473 
RTC
->
WPR
 = 0xCA;

1474 
RTC
->
WPR
 = 0x53;

1477 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1480 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1483 
RTC
->
WPR
 = 0xFF;

1484 
	}
}

1494 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1507 
RTC
->
WPR
 = 0xFF;

1508 
	}
}

1515 
ut32_t
 
	$RTC_GWakeUpCou
()

1518  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1519 
	}
}

1527 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1529 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1530 
ut32_t
 
wutwfus
 = 0x00;

1531 
EStus
 
us
 = 
ERROR
;

1534 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1537 
RTC
->
WPR
 = 0xCA;

1538 
RTC
->
WPR
 = 0x53;

1540 i(
NewS
 !
DISABLE
)

1543 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1544 
us
 = 
SUCCESS
;

1549 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1553 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1554 
wutcou
++;

1555 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1557 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1559 
us
 = 
ERROR
;

1563 
us
 = 
SUCCESS
;

1568 
RTC
->
WPR
 = 0xFF;

1570  
us
;

1571 
	}
}

1604 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1607 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1608 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1611 
RTC
->
WPR
 = 0xCA;

1612 
RTC
->
WPR
 = 0x53;

1615 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1618 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1621 
RTC
->
WPR
 = 0xFF;

1622 
	}
}

1631 
ut32_t
 
	$RTC_GSteOti
()

1633  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1634 
	}
}

1670 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1673 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1674 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1677 
RTC
->
WPR
 = 0xCA;

1678 
RTC
->
WPR
 = 0x53;

1681 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1684 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1687 
RTC
->
WPR
 = 0xFF;

1688 
	}
}

1724 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1726 
EStus
 
us
 = 
ERROR
;

1729 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1730 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1733 
RTC
->
WPR
 = 0xCA;

1734 
RTC
->
WPR
 = 0x53;

1737 i(
	`RTC_EInMode
(=
ERROR
)

1739 
us
 = 
ERROR
;

1744 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1746 
	`RTC_ExInMode
();

1748 
us
 = 
SUCCESS
;

1752 
RTC
->
WPR
 = 0xFF;

1754  
us
;

1755 
	}
}

1765 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1767 
EStus
 
us
 = 
ERROR
;

1770 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1773 
RTC
->
WPR
 = 0xCA;

1774 
RTC
->
WPR
 = 0x53;

1777 i(
	`RTC_EInMode
(=
ERROR
)

1779 
us
 = 
ERROR
;

1783 i(
NewS
 !
DISABLE
)

1786 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1791 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1794 
	`RTC_ExInMode
();

1796 
us
 = 
SUCCESS
;

1800 
RTC
->
WPR
 = 0xFF;

1802  
us
;

1803 
	}
}

1811 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1814 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1817 
RTC
->
WPR
 = 0xCA;

1818 
RTC
->
WPR
 = 0x53;

1820 i(
NewS
 !
DISABLE
)

1823 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1828 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1832 
RTC
->
WPR
 = 0xFF;

1833 
	}
}

1843 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1846 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1849 
RTC
->
WPR
 = 0xCA;

1850 
RTC
->
WPR
 = 0x53;

1853 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1856 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1879 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1880 
ut32_t
 
RTC_SmohCibPlusPuls
,

1881 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1883 
EStus
 
us
 = 
ERROR
;

1884 
ut32_t
 
fcou
 = 0;

1887 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1888 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1889 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1892 
RTC
->
WPR
 = 0xCA;

1893 
RTC
->
WPR
 = 0x53;

1896 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1899 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1901 
fcou
++;

1906 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1909 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1911 
us
 = 
SUCCESS
;

1915 
us
 = 
ERROR
;

1919 
RTC
->
WPR
 = 0xFF;

1921  (
EStus
)(
us
);

1922 
	}
}

1955 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1957 
ut32_t
 
tmeg
 = 0;

1960 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1961 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1964 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1967 i(
NewS
 !
DISABLE
)

1969 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

1973 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

1977 
RTC
->
WPR
 = 0xCA;

1978 
RTC
->
WPR
 = 0x53;

1981 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

1984 
RTC
->
WPR
 = 0xFF;

1985 
	}
}

1999 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2000 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2002 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2005 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2008 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2009 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2012 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2013 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2014 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2015 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2018 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2019 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2020 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2021 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2024 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2027 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2028 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2029 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2032 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2033 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2034 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2036 
	}
}

2043 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2046  (
ut32_t
)(
RTC
->
TSSSR
);

2047 
	}
}

2078 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2081 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2082 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2084 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2087 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2092 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2094 
	}
}

2104 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2107 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2108 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2110 i(
NewS
 !
DISABLE
)

2113 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2118 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2120 
	}
}

2135 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2138 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2141 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2144 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2145 
	}
}

2169 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2172 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2175 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2178 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2179 
	}
}

2192 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2195 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2198 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2201 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2202 
	}
}

2212 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2215 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2217 i(
NewS
 !
DISABLE
)

2220 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2225 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2227 
	}
}

2235 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2240 i(
NewS
 !
DISABLE
)

2243 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2248 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2250 
	}
}

2276 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2278 
__IO
 
ut32_t
 
tmp
 = 0;

2281 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2283 
tmp
 = 
RTC_BASE
 + 0x50;

2284 
tmp
 +(
RTC_BKP_DR
 * 4);

2287 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2288 
	}
}

2297 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2299 
__IO
 
ut32_t
 
tmp
 = 0;

2302 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2304 
tmp
 = 
RTC_BASE
 + 0x50;

2305 
tmp
 +(
RTC_BKP_DR
 * 4);

2308  (*(
__IO
 
ut32_t
 *)
tmp
);

2309 
	}
}

2337 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2340 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2342 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2343 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2344 
	}
}

2354 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2357 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2359 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2360 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2361 
	}
}

2373 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2376 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2378 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2379 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2380 
	}
}

2411 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2413 
EStus
 
us
 = 
ERROR
;

2414 
ut32_t
 
shpfcou
 = 0;

2417 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2418 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2421 
RTC
->
WPR
 = 0xCA;

2422 
RTC
->
WPR
 = 0x53;

2425 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2428 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2430 
shpfcou
++;

2435 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2438 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2441 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2443 if(
	`RTC_WaFSynchro
(=
ERROR
)

2445 
us
 = 
ERROR
;

2449 
us
 = 
SUCCESS
;

2454 
us
 = 
ERROR
;

2459 
us
 = 
ERROR
;

2463 
RTC
->
WPR
 = 0xFF;

2465  (
EStus
)(
us
);

2466 
	}
}

2530 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2533 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2534 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2537 
RTC
->
WPR
 = 0xCA;

2538 
RTC
->
WPR
 = 0x53;

2540 i(
NewS
 !
DISABLE
)

2543 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2545 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2550 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2552 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2555 
RTC
->
WPR
 = 0xFF;

2556 
	}
}

2576 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2578 
FgStus
 
bus
 = 
RESET
;

2579 
ut32_t
 
tmeg
 = 0;

2582 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2585 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2588 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2590 
bus
 = 
SET
;

2594 
bus
 = 
RESET
;

2596  
bus
;

2597 
	}
}

2612 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2615 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2618 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2619 
	}
}

2632 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2634 
ITStus
 
bus
 = 
RESET
;

2635 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2638 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2641 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2644 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2647 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2650 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2652 
bus
 = 
SET
;

2656 
bus
 = 
RESET
;

2658  
bus
;

2659 
	}
}

2672 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2674 
ut32_t
 
tmeg
 = 0;

2677 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2680 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2683 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2684 
	}
}

2695 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2697 
ut8_t
 
bcdhigh
 = 0;

2699 
Vue
 >= 10)

2701 
bcdhigh
++;

2702 
Vue
 -= 10;

2705  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2706 
	}
}

2713 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2715 
ut8_t
 
tmp
 = 0;

2716 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2717  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2718 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_sdio.c

149 
	~"m32f4xx_sdio.h
"

150 
	~"m32f4xx_rcc.h
"

165 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

169 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

170 
	#CLKEN_BNumb
 0x08

	)

171 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

175 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

176 
	#SDIOSUSPEND_BNumb
 0x0B

	)

177 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

180 
	#ENCMDCOMPL_BNumb
 0x0C

	)

181 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

184 
	#NIEN_BNumb
 0x0D

	)

185 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

188 
	#ATACMD_BNumb
 0x0E

	)

189 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

193 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

194 
	#DMAEN_BNumb
 0x03

	)

195 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

198 
	#RWSTART_BNumb
 0x08

	)

199 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

202 
	#RWSTOP_BNumb
 0x09

	)

203 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

206 
	#RWMOD_BNumb
 0x0A

	)

207 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

210 
	#SDIOEN_BNumb
 0x0B

	)

211 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

216 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

220 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

224 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

228 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

231 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

259 
	$SDIO_DeIn
()

261 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

263 
	}
}

272 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

274 
ut32_t
 
tmeg
 = 0;

277 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

278 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

279 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

280 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

281 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

285 
tmeg
 = 
SDIO
->
CLKCR
;

288 
tmeg
 &
CLKCR_CLEAR_MASK
;

296 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

297 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

298 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

301 
SDIO
->
CLKCR
 = 
tmeg
;

302 
	}
}

310 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

313 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

314 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

315 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

316 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

317 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

318 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

319 
	}
}

327 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

330 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

332 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

333 
	}
}

343 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

346 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

348 
SDIO
->
POWER
 = 
SDIO_PowS
;

349 
	}
}

360 
ut32_t
 
	$SDIO_GPowS
()

362  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

363 
	}
}

392 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

394 
ut32_t
 
tmeg
 = 0;

397 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

398 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

399 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

400 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

404 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

408 
tmeg
 = 
SDIO
->
CMD
;

410 
tmeg
 &
CMD_CLEAR_MASK
;

415 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


416 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

419 
SDIO
->
CMD
 = 
tmeg
;

420 
	}
}

428 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

431 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

432 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

433 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

434 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

435 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

436 
	}
}

443 
ut8_t
 
	$SDIO_GCommdReڣ
()

445  (
ut8_t
)(
SDIO
->
RESPCMD
);

446 
	}
}

458 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

460 
__IO
 
ut32_t
 
tmp
 = 0;

463 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

465 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

467  (*(
__IO
 
ut32_t
 *
tmp
);

468 
	}
}

496 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

498 
ut32_t
 
tmeg
 = 0;

501 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

502 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

503 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

504 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

505 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

509 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

513 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

517 
tmeg
 = 
SDIO
->
DCTRL
;

519 
tmeg
 &
DCTRL_CLEAR_MASK
;

524 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


525 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

528 
SDIO
->
DCTRL
 = 
tmeg
;

529 
	}
}

537 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

540 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

541 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

542 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

543 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

544 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

545 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

546 
	}
}

553 
ut32_t
 
	$SDIO_GDaCou
()

555  
SDIO
->
DCOUNT
;

556 
	}
}

563 
ut32_t
 
	$SDIO_RdDa
()

565  
SDIO
->
FIFO
;

566 
	}
}

573 
	$SDIO_WreDa
(
ut32_t
 
Da
)

575 
SDIO
->
FIFO
 = 
Da
;

576 
	}
}

583 
ut32_t
 
	$SDIO_GFIFOCou
()

585  
SDIO
->
FIFOCNT
;

586 
	}
}

612 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

615 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

617 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

618 
	}
}

626 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

632 
	}
}

642 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

645 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

647 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

648 
	}
}

656 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

659 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

661 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

662 
	}
}

670 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

673 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

675 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

676 
	}
}

702 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

705 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

707 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

708 
	}
}

716 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

719 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

721 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

722 
	}
}

730 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

733 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

735 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

736 
	}
}

762 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

767 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

768 
	}
}

820 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

823 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

824 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

826 i(
NewS
 !
DISABLE
)

829 
SDIO
->
MASK
 |
SDIO_IT
;

834 
SDIO
->
MASK
 &~
SDIO_IT
;

836 
	}
}

868 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

870 
FgStus
 
bus
 = 
RESET
;

873 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

875 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

877 
bus
 = 
SET
;

881 
bus
 = 
RESET
;

883  
bus
;

884 
	}
}

905 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

908 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

910 
SDIO
->
ICR
 = 
SDIO_FLAG
;

911 
	}
}

944 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

946 
ITStus
 
bus
 = 
RESET
;

949 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

950 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

952 
bus
 = 
SET
;

956 
bus
 = 
RESET
;

958  
bus
;

959 
	}
}

980 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

983 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

985 
SDIO
->
ICR
 = 
SDIO_IT
;

986 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_spi.c

152 
	~"m32f4xx_i.h
"

153 
	~"m32f4xx_rcc.h
"

168 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

169 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

172 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

173 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

175 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

176 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

218 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

221 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

223 i(
SPIx
 =
SPI1
)

226 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

228 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

230 i(
SPIx
 =
SPI2
)

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

235 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

239 i(
SPIx
 =
SPI3
)

242 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

244 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

247 
	}
}

257 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

259 
ut16_t
 
tmeg
 = 0;

262 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

265 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

266 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

267 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

268 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

269 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

270 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

271 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

272 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

273 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

277 
tmeg
 = 
SPIx
->
CR1
;

279 
tmeg
 &
CR1_CLEAR_MASK
;

288 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

289 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

290 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

291 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

293 
SPIx
->
CR1
 = 
tmeg
;

296 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

299 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

300 
	}
}

321 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

323 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

324 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

325 #ide
I2S_EXTERNAL_CLOCK_VAL


326 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

330 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

331 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

332 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

333 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

334 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

335 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

336 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

340 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

341 
SPIx
->
I2SPR
 = 0x0002;

344 
tmeg
 = 
SPIx
->
I2SCFGR
;

347 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

349 
i2sodd
 = (
ut16_t
)0;

350 
i2sdiv
 = (
ut16_t
)2;

356 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

359 
ckngth
 = 1;

364 
ckngth
 = 2;

371 #ifde
I2S_EXTERNAL_CLOCK_VAL


373 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

375 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

379 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

383 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

385 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

389 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

390 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

393 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

394 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

397 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

400 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

404 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

407 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

412 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

416 
tmp
 =mp / 10;

419 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

422 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

425 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

429 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

432 
i2sdiv
 = 2;

433 
i2sodd
 = 0;

437 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

440 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

441 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

442 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

445 
SPIx
->
I2SCFGR
 = 
tmeg
;

446 
	}
}

453 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

457 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

459 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

461 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

463 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

465 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

467 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

469 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

471 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

473 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

474 
	}
}

481 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

485 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

488 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

491 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

494 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

497 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

500 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

501 
	}
}

510 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

515 i(
NewS
 !
DISABLE
)

518 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

523 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

525 
	}
}

535 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

538 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

539 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

541 i(
NewS
 !
DISABLE
)

544 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

549 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

551 
	}
}

562 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

565 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

566 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

568 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

570 
SPIx
->
CR1
 |
SPI_DaSize
;

571 
	}
}

582 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

585 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

586 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

587 i(
SPI_Dei
 =
SPI_Dei_Tx
)

590 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

595 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

597 
	}
}

608 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

611 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

612 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

613 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

616 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

621 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

623 
	}
}

632 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

637 i(
NewS
 !
DISABLE
)

640 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

645 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

647 
	}
}

663 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

669 i(
NewS
 !
DISABLE
)

672 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

677 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

679 
	}
}

700 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

702 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

705 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

706 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

707 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

708 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

709 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

713 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

714 
I2Sxext
->
I2SPR
 = 0x0002;

717 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

720 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

722 
tmp
 = 
I2S_Mode_SveRx
;

726 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

728 
tmp
 = 
I2S_Mode_SveTx
;

734 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

735 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

736 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

739 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

740 
	}
}

775 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

778 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

781  
SPIx
->
DR
;

782 
	}
}

791 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

794 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

797 
SPIx
->
DR
 = 
Da
;

798 
	}
}

880 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

883 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

884 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

893 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

895 
	}
}

902 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

905 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

908 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

909 
	}
}

920 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

922 
ut16_t
 
eg
 = 0;

924 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

925 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

926 i(
SPI_CRC
 !
SPI_CRC_Rx
)

929 
eg
 = 
SPIx
->
TXCRCR
;

934 
eg
 = 
SPIx
->
RXCRCR
;

937  
eg
;

938 
	}
}

945 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

948 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

951  
SPIx
->
CRCPR
;

952 
	}
}

982 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

985 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

986 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

987 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

989 i(
NewS
 !
DISABLE
)

992 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

997 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

999 
	}
}

1091 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1093 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1096 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1097 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1098 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1101 
pos
 = 
SPI_I2S_IT
 >> 4;

1104 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1106 i(
NewS
 !
DISABLE
)

1109 
SPIx
->
CR2
 |
mask
;

1114 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1116 
	}
}

1135 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1137 
FgStus
 
bus
 = 
RESET
;

1139 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1140 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1143 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1146 
bus
 = 
SET
;

1151 
bus
 = 
RESET
;

1154  
bus
;

1155 
	}
}

1176 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1179 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1180 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1183 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1184 
	}
}

1201 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1203 
ITStus
 
bus
 = 
RESET
;

1204 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1207 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1208 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1211 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1214 
mask
 = 
SPI_I2S_IT
 >> 4;

1217 
mask
 = 0x01 << itmask;

1220 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1223 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1234  
bus
;

1235 
	}
}

1256 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1258 
ut16_t
 
pos
 = 0;

1260 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1261 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1264 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1267 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1268 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_syscfg.c

43 
	~"m32f4xx_syscfg.h
"

44 
	~"m32f4xx_rcc.h
"

58 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

61 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

62 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

63 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

67 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

68 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

69 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

86 
	$SYSCFG_DeIn
()

88 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

89 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

90 
	}
}

102 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

105 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

107 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

108 
	}
}

119 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

121 
ut32_t
 
tmp
 = 0x00;

124 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

125 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

127 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

128 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

129 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

130 
	}
}

140 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

142 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

144 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

145 
	}
}

157 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

160 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

162 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

163 
	}
}

170 
FgStus
 
	$SYSCFG_GComntiClStus
()

172 
FgStus
 
bus
 = 
RESET
;

174 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

176 
bus
 = 
SET
;

180 
bus
 = 
RESET
;

182  
bus
;

183 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_tim.c

114 
	~"m32f4xx_tim.h
"

115 
	~"m32f4xx_rcc.h
"

130 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

131 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

132 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

133 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

134 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

135 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

140 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

141 
ut16_t
 
TIM_ICFr
);

142 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

143 
ut16_t
 
TIM_ICFr
);

144 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

145 
ut16_t
 
TIM_ICFr
);

146 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

147 
ut16_t
 
TIM_ICFr
);

194 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

197 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

199 i(
TIMx
 =
TIM1
)

201 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

204 i(
TIMx
 =
TIM2
)

206 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

207 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

209 i(
TIMx
 =
TIM3
)

211 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

214 i(
TIMx
 =
TIM4
)

216 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

219 i(
TIMx
 =
TIM5
)

221 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

224 i(
TIMx
 =
TIM6
)

226 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

229 i(
TIMx
 =
TIM7
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

234 i(
TIMx
 =
TIM8
)

236 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

237 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

239 i(
TIMx
 =
TIM9
)

241 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

244 i(
TIMx
 =
TIM10
)

246 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

249 i(
TIMx
 =
TIM11
)

251 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

254 i(
TIMx
 =
TIM12
)

256 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

257 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

259 i(
TIMx
 =
TIM13
)

261 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

266 i(
TIMx
 =
TIM14
)

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

269 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

272 
	}
}

282 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

284 
ut16_t
 
tmp1
 = 0;

287 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

288 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

289 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

291 
tmp1
 = 
TIMx
->
CR1
;

293 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

294 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

295 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

298 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

299 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

302 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

305 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

306 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

309 
TIMx
->
CR1
 = 
tmp1
;

312 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

315 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

317 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

320 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

325 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

326 
	}
}

334 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

337 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

338 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

339 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

340 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

341 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

342 
	}
}

354 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

357 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

358 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

360 
TIMx
->
PSC
 = 
Psr
;

362 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

363 
	}
}

377 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

379 
ut16_t
 
tmp1
 = 0;

382 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

383 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

385 
tmp1
 = 
TIMx
->
CR1
;

388 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

391 
tmp1
 |
TIM_CouMode
;

394 
TIMx
->
CR1
 = 
tmp1
;

395 
	}
}

403 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

406 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

409 
TIMx
->
CNT
 = 
Cou
;

410 
	}
}

418 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

421 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

424 
TIMx
->
ARR
 = 
Autܖd
;

425 
	}
}

432 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

435 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

438  
TIMx
->
CNT
;

439 
	}
}

446 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

449 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

452  
TIMx
->
PSC
;

453 
	}
}

462 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

465 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

468 i(
NewS
 !
DISABLE
)

471 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

476 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

478 
	}
}

491 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

494 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

495 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

497 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

500 
TIMx
->
CR1
 |
TIM_CR1_URS
;

505 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

507 
	}
}

516 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

519 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

520 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

522 i(
NewS
 !
DISABLE
)

525 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

530 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

532 
	}
}

543 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

546 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

547 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

550 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

553 
TIMx
->
CR1
 |
TIM_OPMode
;

554 
	}
}

566 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

569 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

570 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

573 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

576 
TIMx
->
CR1
 |
TIM_CKD
;

577 
	}
}

586 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

589 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

590 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

592 i(
NewS
 !
DISABLE
)

595 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

600 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

602 
	}
}

665 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

667 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

670 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

671 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

672 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

673 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

676 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

679 
tmpcr
 = 
TIMx
->
CCER
;

681 
tmp2
 = 
TIMx
->
CR2
;

684 
tmpccmrx
 = 
TIMx
->
CCMR1
;

687 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

688 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

690 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

693 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

695 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

698 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

700 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

702 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

703 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

704 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

705 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

708 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

710 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

715 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

717 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

718 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

720 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

722 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

725 
TIMx
->
CR2
 = 
tmp2
;

728 
TIMx
->
CCMR1
 = 
tmpccmrx
;

731 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

734 
TIMx
->
CCER
 = 
tmpcr
;

735 
	}
}

746 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

748 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

751 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

752 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

753 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

754 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

757 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

760 
tmpcr
 = 
TIMx
->
CCER
;

762 
tmp2
 = 
TIMx
->
CR2
;

765 
tmpccmrx
 = 
TIMx
->
CCMR1
;

768 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

769 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

772 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

775 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

777 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

780 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

782 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

784 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

785 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

786 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

787 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

790 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

792 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

794 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

797 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

799 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

800 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

802 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

804 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

807 
TIMx
->
CR2
 = 
tmp2
;

810 
TIMx
->
CCMR1
 = 
tmpccmrx
;

813 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

816 
TIMx
->
CCER
 = 
tmpcr
;

817 
	}
}

827 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

829 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

832 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

833 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

834 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

835 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

838 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

841 
tmpcr
 = 
TIMx
->
CCER
;

843 
tmp2
 = 
TIMx
->
CR2
;

846 
tmpccmrx
 = 
TIMx
->
CCMR2
;

849 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

850 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

852 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

855 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

857 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

860 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

862 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

864 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

865 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

866 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

867 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

870 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

872 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

874 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

877 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

879 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

880 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

882 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

884 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

887 
TIMx
->
CR2
 = 
tmp2
;

890 
TIMx
->
CCMR2
 = 
tmpccmrx
;

893 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

896 
TIMx
->
CCER
 = 
tmpcr
;

897 
	}
}

907 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

909 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

912 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

913 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

914 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

915 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

918 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

921 
tmpcr
 = 
TIMx
->
CCER
;

923 
tmp2
 = 
TIMx
->
CR2
;

926 
tmpccmrx
 = 
TIMx
->
CCMR2
;

929 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

930 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

933 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

936 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

938 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

941 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

943 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

945 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

947 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

949 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

952 
TIMx
->
CR2
 = 
tmp2
;

955 
TIMx
->
CCMR2
 = 
tmpccmrx
;

958 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

961 
TIMx
->
CCER
 = 
tmpcr
;

962 
	}
}

970 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

973 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

974 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

975 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

976 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

977 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

978 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

979 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

980 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

981 
	}
}

1006 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1008 
ut32_t
 
tmp
 = 0;

1009 
ut16_t
 
tmp1
 = 0;

1012 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1013 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1014 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1016 
tmp
 = (
ut32_t

TIMx
;

1017 
tmp
 +
CCMR_OFFSET
;

1019 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1022 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1024 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1026 
tmp
 +(
TIM_Chl
>>1);

1029 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1032 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1036 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1039 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1042 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1044 
	}
}

1052 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1055 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1058 
TIMx
->
CCR1
 = 
Com1
;

1059 
	}
}

1068 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1071 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1074 
TIMx
->
CCR2
 = 
Com2
;

1075 
	}
}

1083 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1086 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1089 
TIMx
->
CCR3
 = 
Com3
;

1090 
	}
}

1098 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1101 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1104 
TIMx
->
CCR4
 = 
Com4
;

1105 
	}
}

1116 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1118 
ut16_t
 
tmpccmr1
 = 0;

1121 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1122 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1123 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1126 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1129 
tmpccmr1
 |
TIM_FdAi
;

1132 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1133 
	}
}

1145 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1147 
ut16_t
 
tmpccmr1
 = 0;

1150 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1151 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1152 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1155 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1158 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1161 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1162 
	}
}

1173 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1175 
ut16_t
 
tmpccmr2
 = 0;

1178 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1179 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1181 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1184 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1187 
tmpccmr2
 |
TIM_FdAi
;

1190 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1191 
	}
}

1202 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1204 
ut16_t
 
tmpccmr2
 = 0;

1207 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1208 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1209 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1212 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1215 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1218 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1219 
	}
}

1230 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1232 
ut16_t
 
tmpccmr1
 = 0;

1235 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1236 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1238 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1241 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1244 
tmpccmr1
 |
TIM_OCPld
;

1247 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1248 
	}
}

1260 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1262 
ut16_t
 
tmpccmr1
 = 0;

1265 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1266 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1268 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1271 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1274 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1277 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1278 
	}
}

1289 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1291 
ut16_t
 
tmpccmr2
 = 0;

1294 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1295 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1297 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1300 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1303 
tmpccmr2
 |
TIM_OCPld
;

1306 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1307 
	}
}

1318 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1320 
ut16_t
 
tmpccmr2
 = 0;

1323 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1324 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1326 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1329 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1332 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1335 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1336 
	}
}

1347 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1349 
ut16_t
 
tmpccmr1
 = 0;

1352 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1353 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1356 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1359 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1362 
tmpccmr1
 |
TIM_OCFa
;

1365 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1366 
	}
}

1378 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1380 
ut16_t
 
tmpccmr1
 = 0;

1383 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1384 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1387 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1390 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1393 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1396 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1397 
	}
}

1408 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1410 
ut16_t
 
tmpccmr2
 = 0;

1413 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1414 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1417 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1420 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1423 
tmpccmr2
 |
TIM_OCFa
;

1426 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1427 
	}
}

1438 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1440 
ut16_t
 
tmpccmr2
 = 0;

1443 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1444 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1447 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1450 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1453 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1456 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1457 
	}
}

1468 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1470 
ut16_t
 
tmpccmr1
 = 0;

1473 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1474 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1476 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1479 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1482 
tmpccmr1
 |
TIM_OCCˬ
;

1485 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1486 
	}
}

1498 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1500 
ut16_t
 
tmpccmr1
 = 0;

1503 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1504 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1506 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1509 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1512 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1515 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1516 
	}
}

1527 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1529 
ut16_t
 
tmpccmr2
 = 0;

1532 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1533 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1535 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1538 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1541 
tmpccmr2
 |
TIM_OCCˬ
;

1544 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1545 
	}
}

1556 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1558 
ut16_t
 
tmpccmr2
 = 0;

1561 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1562 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1567 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1570 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1573 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1574 
	}
}

1585 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1587 
ut16_t
 
tmpcr
 = 0;

1590 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1591 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1593 
tmpcr
 = 
TIMx
->
CCER
;

1596 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1597 
tmpcr
 |
TIM_OCPެy
;

1600 
TIMx
->
CCER
 = 
tmpcr
;

1601 
	}
}

1612 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1614 
ut16_t
 
tmpcr
 = 0;

1616 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1617 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1619 
tmpcr
 = 
TIMx
->
CCER
;

1622 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1623 
tmpcr
 |
TIM_OCNPެy
;

1626 
TIMx
->
CCER
 = 
tmpcr
;

1627 
	}
}

1639 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1641 
ut16_t
 
tmpcr
 = 0;

1644 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1645 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1647 
tmpcr
 = 
TIMx
->
CCER
;

1650 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1651 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1654 
TIMx
->
CCER
 = 
tmpcr
;

1655 
	}
}

1666 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1668 
ut16_t
 
tmpcr
 = 0;

1671 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1672 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1674 
tmpcr
 = 
TIMx
->
CCER
;

1677 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1678 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1681 
TIMx
->
CCER
 = 
tmpcr
;

1682 
	}
}

1693 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1695 
ut16_t
 
tmpcr
 = 0;

1698 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1699 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1701 
tmpcr
 = 
TIMx
->
CCER
;

1704 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1705 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1708 
TIMx
->
CCER
 = 
tmpcr
;

1709 
	}
}

1720 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1722 
ut16_t
 
tmpcr
 = 0;

1725 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1726 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1728 
tmpcr
 = 
TIMx
->
CCER
;

1731 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1732 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1735 
TIMx
->
CCER
 = 
tmpcr
;

1736 
	}
}

1747 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1749 
ut16_t
 
tmpcr
 = 0;

1752 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1753 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1755 
tmpcr
 = 
TIMx
->
CCER
;

1758 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1759 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1762 
TIMx
->
CCER
 = 
tmpcr
;

1763 
	}
}

1778 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1780 
ut16_t
 
tmp
 = 0;

1783 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1784 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1785 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1787 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1790 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1793 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1794 
	}
}

1808 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1810 
ut16_t
 
tmp
 = 0;

1813 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1814 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1815 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1817 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1820 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1823 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1824 
	}
}

1890 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1893 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1894 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1895 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1896 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1897 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1899 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1902 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1903 
TIM_ICInSu
->
TIM_ICSei
,

1904 
TIM_ICInSu
->
TIM_ICFr
);

1906 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1908 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1911 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1912 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1921 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1922 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1938 
	}
}

1946 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1949 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1950 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1951 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1952 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1953 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1954 
	}
}

1965 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1967 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1968 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1971 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1974 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1976 
icposެy
 = 
TIM_ICPެy_Flg
;

1980 
icposެy
 = 
TIM_ICPެy_Risg
;

1983 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1985 
icposei
 = 
TIM_ICSei_IndeTI
;

1989 
icposei
 = 
TIM_ICSei_DeTI
;

1991 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1994 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

1995 
TIM_ICInSu
->
TIM_ICFr
);

1997 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1999 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2001 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2006 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2007 
TIM_ICInSu
->
TIM_ICFr
);

2009 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2011 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2013 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2015 
	}
}

2022 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2025 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2028  
TIMx
->
CCR1
;

2029 
	}
}

2037 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2040 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2043  
TIMx
->
CCR2
;

2044 
	}
}

2051 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2054 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2057  
TIMx
->
CCR3
;

2058 
	}
}

2065 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2068 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2071  
TIMx
->
CCR4
;

2072 
	}
}

2085 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2088 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2089 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2092 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2095 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2096 
	}
}

2110 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2113 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2114 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2117 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2120 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2121 
	}
}

2134 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2137 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2138 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2141 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2144 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2145 
	}
}

2158 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2161 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2162 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2165 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2168 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2169 
	}
}

2211 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2214 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2215 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2216 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2217 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2218 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2219 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2220 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2224 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2225 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2226 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2227 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2228 
	}
}

2236 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2239 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2240 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2241 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2242 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2243 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2244 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2245 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2246 
	}
}

2255 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2258 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2261 i(
NewS
 !
DISABLE
)

2264 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2269 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2271 
	}
}

2280 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2283 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2284 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2286 i(
NewS
 !
DISABLE
)

2289 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2294 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2296 
	}
}

2305 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2308 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2309 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2310 i(
NewS
 !
DISABLE
)

2313 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2318 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2320 
	}
}

2362 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2365 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2366 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2367 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2369 i(
NewS
 !
DISABLE
)

2372 
TIMx
->
DIER
 |
TIM_IT
;

2377 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2379 
	}
}

2400 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2403 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2404 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2407 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2408 
	}
}

2433 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2435 
ITStus
 
bus
 = 
RESET
;

2437 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2438 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2441 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2443 
bus
 = 
SET
;

2447 
bus
 = 
RESET
;

2449  
bus
;

2450 
	}
}

2475 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2478 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2481 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2482 
	}
}

2503 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2505 
ITStus
 
bus
 = 
RESET
;

2506 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2508 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2509 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2511 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2513 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2514 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2516 
bus
 = 
SET
;

2520 
bus
 = 
RESET
;

2522  
bus
;

2523 
	}
}

2544 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2547 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2550 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2551 
	}
}

2581 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2584 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2585 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2586 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2589 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2590 
	}
}

2608 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2611 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2612 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2613 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2615 i(
NewS
 !
DISABLE
)

2618 
TIMx
->
DIER
 |
TIM_DMASour
;

2623 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2625 
	}
}

2634 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2637 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2638 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2640 i(
NewS
 !
DISABLE
)

2643 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2648 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2650 
	}
}

2673 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2676 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2679 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2680 
	}
}

2694 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2697 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2698 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2701 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2704 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2705 
	}
}

2724 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2725 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2728 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2729 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2730 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2733 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2735 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2739 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2742 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2744 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2745 
	}
}

2764 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2765 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2767 
ut16_t
 
tmpsm
 = 0;

2770 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2771 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2772 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2773 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2775 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2778 
tmpsm
 = 
TIMx
->
SMCR
;

2781 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2784 
tmpsm
 |
TIM_SveMode_Ex1
;

2787 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2788 
tmpsm
 |
TIM_TS_ETRF
;

2791 
TIMx
->
SMCR
 = 
tmpsm
;

2792 
	}
}

2811 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2812 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2815 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2816 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2817 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2818 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2821 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2824 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2825 
	}
}

2879 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2881 
ut16_t
 
tmpsm
 = 0;

2884 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2885 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2888 
tmpsm
 = 
TIMx
->
SMCR
;

2891 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2894 
tmpsm
 |
TIM_IutTriggSour
;

2897 
TIMx
->
SMCR
 = 
tmpsm
;

2898 
	}
}

2922 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2925 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2926 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2929 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2931 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2932 
	}
}

2946 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2949 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2950 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2953 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2956 
TIMx
->
SMCR
 |
TIM_SveMode
;

2957 
	}
}

2969 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2972 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2973 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2976 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2979 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2980 
	}
}

2999 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3000 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3002 
ut16_t
 
tmpsm
 = 0;

3005 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3006 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3007 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3008 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3010 
tmpsm
 = 
TIMx
->
SMCR
;

3013 
tmpsm
 &
SMCR_ETR_MASK
;

3016 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3019 
TIMx
->
SMCR
 = 
tmpsm
;

3020 
	}
}

3057 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3058 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3060 
ut16_t
 
tmpsm
 = 0;

3061 
ut16_t
 
tmpccmr1
 = 0;

3062 
ut16_t
 
tmpcr
 = 0;

3065 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3066 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3067 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3068 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3071 
tmpsm
 = 
TIMx
->
SMCR
;

3074 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3077 
tmpcr
 = 
TIMx
->
CCER
;

3080 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3081 
tmpsm
 |
TIM_EncodMode
;

3084 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3085 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3088 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3089 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3092 
TIMx
->
SMCR
 = 
tmpsm
;

3095 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3098 
TIMx
->
CCER
 = 
tmpcr
;

3099 
	}
}

3109 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3112 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3113 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3115 i(
NewS
 !
DISABLE
)

3118 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3123 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3125 
	}
}

3160 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3163 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3164 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3167 
TIMx
->
OR
 = 
TIM_Rem
;

3168 
	}
}

3191 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3192 
ut16_t
 
TIM_ICFr
)

3194 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3197 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3198 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3199 
tmpcr
 = 
TIMx
->
CCER
;

3202 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3203 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3206 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3207 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3210 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3211 
TIMx
->
CCER
 = 
tmpcr
;

3212 
	}
}

3232 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3233 
ut16_t
 
TIM_ICFr
)

3235 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3238 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3239 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3240 
tmpcr
 = 
TIMx
->
CCER
;

3241 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3244 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3245 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3246 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3249 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3250 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3253 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3254 
TIMx
->
CCER
 = 
tmpcr
;

3255 
	}
}

3274 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3275 
ut16_t
 
TIM_ICFr
)

3277 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3280 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3281 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3282 
tmpcr
 = 
TIMx
->
CCER
;

3283 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3286 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3287 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3290 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3291 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3294 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3295 
TIMx
->
CCER
 = 
tmpcr
;

3296 
	}
}

3315 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3316 
ut16_t
 
TIM_ICFr
)

3318 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3321 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3322 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3323 
tmpcr
 = 
TIMx
->
CCER
;

3324 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3327 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3328 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3329 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3332 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3333 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3336 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3337 
TIMx
->
CCER
 = 
tmpcr
 ;

3338 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_usart.c

85 
	~"m32f4xx_u.h
"

86 
	~"m32f4xx_rcc.h
"

101 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

	)

102 
	gUSART_CR1_PS
 | 
	gUSART_CR1_TE
 | \

103 
	gUSART_CR1_RE
))

106 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

	)

107 
	gUSART_CR2_CPHA
 | 
	gUSART_CR2_LBCL
))

110 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

113 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

178 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

181 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

183 i(
USARTx
 =
USART1
)

185 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

186 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

188 i(
USARTx
 =
USART2
)

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

191 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

193 i(
USARTx
 =
USART3
)

195 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

196 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

198 i(
USARTx
 =
UART4
)

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

201 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

203 i(
USARTx
 =
UART5
)

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

206 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

210 i(
USARTx
 =
USART6
)

212 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

213 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

216 
	}
}

227 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

229 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

230 
ut32_t
 
gdivid
 = 0x00;

231 
ut32_t
 
aiڮdivid
 = 0x00;

232 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

235 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

236 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

237 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

238 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

239 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

240 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

241 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

244 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

246 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

250 
tmeg
 = 
USARTx
->
CR2
;

253 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

257 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

260 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

263 
tmeg
 = 
USARTx
->
CR1
;

266 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

272 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

273 
USART_InSu
->
USART_Mode
;

276 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

279 
tmeg
 = 
USARTx
->
CR3
;

282 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

286 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

289 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

293 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

295 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

297 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

301 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

305 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

308 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

313 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

315 
tmeg
 = (
gdivid
 / 100) << 4;

318 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

321 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

323 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

327 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

331 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

332 
	}
}

340 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

343 
USART_InSu
->
USART_BaudRe
 = 9600;

344 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

345 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

346 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

347 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

348 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

349 
	}
}

360 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

362 
ut32_t
 
tmeg
 = 0x00;

364 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

365 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

366 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

367 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

368 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

371 
tmeg
 = 
USARTx
->
CR2
;

373 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

379 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

380 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

382 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

383 
	}
}

391 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

394 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

395 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

396 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

397 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

398 
	}
}

408 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

411 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

412 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

414 i(
NewS
 !
DISABLE
)

417 
USARTx
->
CR1
 |
USART_CR1_UE
;

422 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

424 
	}
}

434 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

437 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

440 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

442 
USARTx
->
GTPR
 |
USART_Psr
;

443 
	}
}

455 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

458 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

461 i(
NewS
 !
DISABLE
)

464 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

469 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

471 
	}
}

481 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

484 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

485 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

487 i(
NewS
 !
DISABLE
)

490 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

495 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

497 
	}
}

538 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

541 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

542 
	`as_m
(
	`IS_USART_DATA
(
Da
));

545 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

546 
	}
}

554 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

557 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

560  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

561 
	}
}

605 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

608 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

609 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

612 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

614 
USARTx
->
CR2
 |
USART_Addss
;

615 
	}
}

625 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 i(
NewS
 !
DISABLE
)

634 
USARTx
->
CR1
 |
USART_CR1_RWU
;

639 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

641 
	}
}

652 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

655 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

656 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

658 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

659 
USARTx
->
CR1
 |
USART_WakeUp
;

660 
	}
}

721 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

724 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

725 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

727 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

728 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

729 
	}
}

739 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

742 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

743 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

745 i(
NewS
 !
DISABLE
)

748 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

753 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

755 
	}
}

763 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

766 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

769 
USARTx
->
CR1
 |
USART_CR1_SBK
;

770 
	}
}

816 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

819 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

820 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

822 i(
NewS
 !
DISABLE
)

825 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

830 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

832 
	}
}

901 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

904 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

907 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

909 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

910 
	}
}

920 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

924 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

925 i(
NewS
 !
DISABLE
)

928 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

933 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

935 
	}
}

945 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

948 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

949 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

950 i(
NewS
 !
DISABLE
)

953 
USARTx
->
CR3
 |
USART_CR3_NACK
;

958 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

960 
	}
}

1016 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1019 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1020 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1022 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1023 
USARTx
->
CR3
 |
USART_IrDAMode
;

1024 
	}
}

1034 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1037 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1038 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1040 i(
NewS
 !
DISABLE
)

1043 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1048 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1050 
	}
}

1080 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1083 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1084 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1085 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1087 i(
NewS
 !
DISABLE
)

1091 
USARTx
->
CR3
 |
USART_DMAReq
;

1097 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1099 
	}
}

1208 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1210 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1211 
ut32_t
 
uxba
 = 0x00;

1213 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1214 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1215 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1218 i(
USART_IT
 =
USART_IT_CTS
)

1220 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1223 
uxba
 = (
ut32_t
)
USARTx
;

1226 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1229 
pos
 = 
USART_IT
 & 
IT_MASK
;

1230 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1232 i(
ug
 == 0x01)

1234 
uxba
 += 0x0C;

1236 i(
ug
 == 0x02)

1238 
uxba
 += 0x10;

1242 
uxba
 += 0x14;

1244 i(
NewS
 !
DISABLE
)

1246 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1250 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1252 
	}
}

1272 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1274 
FgStus
 
bus
 = 
RESET
;

1276 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1277 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1280 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1282 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1285 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1287 
bus
 = 
SET
;

1291 
bus
 = 
RESET
;

1293  
bus
;

1294 
	}
}

1321 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1324 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1325 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1328 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1330 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1333 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1334 
	}
}

1355 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1357 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1358 
ITStus
 
bus
 = 
RESET
;

1360 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1361 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1364 i(
USART_IT
 =
USART_IT_CTS
)

1366 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1370 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1372 
mask
 = 
USART_IT
 & 
IT_MASK
;

1373 
mask
 = (
ut32_t
)0x01 << itmask;

1375 i(
ug
 == 0x01)

1377 
mask
 &
USARTx
->
CR1
;

1379 i(
ug
 == 0x02)

1381 
mask
 &
USARTx
->
CR2
;

1385 
mask
 &
USARTx
->
CR3
;

1388 
bpos
 = 
USART_IT
 >> 0x08;

1389 
bpos
 = (
ut32_t
)0x01 << bitpos;

1390 
bpos
 &
USARTx
->
SR
;

1391 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1393 
bus
 = 
SET
;

1397 
bus
 = 
RESET
;

1400  
bus
;

1401 
	}
}

1429 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1431 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1433 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1434 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1437 i(
USART_IT
 =
USART_IT_CTS
)

1439 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1442 
bpos
 = 
USART_IT
 >> 0x08;

1443 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1444 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1445 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_wwdg.c

80 
	~"m32f4xx_wwdg.h
"

81 
	~"m32f4xx_rcc.h
"

96 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

98 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

99 
	#EWI_BNumb
 0x09

	)

100 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

104 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

105 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

106 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

134 
	$WWDG_DeIn
()

136 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

137 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

138 
	}
}

150 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

152 
ut32_t
 
tmeg
 = 0;

154 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

156 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

158 
tmeg
 |
WWDG_Psr
;

160 
WWDG
->
CFR
 = 
tmeg
;

161 
	}
}

169 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

171 
__IO
 
ut32_t
 
tmeg
 = 0;

174 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

177 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

180 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

183 
WWDG
->
CFR
 = 
tmeg
;

184 
	}
}

192 
	$WWDG_EbIT
()

194 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

195 
	}
}

204 
	$WWDG_SCou
(
ut8_t
 
Cou
)

207 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

210 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

211 
	}
}

235 
	$WWDG_Eb
(
ut8_t
 
Cou
)

238 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

239 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

240 
	}
}

262 
FgStus
 
	$WWDG_GFgStus
()

264 
FgStus
 
bus
 = 
RESET
;

266 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

268 
bus
 = 
SET
;

272 
bus
 = 
RESET
;

274  
bus
;

275 
	}
}

282 
	$WWDG_CˬFg
()

284 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

285 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cm4_simd.h

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)& 0x0000FFFFUL| \

	)

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)) & 0xFFFF0000UL) )

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)& 0xFFFF0000UL| \

	)

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)) & 0x0000FFFFUL) )

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
\

	)

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

507 
	#__USAT16
(
ARG1
,
ARG2
\

	)

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
\

	)

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
\

	)

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
\

	)

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
\

	)

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
\

	)

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
\

	)

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cmFunc.h

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cmInstr.h

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
\

	)

530 
ut32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

531 
__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
	g__RES
; \

544 
	#__USAT
(
ARG1
,
ARG2
\

	)

546 
ut32_t
 
	g__RES
, 
	g__ARG1
 = (
ARG1
); \

547 
__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
	g__RES
; \

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@EvalBoards/ST/STM32F429II-SK/BSP/bsp.c

38 
	#BSP_MODULE


	)

39 
	~<b.h
>

51 
	#BSP_GPIOA_LED1
 
DEF_BIT_04


	)

52 
	#BSP_GPIOG_LED2
 
DEF_BIT_03


	)

53 
	#BSP_GPIOE_LED3
 
DEF_BIT_02


	)

54 
	#BSP_GPIOE_LED4
 
DEF_BIT_03


	)

90 
	#BSP_REG_DEM_CR
 (*(
CPU_REG32
 *)0xE000EDFC)

	)

91 
	#BSP_REG_DWT_CR
 (*(
CPU_REG32
 *)0xE0001000)

	)

92 
	#BSP_REG_DWT_CYCCNT
 (*(
CPU_REG32
 *)0xE0001004)

	)

93 
	#BSP_REG_DBGMCU_CR
 (*(
CPU_REG32
 *)0xE0042004)

	)

96 
	#BSP_REG_RCC_BASE_ADDR
 ((
CPU_INT32U
)(0x40023800))

	)

98 
	#BSP_REG32_RCC_CR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x00u ))

	)

99 
	#BSP_REG32_RCC_PLLCFGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x04u ))

	)

100 
	#BSP_REG32_RCC_CFGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x08u ))

	)

101 
	#BSP_REG32_RCC_CIR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x0Cu ))

	)

102 
	#BSP_REG32_RCC_AHB1RSTR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x10u ))

	)

103 
	#BSP_REG32_RCC_AHB2RSTR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x14u ))

	)

104 
	#BSP_REG32_RCC_AHB3RSTR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x18u ))

	)

105 
	#BSP_REG32_RCC_APB1RSTR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x20u ))

	)

106 
	#BSP_REG32_RCC_APB2RSTR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x24u ))

	)

107 
	#BSP_REG32_RCC_AHB1ENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x30u ))

	)

108 
	#BSP_REG32_RCC_AHB2ENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x34u ))

	)

109 
	#BSP_REG32_RCC_AHB3ENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x38u ))

	)

110 
	#BSP_REG32_RCC_APB1ENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x40u ))

	)

111 
	#BSP_REG32_RCC_APB2ENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x44u ))

	)

112 
	#BSP_REG32_RCC_AHB1LPENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x50u ))

	)

113 
	#BSP_REG32_RCC_AHB2LPENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x54u ))

	)

114 
	#BSP_REG32_RCC_AHB3LPENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x58u ))

	)

115 
	#BSP_REG32_RCC_APB1LPENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x60u ))

	)

116 
	#BSP_REG32_RCC_APB2LPENR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x64u ))

	)

117 
	#BSP_REG32_RCC_BDCR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x70u ))

	)

118 
	#BSP_REG32_RCC_CSR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x74u ))

	)

119 
	#BSP_REG32_RCC_SSCGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x80u ))

	)

120 
	#BSP_REG32_RCC_PLLI2SCFGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x84u ))

	)

121 
	#BSP_REG32_RCC_PLLSAICFGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x88u ))

	)

122 
	#BSP_REG32_RCC_DCKCFGR
 (*(
CPU_REG32
 *)
BSP_REG_RCC_BASE_ADDR
 + 0x8Cu ))

	)

125 
	#BSP_REG_FLASH_BASE_ADDR
 (
CPU_INT32U
 )(0x40023C00))

	)

127 
	#BSP_REG32_FLASH_ACR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x00u ))

	)

128 
	#BSP_REG32_FLASH_KEYR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x04u ))

	)

129 
	#BSP_REG32_FLASH_OPTKEYR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x08u ))

	)

130 
	#BSP_REG32_FLASH_SR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x0Cu ))

	)

131 
	#BSP_REG32_FLASH_CR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x10u ))

	)

132 
	#BSP_REG32_FLASH_OPTCR
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x14u ))

	)

133 
	#BSP_REG32_FLASH_OPTCR1
 (*(
CPU_REG32
 *)
BSP_REG_FLASH_BASE_ADDR
 + 0x18u ))

	)

143 
	#BSP_DBGMCU_CR_TRACE_IOEN_MASK
 0x10u

	)

144 
	#BSP_DBGMCU_CR_TRACE_MODE_ASYNC
 0x00u

	)

145 
	#BSP_DBGMCU_CR_TRACE_MODE_SYNC_01
 0x40u

	)

146 
	#BSP_DBGMCU_CR_TRACE_MODE_SYNC_02
 0x80u

	)

147 
	#BSP_DBGMCU_CR_TRACE_MODE_SYNC_04
 0xC0u

	)

148 
	#BSP_DBGMCU_CR_TRACE_MODE_MASK
 0xC0u

	)

150 
	#BSP_BIT_DEM_CR_TRCENA
 
DEF_BIT_24


	)

151 
	#BSP_BIT_DWT_CR_CYCCNTENA
 
DEF_BIT_00


	)

155 
	#HSE_TIMEOUT_VAL
 0x0500u

	)

156 
	#BSP_MSK_HSECFG
 0x00FF0000u

	)

157 
	#BSP_BIT_RCC_CR_HSION
 
DEF_BIT_00


	)

158 
	#BSP_BIT_RCC_CR_HSEBYP
 
DEF_BIT_18


	)

159 
	#BSP_BIT_RCC_CR_HSEON
 
DEF_BIT_16


	)

160 
	#BSP_BIT_RCC_CR_HSERDY
 
DEF_BIT_17


	)

161 
	#BSP_MSK_RCC_CFGR_HPRE
 0x000000F0u

	)

162 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV1
 0x00000000u

	)

163 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV2
 0x00000080u

	)

164 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV4
 0x00000090u

	)

165 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV8
 0x000000A0u

	)

166 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV16
 0x000000B0u

	)

167 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV64
 0x000000C0u

	)

168 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV128
 0x000000D0u

	)

169 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV256
 0x000000E0u

	)

170 
	#BSP_MSK_RCC_CFGR_SYSCLKDIV512
 0x000000F0u

	)

171 
	#BSP_MSK_RCC_CFGR_PPRE1
 0x00001C00u

	)

172 
	#BSP_MSK_RCC_CFGR_PPRE2
 0x0000E000u

	)

173 
	#BSP_MSK_RCC_CFGR_HCLK_DIV1
 0x00000000u

	)

174 
	#BSP_MSK_RCC_CFGR_HCLK_DIV2
 0x00001000u

	)

175 
	#BSP_MSK_RCC_CFGR_HCLK_DIV4
 0x00001400u

	)

176 
	#BSP_MSK_RCC_CFGR_HCLK_DIV8
 0x00001800u

	)

177 
	#BSP_MSK_RCC_CFGR_HCLK_DIV16
 0x00001C00u

	)

178 
	#BSP_MSK_RCC_CFGR_SWS_HSI
 0x00000000u

	)

179 
	#BSP_MSK_RCC_CFGR_SWS_HSE
 0x00000004u

	)

180 
	#BSP_MSK_RCC_CFGR_SWS_PLL
 0x00000008u

	)

181 
	#BSP_MSK_RCC_CFGR_SWS
 0x0000000Cu

	)

182 
	#BSP_MSK_RCC_CFGR_SW_HSI
 0x00000000u

	)

183 
	#BSP_MSK_RCC_CFGR_SW_HSE
 0x00000001u

	)

184 
	#BSP_MSK_RCC_CFGR_SW_PLL
 0x00000002u

	)

185 
	#BSP_MSK_RCC_CFGR_SW
 0x00000003u

	)

187 
	#BSP_BIT_RCC_PLLCFGR_PLLM
 8u

	)

188 
	#BSP_BIT_RCC_PLLCFGR_PLLN
 336u

	)

189 
	#BSP_BIT_RCC_PLLCFGR_PLLP
 2u

	)

190 
	#BSP_BIT_RCC_PLLCFGR_PLLQ
 7u

	)

191 
	#BSP_BIT_RCC_CR_PLLON
 
DEF_BIT_24


	)

192 
	#BSP_BIT_RCC_CR_PLLRDY
 
DEF_BIT_25


	)

193 
	#BSP_MSK_RCC_PLLCFGR_PLLSRC_HSE
 0x00400000u

	)

194 
	#BSP_MSK_RCC_PLLCFGR_RST
 0x24003010u

	)

195 
	#BSP_MSK_SYSCLK_SRC_PLLCLK
 0x00000002u

	)

196 
	#BSP_MSK_PLLCFGR_PLLSRC_HSE
 0x00400000u

	)

197 
	#BSP_MSK_PLLCFGR_PLLSRC_HSI
 0x00000000u

	)

199 
	#BSP_BIT_FLASH_ACR_PRFTEN
 
DEF_BIT_08


	)

200 
	#BSP_BIT_FLASH_ACR_ICEN
 
DEF_BIT_09


	)

201 
	#BSP_BIT_FLASH_ACR_DCEN
 
DEF_BIT_10


	)

202 
	#BSP_MSK_FLASHLATENCY_0WS
 0x00000000u

	)

203 
	#BSP_MSK_FLASHLATENCY_1WS
 0x00000001u

	)

204 
	#BSP_MSK_FLASHLATENCY_2WS
 0x00000002u

	)

205 
	#BSP_MSK_FLASHLATENCY_3WS
 0x00000003u

	)

206 
	#BSP_MSK_FLASHLATENCY_4WS
 0x00000004u

	)

207 
	#BSP_MSK_FLASHLATENCY_5WS
 0x00000005u

	)

208 
	#BSP_MSK_FLASHLATENCY_6WS
 0x00000006u

	)

209 
	#BSP_MSK_FLASHLATENCY_7WS
 0x00000007u

	)

210 
	#BSP_MSK_FLASHLATENCY_8WS
 0x00000008u

	)

211 
	#BSP_MSK_FLASHLATENCY_9WS
 0x00000009u

	)

212 
	#BSP_MSK_FLASHLATENCY_10WS
 0x0000000Au

	)

213 
	#BSP_MSK_FLASHLATENCY_11WS
 0x0000000Bu

	)

214 
	#BSP_MSK_FLASHLATENCY_12WS
 0x0000000Cu

	)

215 
	#BSP_MSK_FLASHLATENCY_13WS
 0x0000000Du

	)

216 
	#BSP_MSK_FLASHLATENCY_14WS
 0x0000000Eu

	)

217 
	#BSP_MSK_FLASHLATENCY_15WS
 0x0000000Fu

	)

226 
BSP_LED_In
 ();

254 
	$BSP_In
 ()

256 
CPU_INT32U
 
g_v
;

257 
CPU_INT32U
 
h_rdyr
;

260 
	`BSP_IIn
();

263 
	`DEF_BIT_SET
(
BSP_REG32_RCC_CR
,
BSP_BIT_RCC_CR_HSION
);

265 
BSP_REG32_RCC_CFGR
 = (
CPU_INT32U
)0u;

267 
BSP_REG32_RCC_CR
 &= 0xFEF6FFFFu;

269 
BSP_REG32_RCC_PLLCFGR
 = 
BSP_MSK_RCC_PLLCFGR_RST
;

271 
	`DEF_BIT_CLR
(
BSP_REG32_RCC_CR
, 
BSP_BIT_RCC_CR_HSEBYP
);

275 
	`DEF_BIT_CLR
(
BSP_REG32_RCC_CR
,
BSP_MSK_HSECFG
);

277 
	`DEF_BIT_SET
(
BSP_REG32_RCC_CR
,
BSP_BIT_RCC_CR_HSEON
);

280 
h_rdyr
++;

281 } (
h_rdyr
 < 
HSE_TIMEOUT_VAL
) &&

282 
	`DEF_BIT_IS_CLR
(
BSP_REG32_RCC_CR
, 
BSP_BIT_RCC_CR_HSERDY
));

285 i(
h_rdyr
 =
HSE_TIMEOUT_VAL
) {

290 
g_v
 = (
CPU_INT32U
)0u;

291 
g_v
 = 
BSP_REG32_RCC_CFGR
;

293 
	`DEF_BIT_CLR
(
g_v
, 
BSP_MSK_RCC_CFGR_HPRE
);

295 
	`DEF_BIT_SET
(
g_v
, 
BSP_MSK_RCC_CFGR_SYSCLKDIV1
);

297 
BSP_REG32_RCC_CFGR
 = 
g_v
;

301 
g_v
 = 
BSP_REG32_RCC_CFGR
;

303 
	`DEF_BIT_CLR
(
g_v
, 
BSP_MSK_RCC_CFGR_PPRE2
);

305 
	`DEF_BIT_SET
(
g_v
, 
BSP_MSK_RCC_CFGR_HCLK_DIV2
 << 3u);

307 
BSP_REG32_RCC_CFGR
 = 
g_v
;

311 
g_v
 = 
BSP_REG32_RCC_CFGR
;

313 
	`DEF_BIT_CLR
(
g_v
,
BSP_MSK_RCC_CFGR_PPRE1
);

315 
	`DEF_BIT_SET
(
g_v
, 
BSP_MSK_RCC_CFGR_HCLK_DIV4
);

318 
BSP_REG32_RCC_CFGR
 = 
g_v
;

325 
BSP_REG32_RCC_PLLCFGR
 = ( 
BSP_BIT_RCC_PLLCFGR_PLLM
 ) |

326 
BSP_BIT_RCC_PLLCFGR_PLLN
 << 6u ) |

327 
BSP_MSK_PLLCFGR_PLLSRC_HSE
 ) |

328 ((
BSP_BIT_RCC_PLLCFGR_PLLP
 >> 1u ) -1u ) << 16u |

329 
BSP_BIT_RCC_PLLCFGR_PLLQ
 << 24u);

331 
	`DEF_BIT_SET

BSP_REG32_RCC_CR
, 
BSP_BIT_RCC_CR_PLLON
);

333  
	`DEF_BIT_IS_CLR

BSP_REG32_RCC_CR
,

334 
BSP_BIT_RCC_CR_PLLRDY
)) {

339 
	`DEF_BIT_SET
(
BSP_REG32_FLASH_ACR
, 
BSP_MSK_FLASHLATENCY_5WS
);

342 
	`DEF_BIT_SET
(
BSP_REG32_FLASH_ACR
, (
BSP_BIT_FLASH_ACR_PRFTEN
 |

343 
BSP_BIT_FLASH_ACR_ICEN
 |

344 
BSP_BIT_FLASH_ACR_DCEN
));

347 
	`DEF_BIT_SET
(
BSP_REG32_RCC_CFGR
, 
BSP_MSK_SYSCLK_SRC_PLLCLK
);

350 (
BSP_REG32_RCC_CFGR
 & 
BSP_MSK_RCC_CFGR_SWS
)

351 !
BSP_MSK_RCC_CFGR_SWS_PLL
){

355 
	`BSP_LED_In
();

357 #ifde
TRACE_EN


358 
BSP_CPU_REG_DBGMCU_CR
 |
BSP_DBGMCU_CR_TRACE_IOEN_MASK
;

359 
BSP_CPU_REG_DBGMCU_CR
 &~
BSP_DBGMCU_CR_TRACE_MODE_MASK
;

360 
BSP_CPU_REG_DBGMCU_CR
 |
BSP_DBGMCU_CR_TRACE_MODE_SYNC_04
;

362 
	}
}

381 
CPU_INT32U
 
	$BSP_CPU_ClkFq
 ()

383 
RCC_ClocksTyDef
 
rcc_ocks
;

386 
	`RCC_GClocksFq
(&
rcc_ocks
);

388  ((
CPU_INT32U
)
rcc_ocks
.
HCLK_Fqucy
);

389 
	}
}

414 
	$BSP_LED_In
()

416 
GPIO_InTyDef
 
gpio_
;

419 
	`BSP_PhEn
(
BSP_PERIPH_ID_GPIOA
);

420 
gpio_
.
GPIO_P
 = 
BSP_GPIOA_LED1
;

421 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

422 
gpio_
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

423 
gpio_
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

424 
gpio_
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

425 
	`GPIO_In
(
GPIOA
, &
gpio_
);

427 
	`BSP_PhEn
(
BSP_PERIPH_ID_GPIOG
);

428 
gpio_
.
GPIO_P
 = 
BSP_GPIOG_LED2
;

429 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

430 
gpio_
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

431 
gpio_
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

432 
gpio_
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

433 
	`GPIO_In
(
GPIOG
, &
gpio_
);

435 
	`BSP_PhEn
(
BSP_PERIPH_ID_GPIOE
);

437 
gpio_
.
GPIO_P
 = (
BSP_GPIOE_LED3
 | 
BSP_GPIOE_LED4
);

438 
gpio_
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

439 
gpio_
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

440 
gpio_
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

441 
gpio_
.
GPIO_Sed
 = 
GPIO_Sed_50MHz
;

443 
	`GPIO_In
(
GPIOE
, &
gpio_
);

444 
	}
}

469 
	$BSP_LED_Off
 (
CPU_INT08U
 
d
)

471 
d
) {

473 
	`GPIO_SBs
(
GPIOA
, 
BSP_GPIOA_LED1
);

474 
	`GPIO_SBs
(
GPIOG
, 
BSP_GPIOG_LED2
);

475 
	`GPIO_SBs
(
GPIOE
, 
BSP_GPIOE_LED3
);

476 
	`GPIO_SBs
(
GPIOE
, 
BSP_GPIOE_LED4
);

481 
	`GPIO_SBs
(
GPIOA
, 
BSP_GPIOA_LED1
);

486 
	`GPIO_SBs
(
GPIOG
, 
BSP_GPIOG_LED2
);

491 
	`GPIO_SBs
(
GPIOE
, 
BSP_GPIOE_LED3
);

496 
	`GPIO_SBs
(
GPIOE
, 
BSP_GPIOE_LED4
);

503 
	}
}

528 
	$BSP_LED_On
 (
CPU_INT08U
 
d
)

530 
d
) {

532 
	`GPIO_RetBs
(
GPIOA
, 
BSP_GPIOA_LED1
);

533 
	`GPIO_RetBs
(
GPIOG
, 
BSP_GPIOG_LED2
);

534 
	`GPIO_RetBs
(
GPIOE
, 
BSP_GPIOE_LED3
);

535 
	`GPIO_RetBs
(
GPIOE
, 
BSP_GPIOE_LED4
);

540 
	`GPIO_RetBs
(
GPIOA
, 
BSP_GPIOA_LED1
);

545 
	`GPIO_RetBs
(
GPIOG
, 
BSP_GPIOG_LED2
);

550 
	`GPIO_RetBs
(
GPIOE
, 
BSP_GPIOE_LED3
);

555 
	`GPIO_RetBs
(
GPIOE
, 
BSP_GPIOE_LED4
);

562 
	}
}

587 
	$BSP_LED_Togg
 (
CPU_INT08U
 
d
)

589 
CPU_INT32U
 
ps
;

592 
d
) {

594 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOA
);

595 
ps
 ^
BSP_GPIOA_LED1
;

596 
	`GPIO_SBs

GPIOA
, 
ps
 & 
BSP_GPIOA_LED1
);

597 
	`GPIO_RetBs
(
GPIOA
, (~
ps
& 
BSP_GPIOA_LED1
);

599 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOG
);

600 
ps
 ^
BSP_GPIOG_LED2
;

601 
	`GPIO_SBs

GPIOG
, 
ps
 & 
BSP_GPIOG_LED2
);

602 
	`GPIO_RetBs
(
GPIOG
, (~
ps
& 
BSP_GPIOG_LED2
);

604 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOE
);

605 
ps
 ^(
BSP_GPIOE_LED3
 | 
BSP_GPIOE_LED4
);

606 
	`GPIO_SBs

GPIOE
, 
ps
 & (
BSP_GPIOE_LED3
 | 
BSP_GPIOE_LED4
));

607 
	`GPIO_RetBs
(
GPIOE
, (~
ps
& (
BSP_GPIOE_LED3
 | 
BSP_GPIOE_LED4
));

612 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOA
);

613 
ps
 ^
BSP_GPIOA_LED1
;

614 
	`GPIO_SBs

GPIOA
, 
ps
 & 
BSP_GPIOA_LED1
);

615 
	`GPIO_RetBs
(
GPIOA
, (~
ps
& 
BSP_GPIOA_LED1
);

620 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOG
);

621 
ps
 ^
BSP_GPIOG_LED2
;

622 
	`GPIO_SBs

GPIOG
, 
ps
 & 
BSP_GPIOG_LED2
);

623 
	`GPIO_RetBs
(
GPIOG
, (~
ps
& 
BSP_GPIOG_LED2
);

628 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOE
);

629 
ps
 ^
BSP_GPIOE_LED3
;

630 
	`GPIO_SBs

GPIOE
, 
ps
 & 
BSP_GPIOE_LED3
);

631 
	`GPIO_RetBs
(
GPIOE
, (~
ps
& 
BSP_GPIOE_LED3
);

636 
ps
 = 
	`GPIO_RdOuutDa
(
GPIOE
);

637 
ps
 ^
BSP_GPIOE_LED4
;

638 
	`GPIO_SBs

GPIOE
, 
ps
 & 
BSP_GPIOE_LED4
);

639 
	`GPIO_RetBs
(
GPIOE
, (~
ps
& 
BSP_GPIOE_LED4
);

646 
	}
}

702 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

703 
	$CPU_TS_TmrIn
 ()

705 
CPU_INT32U
 
fk_eq
;

708 
fk_eq
 = 
	`BSP_CPU_ClkFq
();

710 
BSP_REG_DEM_CR
 |(
CPU_INT32U
)
BSP_BIT_DEM_CR_TRCENA
;

711 
BSP_REG_DWT_CYCCNT
 = (
CPU_INT32U
)0u;

712 
BSP_REG_DWT_CR
 |(
CPU_INT32U
)
BSP_BIT_DWT_CR_CYCCNTENA
;

714 
	`CPU_TS_TmrFqS
((
CPU_TS_TMR_FREQ
)
fk_eq
);

715 
	}
}

802 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

803 
CPU_TS_TMR
 
	$CPU_TS_TmrRd
 ()

805 
CPU_TS_TMR
 
ts_tmr_ts
;

808 
ts_tmr_ts
 = (
CPU_TS_TMR
)
BSP_REG_DWT_CYCCNT
;

810  (
ts_tmr_ts
);

811 
	}
}

872 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

873 
CPU_INT64U
 
	$CPU_TS32_to_uSec
 (
CPU_TS32
 
ts_ts
)

875 
CPU_INT64U
 
ts_us
;

876 
CPU_INT64U
 
fk_eq
;

879 
fk_eq
 = 
	`BSP_CPU_ClkFq
();

880 
ts_us
 = 
ts_ts
 / (
fk_eq
 / 
DEF_TIME_NBR_uS_PER_SEC
);

882  (
ts_us
);

883 
	}
}

887 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

888 
CPU_INT64U
 
	$CPU_TS64_to_uSec
 (
CPU_TS64
 
ts_ts
)

890 
CPU_INT64U
 
ts_us
;

891 
CPU_INT64U
 
fk_eq
;

894 
fk_eq
 = 
	`BSP_CPU_ClkFq
();

895 
ts_us
 = 
ts_ts
 / (
fk_eq
 / 
DEF_TIME_NBR_uS_PER_SEC
);

897  (
ts_us
);

898 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/bsp.h

42 #ide 
BSP_PRESENT


43 
	#BSP_PRESENT


	)

52 #ifde 
BSP_MODULE


53 
	#BSP_EXT


	)

55 
	#BSP_EXT
 

	)

65 
	~<dio.h
>

66 
	~<dg.h
>

68 
	~<u.h
>

69 
	~<u_ce.h
>

71 
	~<lib_def.h
>

72 
	~<lib_ascii.h
>

75 
	~<m32f4xx_cf.h
>

118 
	#BSP_INT_ID_WWDG
 0

	)

119 
	#BSP_INT_ID_PVD
 1

	)

120 
	#BSP_INT_ID_TAMP_STAMP
 2

	)

121 
	#BSP_INT_ID_RTC_WKUP
 3

	)

122 
	#BSP_INT_ID_FLASH
 4

	)

123 
	#BSP_INT_ID_RCC
 5

	)

124 
	#BSP_INT_ID_EXTI0
 6

	)

125 
	#BSP_INT_ID_EXTI1
 7

	)

126 
	#BSP_INT_ID_EXTI2
 8

	)

127 
	#BSP_INT_ID_EXTI3
 9

	)

128 
	#BSP_INT_ID_EXTI4
 10

	)

129 
	#BSP_INT_ID_DMA1_CH0
 11

	)

130 
	#BSP_INT_ID_DMA1_CH1
 12

	)

131 
	#BSP_INT_ID_DMA1_CH2
 13

	)

132 
	#BSP_INT_ID_DMA1_CH3
 14

	)

133 
	#BSP_INT_ID_DMA1_CH4
 15

	)

134 
	#BSP_INT_ID_DMA1_CH5
 16

	)

135 
	#BSP_INT_ID_DMA1_CH6
 17

	)

136 
	#BSP_INT_ID_ADC
 18

	)

137 
	#BSP_INT_ID_CAN1_TX
 19

	)

138 
	#BSP_INT_ID_CAN1_RX0
 20

	)

139 
	#BSP_INT_ID_CAN1_RX1
 21

	)

140 
	#BSP_INT_ID_CAN1_SCE
 22

	)

141 
	#BSP_INT_ID_EXTI9_5
 23

	)

142 
	#BSP_INT_ID_TIM1_BRK_TIM9
 24

	)

143 
	#BSP_INT_ID_TIM1_UP_TIM10
 25

	)

144 
	#BSP_INT_ID_TIM1_TRG_COM_TIM11
 26

	)

145 
	#BSP_INT_ID_TIM1_CC
 27

	)

146 
	#BSP_INT_ID_TIM2
 28

	)

147 
	#BSP_INT_ID_TIM3
 29

	)

148 
	#BSP_INT_ID_TIM4
 30

	)

149 
	#BSP_INT_ID_I2C1_EV
 31

	)

150 
	#BSP_INT_ID_I2C1_ER
 32

	)

151 
	#BSP_INT_ID_I2C2_EV
 33

	)

152 
	#BSP_INT_ID_I2C2_ER
 34

	)

153 
	#BSP_INT_ID_SPI1
 35

	)

154 
	#BSP_INT_ID_SPI2
 36

	)

155 
	#BSP_INT_ID_USART1
 37

	)

156 
	#BSP_INT_ID_USART2
 38

	)

157 
	#BSP_INT_ID_USART3
 39

	)

158 
	#BSP_INT_ID_EXTI15_10
 40

	)

159 
	#BSP_INT_ID_RTC_ALARM
 41

	)

160 
	#BSP_INT_ID_OTG_FS_WKUP
 42

	)

162 
	#BSP_INT_ID_TIM8_BRK_TIM12
 43

	)

163 
	#BSP_INT_ID_TIM8_UP_TIM13
 44

	)

164 
	#BSP_INT_ID_TIM8_TRG_COM_TIM14
 45

	)

165 
	#BSP_INT_ID_TIM8_CC
 46

	)

166 
	#BSP_INT_ID_DMA1_STREAM7
 47

	)

167 
	#BSP_INT_ID_FSMC
 48

	)

168 
	#BSP_INT_ID_SDIO
 49

	)

170 
	#BSP_INT_ID_TIM5
 50

	)

171 
	#BSP_INT_ID_SPI3
 51

	)

172 
	#BSP_INT_ID_USART4
 52

	)

173 
	#BSP_INT_ID_USART5
 53

	)

174 
	#BSP_INT_ID_TIM6_DAC
 54

	)

175 
	#BSP_INT_ID_TIM7
 55

	)

176 
	#BSP_INT_ID_DMA2_CH0
 56

	)

177 
	#BSP_INT_ID_DMA2_CH1
 57

	)

178 
	#BSP_INT_ID_DMA2_CH2
 58

	)

179 
	#BSP_INT_ID_DMA2_CH3
 59

	)

180 
	#BSP_INT_ID_DMA2_CH4
 60

	)

182 
	#BSP_INT_ID_ETH
 61

	)

183 
	#BSP_INT_ID_ETH_WKUP
 62

	)

184 
	#BSP_INT_ID_CAN2_TX
 63

	)

185 
	#BSP_INT_ID_CAN2_RX0
 64

	)

186 
	#BSP_INT_ID_CAN2_RX1
 65

	)

187 
	#BSP_INT_ID_CAN2_SCE
 66

	)

188 
	#BSP_INT_ID_OTG_FS
 67

	)

190 
	#BSP_INT_ID_DMA2_CH5
 68

	)

191 
	#BSP_INT_ID_DMA2_CH6
 69

	)

192 
	#BSP_INT_ID_DMA2_CH7
 70

	)

193 
	#BSP_INT_ID_USART6
 71

	)

194 
	#BSP_INT_ID_I2C3_EV
 72

	)

195 
	#BSP_INT_ID_I2C3_ER
 73

	)

196 
	#BSP_INT_ID_OTG_HS_EP1_OUT
 74

	)

197 
	#BSP_INT_ID_OTG_HS_EP1_IN
 75

	)

198 
	#BSP_INT_ID_OTG_HS_WKUP
 76

	)

199 
	#BSP_INT_ID_OTG_HS
 77

	)

200 
	#BSP_INT_ID_DCMI
 78

	)

201 
	#BSP_INT_ID_CRYP
 79

	)

202 
	#BSP_INT_ID_HASH_RNG
 80

	)

203 
	#BSP_INT_ID_FPU
 81

	)

204 
	#BSP_INT_ID_UART7
 82

	)

205 
	#BSP_INT_ID_UART8
 83

	)

206 
	#BSP_INT_ID_SPI4
 84

	)

207 
	#BSP_INT_ID_SPI5
 85

	)

208 
	#BSP_INT_ID_SPI6
 86

	)

209 
	#BSP_INT_ID_SAI1
 87

	)

210 
	#BSP_INT_ID_LTDC
 88

	)

211 
	#BSP_INT_ID_LTDC_ER
 89

	)

212 
	#BSP_INT_ID_DMA2D
 90

	)

222 
	#BSP_PERIPH_ID_GPIOA
 0

	)

223 
	#BSP_PERIPH_ID_GPIOB
 1

	)

224 
	#BSP_PERIPH_ID_GPIOC
 2

	)

225 
	#BSP_PERIPH_ID_GPIOD
 3

	)

226 
	#BSP_PERIPH_ID_GPIOE
 4

	)

227 
	#BSP_PERIPH_ID_GPIOF
 5

	)

228 
	#BSP_PERIPH_ID_GPIOG
 6

	)

229 
	#BSP_PERIPH_ID_GPIOH
 7

	)

230 
	#BSP_PERIPH_ID_GPIOI
 8

	)

231 
	#BSP_PERIPH_ID_GPIOJ
 9

	)

232 
	#BSP_PERIPH_ID_GPIOK
 10

	)

233 
	#BSP_PERIPH_ID_CRC
 12

	)

234 
	#BSP_PERIPH_ID_BKPSRAM
 18

	)

235 
	#BSP_PERIPH_ID_CCMDATARAM
 20

	)

236 
	#BSP_PERIPH_ID_DMA1
 21

	)

237 
	#BSP_PERIPH_ID_DMA2
 22

	)

238 
	#BSP_PERIPH_ID_DMA2D
 23

	)

239 
	#BSP_PERIPH_ID_ETHMAC
 25

	)

240 
	#BSP_PERIPH_ID_ETHMACTX
 26

	)

241 
	#BSP_PERIPH_ID_ETHMACRX
 27

	)

242 
	#BSP_PERIPH_ID_ETHMACPTP
 28

	)

243 
	#BSP_PERIPH_ID_OTGHS
 29

	)

244 
	#BSP_PERIPH_ID_OTGHSULPI
 30

	)

246 
	#BSP_PERIPH_ID_DCMI
 32

	)

247 
	#BSP_PERIPH_ID_CRYP
 36

	)

248 
	#BSP_PERIPH_ID_HASH
 37

	)

249 
	#BSP_PERIPH_ID_RNG
 38

	)

250 
	#BSP_PERIPH_ID_OTGFS
 39

	)

252 
	#BSP_PERIPH_ID_FSMC
 64

	)

254 
	#BSP_PERIPH_ID_TIM2
 96

	)

255 
	#BSP_PERIPH_ID_TIM3
 97

	)

256 
	#BSP_PERIPH_ID_TIM4
 98

	)

257 
	#BSP_PERIPH_ID_TIM5
 99

	)

258 
	#BSP_PERIPH_ID_TIM6
 100

	)

259 
	#BSP_PERIPH_ID_TIM7
 101

	)

260 
	#BSP_PERIPH_ID_TIM12
 102

	)

261 
	#BSP_PERIPH_ID_TIM13
 103

	)

262 
	#BSP_PERIPH_ID_TIM14
 104

	)

263 
	#BSP_PERIPH_ID_WWDG
 107

	)

264 
	#BSP_PERIPH_ID_SPI2
 110

	)

265 
	#BSP_PERIPH_ID_SPI3
 111

	)

266 
	#BSP_PERIPH_ID_USART2
 113

	)

267 
	#BSP_PERIPH_ID_USART3
 114

	)

268 
	#BSP_PERIPH_ID_UART4
 115

	)

269 
	#BSP_PERIPH_ID_UART5
 116

	)

270 
	#BSP_PERIPH_ID_I2C1
 117

	)

271 
	#BSP_PERIPH_ID_I2C2
 118

	)

272 
	#BSP_PERIPH_ID_I2C3
 119

	)

273 
	#BSP_PERIPH_ID_CAN1
 121

	)

274 
	#BSP_PERIPH_ID_CAN2
 122

	)

275 
	#BSP_PERIPH_ID_PWR
 124

	)

276 
	#BSP_PERIPH_ID_DAC
 125

	)

277 
	#BSP_PERIPH_ID_UART7
 126

	)

278 
	#BSP_PERIPH_ID_UART8
 127

	)

280 
	#BSP_PERIPH_ID_TIM1
 128

	)

281 
	#BSP_PERIPH_ID_TIM8
 129

	)

282 
	#BSP_PERIPH_ID_USART1
 132

	)

283 
	#BSP_PERIPH_ID_USART6
 133

	)

284 
	#BSP_PERIPH_ID_ADC1
 136

	)

285 
	#BSP_PERIPH_ID_ADC2
 137

	)

286 
	#BSP_PERIPH_ID_ADC3
 138

	)

287 
	#BSP_PERIPH_ID_SDIO
 139

	)

288 
	#BSP_PERIPH_ID_SPI1
 140

	)

289 
	#BSP_PERIPH_ID_SPI4
 141

	)

290 
	#BSP_PERIPH_ID_SYSCFG
 142

	)

291 
	#BSP_PERIPH_ID_TIM9
 144

	)

292 
	#BSP_PERIPH_ID_TIM10
 145

	)

293 
	#BSP_PERIPH_ID_TIM11
 146

	)

294 
	#BSP_PERIPH_ID_SPI5
 148

	)

295 
	#BSP_PERIPH_ID_SPI6
 149

	)

296 
	#BSP_PERIPH_ID_SAI1
 150

	)

297 
	#BSP_PERIPH_ID_LTDC
 154

	)

305 
BSP_In
 ();

307 
BSP_IDisA
 ();

309 
CPU_INT32U
 
BSP_CPU_ClkFq
 ();

317 
BSP_IIn
 ();

319 
BSP_IEn
 (
CPU_DATA
 
t_id
);

321 
BSP_IDis
 (
CPU_DATA
 
t_id
);

323 
BSP_IC
 (
CPU_DATA
 
t_id
);

325 
BSP_IVeS
 (
CPU_DATA
 
t_id
,

326 
CPU_FNCT_VOID
 
i
);

328 
BSP_IPrioS
 (
CPU_DATA
 
t_id
,

329 
CPU_INT08U
 
io
);

331 
BSP_IHdrWWDG
 ();

332 
BSP_IHdrPVD
 ();

333 
BSP_IHdrTAMP_STAMP
 ();

334 
BSP_IHdrRTC_WKUP
 ();

335 
BSP_IHdrFLASH
 ();

336 
BSP_IHdrRCC
 ();

337 
BSP_IHdrEXTI0
 ();

338 
BSP_IHdrEXTI1
 ();

339 
BSP_IHdrEXTI2
 ();

340 
BSP_IHdrEXTI3
 ();

341 
BSP_IHdrEXTI4
 ();

342 
BSP_IHdrDMA1_CH0
 ();

343 
BSP_IHdrDMA1_CH1
 ();

344 
BSP_IHdrDMA1_CH2
 ();

345 
BSP_IHdrDMA1_CH3
 ();

346 
BSP_IHdrDMA1_CH4
 ();

347 
BSP_IHdrDMA1_CH5
 ();

348 
BSP_IHdrDMA1_CH6
 ();

349 
BSP_IHdrADC
 ();

350 
BSP_IHdrCAN1_TX
 ();

351 
BSP_IHdrCAN1_RX0
 ();

352 
BSP_IHdrCAN1_RX1
 ();

353 
BSP_IHdrCAN1_SCE
 ();

354 
BSP_IHdrEXTI9_5
 ();

355 
BSP_IHdrTIM1_BRK_TIM9
 ();

356 
BSP_IHdrTIM1_UP_TIM10
 ();

357 
BSP_IHdrTIM1_TRG_COM_TIM11
 ();

358 
BSP_IHdrTIM1_CC
 ();

359 
BSP_IHdrTIM2
 ();

360 
BSP_IHdrTIM3
 ();

361 
BSP_IHdrTIM4
 ();

362 
BSP_IHdrI2C1_EV
 ();

363 
BSP_IHdrI2C1_ER
 ();

364 
BSP_IHdrI2C2_EV
 ();

365 
BSP_IHdrI2C2_ER
 ();

366 
BSP_IHdrSPI1
 ();

367 
BSP_IHdrSPI2
 ();

368 
BSP_IHdrUSART1
 ();

369 
BSP_IHdrUSART2
 ();

370 
BSP_IHdrUSART3
 ();

371 
BSP_IHdrEXTI15_10
 ();

372 
BSP_IHdrRTCArm
 ();

373 
BSP_IHdrOTG_FS_WKUP
 ();

374 
BSP_IHdrTIM8_BRK_TIM12
 ();

375 
BSP_IHdrTIM8_UP_TIM13
 ();

376 
BSP_IHdrTIM8_TRG_COM_TIM14
 ();

377 
BSP_IHdrTIM8_CC
 ();

378 
BSP_IHdrDMA1_STREAM7
 ();

379 
BSP_IHdrFSMC
 ();

380 
BSP_IHdrSDIO
 ();

381 
BSP_IHdrTIM5
 ();

382 
BSP_IHdrSPI3
 ();

383 
BSP_IHdrUSART4
 ();

384 
BSP_IHdrUSART5
 ();

385 
BSP_IHdrTIM6_DAC
 ();

386 
BSP_IHdrTIM7
 ();

387 
BSP_IHdrDMA2_CH0
 ();

388 
BSP_IHdrDMA2_CH1
 ();

389 
BSP_IHdrDMA2_CH2
 ();

390 
BSP_IHdrDMA2_CH3
 ();

391 
BSP_IHdrDMA2_CH4
 ();

392 
BSP_IHdrETH
 ();

393 
BSP_IHdrETHWakeup
 ();

394 
BSP_IHdrCAN2_TX
 ();

395 
BSP_IHdrCAN2_RX0
 ();

396 
BSP_IHdrCAN2_RX1
 ();

397 
BSP_IHdrCAN2_SCE
 ();

398 
BSP_IHdrOTG_FS
 ();

399 
BSP_IHdrDMA2_CH5
 ();

400 
BSP_IHdrDMA2_CH6
 ();

401 
BSP_IHdrDMA2_CH7
 ();

402 
BSP_IHdrUSART6
 ();

403 
BSP_IHdrI2C3_EV
 ();

404 
BSP_IHdrI2C3_ER
 ();

405 
BSP_IHdrOTG_HS_EP1_OUT
 ();

406 
BSP_IHdrOTG_HS_EP1_IN
 ();

407 
BSP_IHdrOTG_HS_WKUP
 ();

408 
BSP_IHdrOTG_HS
 ();

409 
BSP_IHdrDCMI
 ();

410 
BSP_IHdrCRYP
 ();

411 
BSP_IHdrHASH_RNG
 ();

412 
BSP_IHdrFPU
 ();

413 
BSP_IHdrUART7
 ();

414 
BSP_IHdrUART8
 ();

415 
BSP_IHdrSPI4
 ();

416 
BSP_IHdrSPI5
 ();

417 
BSP_IHdrSPI6
 ();

418 
BSP_IHdrSAI1
 ();

419 
BSP_IHdrLTDC
 ();

420 
BSP_IHdrLTDC_ER
 ();

421 
BSP_IHdrDMA2D
 ();

430 
CPU_INT32U
 
BSP_PhClkFqG
 (
CPU_DATA
 
pwr_k_id
);

432 
BSP_PhEn
 (
CPU_DATA
 
pwr_k_id
);

434 
BSP_PhDis
 (
CPU_DATA
 
pwr_k_id
);

442 
BSP_LED_On
 (
CPU_INT08U
 
d
);

444 
BSP_LED_Off
 (
CPU_INT08U
 
d
);

446 
BSP_LED_Togg
 (
CPU_INT08U
 
d
);

	@EvalBoards/ST/STM32F429II-SK/BSP/bsp_int.c

36 
	#BSP_INT_MODULE


	)

37 
	~<udes.h
>

46 
	#BSP_INT_SRC_NBR
 91

	)

69 
CPU_FNCT_VOID
 
	gBSP_IVeTbl
[
BSP_INT_SRC_NBR
];

85 
BSP_IHdr
 (
CPU_DATA
 
t_id
);

86 
BSP_IHdrDummy
();

112 
	$BSP_IC
 (
CPU_DATA
 
t_id
)

115 
	}
}

134 
	$BSP_IDis
 (
CPU_DATA
 
t_id
)

136 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

137 
	`CPU_ISrcDis
(
t_id
 + 16);

139 
	}
}

158 
	$BSP_IDisA
 ()

160 
	`CPU_IDis
();

161 
	}
}

180 
	$BSP_IEn
 (
CPU_DATA
 
t_id
)

182 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

183 
	`CPU_ISrcEn
(
t_id
 + 16);

185 
	}
}

206 
	$BSP_IVeS
 (
CPU_DATA
 
t_id
,

207 
CPU_FNCT_VOID
 
i
)

209 
	`CPU_SR_ALLOC
();

212 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

213 
	`CPU_CRITICAL_ENTER
();

214 
BSP_IVeTbl
[
t_id
] = 
i
;

215 
	`CPU_CRITICAL_EXIT
();

217 
	}
}

238 
	$BSP_IPrioS
 (
CPU_DATA
 
t_id
,

239 
CPU_INT08U
 
io
)

241 
	`CPU_SR_ALLOC
();

244 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

245 
	`CPU_CRITICAL_ENTER
();

246 
	`CPU_ISrcPrioS
(
t_id
 + 16, 
io
);

247 
	`CPU_CRITICAL_EXIT
();

249 
	}
}

276 
	$BSP_IIn
 ()

278 
CPU_DATA
 
t_id
;

281 
t_id
 = 0; i_id < 
BSP_INT_SRC_NBR
; int_id++) {

282 
	`BSP_IVeS
(
t_id
, 
BSP_IHdrDummy
);

284 
	}
}

303 
	$BSP_IHdrWWDG
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_WWDG
); 
	}
}

304 
	$BSP_IHdrPVD
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_PVD
); 
	}
}

305 
	$BSP_IHdrTAMP_STAMP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TAMP_STAMP
); 
	}
}

306 
	$BSP_IHdrRTC_WKUP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RTC_WKUP
); 
	}
}

307 
	$BSP_IHdrFLASH
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_FLASH
); 
	}
}

308 
	$BSP_IHdrRCC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RCC
); 
	}
}

309 
	$BSP_IHdrEXTI0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI0
); 
	}
}

310 
	$BSP_IHdrEXTI1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI1
); 
	}
}

311 
	$BSP_IHdrEXTI2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI2
); 
	}
}

312 
	$BSP_IHdrEXTI3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI3
); 
	}
}

313 
	$BSP_IHdrEXTI4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI4
); 
	}
}

314 
	$BSP_IHdrDMA1_CH0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH0
); 
	}
}

315 
	$BSP_IHdrDMA1_CH1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH1
); 
	}
}

316 
	$BSP_IHdrDMA1_CH2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH2
); 
	}
}

317 
	$BSP_IHdrDMA1_CH3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH3
); 
	}
}

318 
	$BSP_IHdrDMA1_CH4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH4
); 
	}
}

319 
	$BSP_IHdrDMA1_CH5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH5
); 
	}
}

320 
	$BSP_IHdrDMA1_CH6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_CH6
); 
	}
}

321 
	$BSP_IHdrADC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ADC
); 
	}
}

322 
	$BSP_IHdrCAN1_TX
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_TX
); 
	}
}

323 
	$BSP_IHdrCAN1_RX0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_RX0
); 
	}
}

324 
	$BSP_IHdrCAN1_RX1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_RX1
); 
	}
}

325 
	$BSP_IHdrCAN1_SCE
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN1_SCE
); 
	}
}

326 
	$BSP_IHdrEXTI9_5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI9_5
); 
	}
}

327 
	$BSP_IHdrTIM1_BRK_TIM9
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_BRK_TIM9
); 
	}
}

328 
	$BSP_IHdrTIM1_UP_TIM10
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_UP_TIM10
); 
	}
}

329 
	$BSP_IHdrTIM1_TRG_COM_TIM11
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_TRG_COM_TIM11
); 
	}
}

330 
	$BSP_IHdrTIM1_CC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM1_CC
); 
	}
}

331 
	$BSP_IHdrTIM2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM2
); 
	}
}

332 
	$BSP_IHdrTIM3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM3
); 
	}
}

333 
	$BSP_IHdrTIM4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM4
); 
	}
}

334 
	$BSP_IHdrI2C1_EV
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C1_EV
); 
	}
}

335 
	$BSP_IHdrI2C1_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C1_ER
); 
	}
}

336 
	$BSP_IHdrI2C2_EV
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C2_EV
); 
	}
}

337 
	$BSP_IHdrI2C2_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C2_ER
); 
	}
}

338 
	$BSP_IHdrSPI1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI1
); 
	}
}

339 
	$BSP_IHdrSPI2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI2
); 
	}
}

340 
	$BSP_IHdrUSART1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART1
); 
	}
}

341 
	$BSP_IHdrUSART2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART2
); 
	}
}

342 
	$BSP_IHdrUSART3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART3
); 
	}
}

343 
	$BSP_IHdrEXTI15_10
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_EXTI15_10
); 
	}
}

344 
	$BSP_IHdrRTCArm
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_RTC_ALARM
); 
	}
}

345 
	$BSP_IHdrOTG_FS_WKUP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_FS_WKUP
); 
	}
}

346 
	$BSP_IHdrTIM8_BRK_TIM12
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM8_BRK_TIM12
); 
	}
}

347 
	$BSP_IHdrTIM8_UP_TIM13
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM8_UP_TIM13
); 
	}
}

348 
	$BSP_IHdrTIM8_TRG_COM_TIM14
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM8_TRG_COM_TIM14
); 
	}
}

349 
	$BSP_IHdrTIM8_CC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM8_CC
); 
	}
}

350 
	$BSP_IHdrDMA1_STREAM7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA1_STREAM7
); 
	}
}

351 
	$BSP_IHdrFSMC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_FSMC
); 
	}
}

352 
	$BSP_IHdrSDIO
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SDIO
); 
	}
}

353 
	$BSP_IHdrTIM5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM5
); 
	}
}

354 
	$BSP_IHdrSPI3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI3
); 
	}
}

355 
	$BSP_IHdrUSART4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART4
); 
	}
}

356 
	$BSP_IHdrUSART5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART5
); 
	}
}

357 
	$BSP_IHdrTIM6_DAC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM6_DAC
); 
	}
}

358 
	$BSP_IHdrTIM7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_TIM7
); 
	}
}

359 
	$BSP_IHdrDMA2_CH0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH0
); 
	}
}

360 
	$BSP_IHdrDMA2_CH1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH1
); 
	}
}

361 
	$BSP_IHdrDMA2_CH2
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH2
); 
	}
}

362 
	$BSP_IHdrDMA2_CH3
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH3
); 
	}
}

363 
	$BSP_IHdrDMA2_CH4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH4
); 
	}
}

364 
	$BSP_IHdrETH
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ETH
); 
	}
}

365 
	$BSP_IHdrETHWakeup
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_ETH_WKUP
); 
	}
}

366 
	$BSP_IHdrCAN2_TX
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_TX
); 
	}
}

367 
	$BSP_IHdrCAN2_RX0
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_RX0
); 
	}
}

368 
	$BSP_IHdrCAN2_RX1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_RX1
); 
	}
}

369 
	$BSP_IHdrCAN2_SCE
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CAN2_SCE
); 
	}
}

370 
	$BSP_IHdrOTG_FS
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_FS
); 
	}
}

371 
	$BSP_IHdrDMA2_CH5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH5
); 
	}
}

372 
	$BSP_IHdrDMA2_CH6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH6
); 
	}
}

373 
	$BSP_IHdrDMA2_CH7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2_CH7
); 
	}
}

374 
	$BSP_IHdrUSART6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_USART6
); 
	}
}

375 
	$BSP_IHdrI2C3_EV
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C3_EV
); 
	}
}

376 
	$BSP_IHdrI2C3_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_I2C3_ER
); 
	}
}

377 
	$BSP_IHdrOTG_HS_EP1_OUT
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_HS_EP1_OUT
); 
	}
}

378 
	$BSP_IHdrOTG_HS_EP1_IN
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_HS_EP1_IN
); 
	}
}

379 
	$BSP_IHdrOTG_HS_WKUP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_HS_WKUP
); 
	}
}

380 
	$BSP_IHdrOTG_HS
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_OTG_HS
); 
	}
}

381 
	$BSP_IHdrDCMI
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DCMI
); 
	}
}

382 
	$BSP_IHdrCRYP
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_CRYP
); 
	}
}

383 
	$BSP_IHdrHASH_RNG
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_HASH_RNG
); 
	}
}

384 
	$BSP_IHdrFPU
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_FPU
); 
	}
}

385 
	$BSP_IHdrUART7
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_UART7
); 
	}
}

386 
	$BSP_IHdrUART8
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_UART8
); 
	}
}

387 
	$BSP_IHdrSPI4
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI4
); 
	}
}

388 
	$BSP_IHdrSPI5
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI5
); 
	}
}

389 
	$BSP_IHdrSPI6
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SPI6
); 
	}
}

390 
	$BSP_IHdrSAI1
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_SAI1
); 
	}
}

391 
	$BSP_IHdrLTDC
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_LTDC
); 
	}
}

392 
	$BSP_IHdrLTDC_ER
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_LTDC_ER
); 
	}
}

393 
	$BSP_IHdrDMA2D
 ({ 
	`BSP_IHdr
(
BSP_INT_ID_DMA2D
); 
	}
}

420 
	$BSP_IHdr
 (
CPU_DATA
 
t_id
)

422 
CPU_FNCT_VOID
 
i
;

423 
	`CPU_SR_ALLOC
();

426 
	`CPU_CRITICAL_ENTER
();

428 
	`OSIE
();

430 
	`CPU_CRITICAL_EXIT
();

432 i(
t_id
 < 
BSP_INT_SRC_NBR
) {

433 
i
 = 
BSP_IVeTbl
[
t_id
];

434 i(
i
 !(
CPU_FNCT_VOID
)0) {

435 
	`i
();

439 
	`OSIEx
();

440 
	}
}

459 
	$BSP_IHdrDummy
 ()

462 
	}
}

	@EvalBoards/ST/STM32F429II-SK/BSP/bsp_periph.c

36 
	#BSP_PERIPH_MODULE


	)

37 
	~<b.h
>

46 
	#BSP_PERIPH_REG_RCC_BASE
 0x40023800

	)

47 
	#BSP_PERIPH_REG_RCC_CFGR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x008))

	)

48 
	#BSP_PERIPH_REG_RCC_AHB1ENR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x030))

	)

49 
	#BSP_PERIPH_REG_RCC_AHB2ENR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x034))

	)

50 
	#BSP_PERIPH_REG_RCC_AHB3ENR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x038))

	)

51 
	#BSP_PERIPH_REG_RCC_APB1ENR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x040))

	)

52 
	#BSP_PERIPH_REG_RCC_APB2ENR
 (*(
CPU_REG32
 *)(
BSP_PERIPH_REG_RCC_BASE
 + 0x044))

	)

113 
CPU_INT32U
 
	$BSP_PhClkFqG
 (
CPU_DATA
 
pwr_k_id
)

115 
CPU_INT32U
 
k_eq
;

116 
CPU_INT32U
 
k_div
;

119 
k_eq
 = 
	`BSP_CPU_ClkFq
();

121 
pwr_k_id
) {

122 
BSP_PERIPH_ID_GPIOA
:

123 
BSP_PERIPH_ID_GPIOB
:

124 
BSP_PERIPH_ID_GPIOC
:

125 
BSP_PERIPH_ID_GPIOD
:

126 
BSP_PERIPH_ID_GPIOE
:

127 
BSP_PERIPH_ID_GPIOF
:

128 
BSP_PERIPH_ID_GPIOG
:

129 
BSP_PERIPH_ID_GPIOH
:

130 
BSP_PERIPH_ID_GPIOI
:

131 
BSP_PERIPH_ID_GPIOJ
:

132 
BSP_PERIPH_ID_GPIOK
:

133 
BSP_PERIPH_ID_CRC
:

134 
BSP_PERIPH_ID_BKPSRAM
:

135 
BSP_PERIPH_ID_CCMDATARAM
:

136 
BSP_PERIPH_ID_DMA1
:

137 
BSP_PERIPH_ID_DMA2
:

138 
BSP_PERIPH_ID_DMA2D
:

139 
BSP_PERIPH_ID_ETHMAC
:

140 
BSP_PERIPH_ID_ETHMACPTP
:

141 
BSP_PERIPH_ID_ETHMACTX
:

142 
BSP_PERIPH_ID_ETHMACRX
:

143 
BSP_PERIPH_ID_OTGHS
:

144 
BSP_PERIPH_ID_OTGHSULPI
:

145 
BSP_PERIPH_ID_DCMI
:

146 
BSP_PERIPH_ID_CRYP
:

147 
BSP_PERIPH_ID_HASH
:

148 
BSP_PERIPH_ID_RNG
:

149 
BSP_PERIPH_ID_FSMC
:

150  (
k_eq
);

152 
BSP_PERIPH_ID_TIM2
:

153 
BSP_PERIPH_ID_TIM3
:

154 
BSP_PERIPH_ID_TIM4
:

155 
BSP_PERIPH_ID_TIM5
:

156 
BSP_PERIPH_ID_TIM6
:

157 
BSP_PERIPH_ID_TIM7
:

158 
BSP_PERIPH_ID_TIM12
:

159 
BSP_PERIPH_ID_TIM13
:

160 
BSP_PERIPH_ID_TIM14
:

161 
BSP_PERIPH_ID_WWDG
:

162 
BSP_PERIPH_ID_SPI2
:

163 
BSP_PERIPH_ID_SPI3
:

164 
BSP_PERIPH_ID_USART2
:

165 
BSP_PERIPH_ID_USART3
:

166 
BSP_PERIPH_ID_UART4
:

167 
BSP_PERIPH_ID_UART5
:

168 
BSP_PERIPH_ID_I2C1
:

169 
BSP_PERIPH_ID_I2C2
:

170 
BSP_PERIPH_ID_I2C3
:

171 
BSP_PERIPH_ID_CAN1
:

172 
BSP_PERIPH_ID_CAN2
:

173 
BSP_PERIPH_ID_PWR
:

174 
BSP_PERIPH_ID_DAC
:

175 
BSP_PERIPH_ID_UART7
:

176 
BSP_PERIPH_ID_UART8
:

177 
k_div
 = (
BSP_PERIPH_REG_RCC_CFGR
 & 0x00001C00) >> 10;

178 i(
k_div
 < 4) {

179  (
k_eq
);

181 
k_div
 = (clk_div - 3) << 1;

182 
k_eq
 /
k_div
;

183  (
k_eq
);

185 
BSP_PERIPH_ID_TIM1
:

186 
BSP_PERIPH_ID_TIM8
:

187 
BSP_PERIPH_ID_USART1
:

188 
BSP_PERIPH_ID_USART6
:

189 
BSP_PERIPH_ID_ADC1
:

190 
BSP_PERIPH_ID_ADC2
:

191 
BSP_PERIPH_ID_ADC3
:

192 
BSP_PERIPH_ID_SDIO
:

193 
BSP_PERIPH_ID_SPI1
:

194 
BSP_PERIPH_ID_SPI4
:

195 
BSP_PERIPH_ID_SYSCFG
:

196 
BSP_PERIPH_ID_TIM9
:

197 
BSP_PERIPH_ID_TIM10
:

198 
BSP_PERIPH_ID_TIM11
:

199 
BSP_PERIPH_ID_SPI5
:

200 
BSP_PERIPH_ID_SPI6
:

201 
BSP_PERIPH_ID_SAI1
:

202 
BSP_PERIPH_ID_LTDC
:

203 
k_div
 = (
BSP_PERIPH_REG_RCC_CFGR
 & 0x000E000) >> 13;

204 i(
k_div
 < 4) {

205  (
k_eq
);

207 
k_div
 = (clk_div - 3) << 1;

208 
k_eq
 /
k_div
;

209  (
k_eq
);

212  ((
CPU_INT32U
)0);

213 
	}
}

232 
	$BSP_PhEn
 (
CPU_DATA
 
pwr_k_id
)

234 
pwr_k_id
) {

235 
BSP_PERIPH_ID_GPIOA
:

236 
BSP_PERIPH_ID_GPIOB
:

237 
BSP_PERIPH_ID_GPIOC
:

238 
BSP_PERIPH_ID_GPIOD
:

239 
BSP_PERIPH_ID_GPIOE
:

240 
BSP_PERIPH_ID_GPIOF
:

241 
BSP_PERIPH_ID_GPIOG
:

242 
BSP_PERIPH_ID_GPIOH
:

243 
BSP_PERIPH_ID_GPIOI
:

244 
BSP_PERIPH_ID_GPIOJ
:

245 
BSP_PERIPH_ID_GPIOK
:

246 
BSP_PERIPH_ID_CRC
:

247 
BSP_PERIPH_ID_BKPSRAM
:

248 
BSP_PERIPH_ID_CCMDATARAM
:

249 
BSP_PERIPH_ID_DMA1
:

250 
BSP_PERIPH_ID_DMA2
:

251 
BSP_PERIPH_ID_DMA2D
:

252 
BSP_PERIPH_ID_ETHMAC
:

253 
BSP_PERIPH_ID_ETHMACPTP
:

254 
BSP_PERIPH_ID_ETHMACTX
:

255 
BSP_PERIPH_ID_ETHMACRX
:

256 
BSP_PERIPH_ID_OTGHS
:

257 
BSP_PERIPH_ID_OTGHSULPI
:

258 
BSP_PERIPH_REG_RCC_AHB1ENR
 |
	`DEF_BIT
(
pwr_k_id
);

261 
BSP_PERIPH_ID_DCMI
:

262 
BSP_PERIPH_ID_CRYP
:

263 
BSP_PERIPH_ID_HASH
:

264 
BSP_PERIPH_ID_RNG
:

265 
BSP_PERIPH_ID_OTGFS
:

266 
BSP_PERIPH_REG_RCC_AHB2ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 32);

269 
BSP_PERIPH_ID_FSMC
:

270 
BSP_PERIPH_REG_RCC_AHB3ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 64);

273 
BSP_PERIPH_ID_TIM2
:

274 
BSP_PERIPH_ID_TIM3
:

275 
BSP_PERIPH_ID_TIM4
:

276 
BSP_PERIPH_ID_TIM5
:

277 
BSP_PERIPH_ID_TIM6
:

278 
BSP_PERIPH_ID_TIM7
:

279 
BSP_PERIPH_ID_TIM12
:

280 
BSP_PERIPH_ID_TIM13
:

281 
BSP_PERIPH_ID_TIM14
:

282 
BSP_PERIPH_ID_WWDG
:

283 
BSP_PERIPH_ID_SPI2
:

284 
BSP_PERIPH_ID_SPI3
:

285 
BSP_PERIPH_ID_USART2
:

286 
BSP_PERIPH_ID_USART3
:

287 
BSP_PERIPH_ID_UART4
:

288 
BSP_PERIPH_ID_UART5
:

289 
BSP_PERIPH_ID_I2C1
:

290 
BSP_PERIPH_ID_I2C2
:

291 
BSP_PERIPH_ID_I2C3
:

292 
BSP_PERIPH_ID_CAN1
:

293 
BSP_PERIPH_ID_CAN2
:

294 
BSP_PERIPH_ID_PWR
:

295 
BSP_PERIPH_ID_DAC
:

296 
BSP_PERIPH_ID_UART7
:

297 
BSP_PERIPH_ID_UART8
:

298 
BSP_PERIPH_REG_RCC_APB1ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 96);

301 
BSP_PERIPH_ID_TIM1
:

302 
BSP_PERIPH_ID_TIM8
:

303 
BSP_PERIPH_ID_USART1
:

304 
BSP_PERIPH_ID_USART6
:

305 
BSP_PERIPH_ID_ADC1
:

306 
BSP_PERIPH_ID_ADC2
:

307 
BSP_PERIPH_ID_ADC3
:

308 
BSP_PERIPH_ID_SDIO
:

309 
BSP_PERIPH_ID_SPI1
:

310 
BSP_PERIPH_ID_SPI4
:

311 
BSP_PERIPH_ID_SYSCFG
:

312 
BSP_PERIPH_ID_TIM9
:

313 
BSP_PERIPH_ID_TIM10
:

314 
BSP_PERIPH_ID_TIM11
:

315 
BSP_PERIPH_ID_SPI5
:

316 
BSP_PERIPH_ID_SPI6
:

317 
BSP_PERIPH_ID_SAI1
:

318 
BSP_PERIPH_ID_LTDC
:

319 
BSP_PERIPH_REG_RCC_APB2ENR
 |
	`DEF_BIT
(
pwr_k_id
 - 128);

322 
	}
}

341 
	$BSP_PhDis
 (
CPU_DATA
 
pwr_k_id
)

343 
pwr_k_id
) {

344 
BSP_PERIPH_ID_GPIOA
:

345 
BSP_PERIPH_ID_GPIOB
:

346 
BSP_PERIPH_ID_GPIOC
:

347 
BSP_PERIPH_ID_GPIOD
:

348 
BSP_PERIPH_ID_GPIOE
:

349 
BSP_PERIPH_ID_GPIOF
:

350 
BSP_PERIPH_ID_GPIOG
:

351 
BSP_PERIPH_ID_GPIOH
:

352 
BSP_PERIPH_ID_GPIOI
:

353 
BSP_PERIPH_ID_GPIOJ
:

354 
BSP_PERIPH_ID_GPIOK
:

355 
BSP_PERIPH_ID_CRC
:

356 
BSP_PERIPH_ID_BKPSRAM
:

357 
BSP_PERIPH_ID_CCMDATARAM
:

358 
BSP_PERIPH_ID_DMA1
:

359 
BSP_PERIPH_ID_DMA2
:

360 
BSP_PERIPH_ID_DMA2D
:

361 
BSP_PERIPH_ID_ETHMAC
:

362 
BSP_PERIPH_ID_ETHMACPTP
:

363 
BSP_PERIPH_ID_ETHMACTX
:

364 
BSP_PERIPH_ID_ETHMACRX
:

365 
BSP_PERIPH_ID_OTGHS
:

366 
BSP_PERIPH_ID_OTGHSULPI
:

367 
BSP_PERIPH_REG_RCC_AHB1ENR
 &~
	`DEF_BIT
(
pwr_k_id
);

371 
BSP_PERIPH_ID_DCMI
:

372 
BSP_PERIPH_ID_CRYP
:

373 
BSP_PERIPH_ID_HASH
:

374 
BSP_PERIPH_ID_RNG
:

375 
BSP_PERIPH_ID_OTGFS
:

376 
BSP_PERIPH_REG_RCC_AHB2ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 32);

379 
BSP_PERIPH_ID_FSMC
:

380 
BSP_PERIPH_REG_RCC_AHB3ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 64);

384 
BSP_PERIPH_ID_TIM2
:

385 
BSP_PERIPH_ID_TIM3
:

386 
BSP_PERIPH_ID_TIM4
:

387 
BSP_PERIPH_ID_TIM5
:

388 
BSP_PERIPH_ID_TIM6
:

389 
BSP_PERIPH_ID_TIM7
:

390 
BSP_PERIPH_ID_TIM12
:

391 
BSP_PERIPH_ID_TIM13
:

392 
BSP_PERIPH_ID_TIM14
:

393 
BSP_PERIPH_ID_WWDG
:

394 
BSP_PERIPH_ID_SPI2
:

395 
BSP_PERIPH_ID_SPI3
:

396 
BSP_PERIPH_ID_USART2
:

397 
BSP_PERIPH_ID_USART3
:

398 
BSP_PERIPH_ID_UART4
:

399 
BSP_PERIPH_ID_UART5
:

400 
BSP_PERIPH_ID_I2C1
:

401 
BSP_PERIPH_ID_I2C2
:

402 
BSP_PERIPH_ID_I2C3
:

403 
BSP_PERIPH_ID_CAN1
:

404 
BSP_PERIPH_ID_CAN2
:

405 
BSP_PERIPH_ID_PWR
:

406 
BSP_PERIPH_ID_DAC
:

407 
BSP_PERIPH_ID_UART7
:

408 
BSP_PERIPH_ID_UART8
:

409 
BSP_PERIPH_REG_RCC_APB1ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 96);

413 
BSP_PERIPH_ID_TIM1
:

414 
BSP_PERIPH_ID_TIM8
:

415 
BSP_PERIPH_ID_USART1
:

416 
BSP_PERIPH_ID_USART6
:

417 
BSP_PERIPH_ID_ADC1
:

418 
BSP_PERIPH_ID_ADC2
:

419 
BSP_PERIPH_ID_ADC3
:

420 
BSP_PERIPH_ID_SDIO
:

421 
BSP_PERIPH_ID_SPI1
:

422 
BSP_PERIPH_ID_SPI4
:

423 
BSP_PERIPH_ID_SYSCFG
:

424 
BSP_PERIPH_ID_TIM9
:

425 
BSP_PERIPH_ID_TIM10
:

426 
BSP_PERIPH_ID_TIM11
:

427 
BSP_PERIPH_ID_SPI5
:

428 
BSP_PERIPH_ID_SPI6
:

429 
BSP_PERIPH_ID_SAI1
:

430 
BSP_PERIPH_ID_LTDC
:

431 
BSP_PERIPH_REG_RCC_APB2ENR
 &~
	`DEF_BIT
(
pwr_k_id
 - 128);

434 
	}
}

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/app.c

36 
	~<udes.h
>

52 
OS_TCB
 
	gATaskSTCB
;

53 
CPU_STK
 
	gATaskSStk
[
APP_CFG_TASK_START_STK_SIZE
];

62 
ATaskS
 (*
p_g
);

63 
ATaskCe
 ();

64 
AObjCe
 ();

79 
	$ma
()

81 
OS_ERR
 
r
;

84 
	`BSP_IDisA
();

86 
	`OSIn
(&
r
);

88 
	`OSTaskCe
((
OS_TCB
 *)&
ATaskSTCB
,

89 (
CPU_CHAR
 *)"App Task Start",

90 (
OS_TASK_PTR
 )
ATaskS
,

92 (
OS_PRIO
 )
APP_CFG_TASK_START_PRIO
,

93 (
CPU_STK
 *)&
ATaskSStk
[0u],

94 (
CPU_STK_SIZE
 )
ATaskSStk
[
APP_CFG_TASK_START_STK_SIZE
 / 10u],

95 (
CPU_STK_SIZE
 )
APP_CFG_TASK_START_STK_SIZE
,

96 (
OS_MSG_QTY
 )0u,

97 (
OS_TICK
 )0u,

99 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

100 (
OS_ERR
 *)&
r
);

102 
	`OSS
(&
r
);

104 ()&
r
;

107 
	}
}

126 
	$ATaskS
 (*
p_g
)

128 
CPU_INT32U
 
u_k_eq
;

129 
CPU_INT32U
 
ts
;

130 
OS_ERR
 
r
;

133 ()
p_g
;

135 
	`BSP_In
();

136 
	`CPU_In
();

138 
u_k_eq
 = 
	`BSP_CPU_ClkFq
();

139 
ts
 = 
u_k_eq


140 / (
CPU_INT32U
)
OSCfg_TickRe_Hz
;

142 
	`OS_CPU_SysTickIn
(
ts
);

144 
	`Mem_In
();

145 
	`Mh_In
();

148 #i
OS_CFG_STAT_TASK_EN
 > 0u

149 
	`OSStTaskCPUUgeIn
(&
r
);

152 #ifde
CPU_CFG_INT_DIS_MEAS_EN


153 
	`CPU_IDisMsMaxCurRet
();

156 
	`BSP_LED_Off
(0u);

158 #i(
APP_CFG_SERIAL_EN
 =
DEF_ENABLED
)

159 
	`A_SlIn
();

163 
	`APP_TRACE_DBG
(("\n\n\r"));

164 
	`APP_TRACE_DBG
(("Creating Application kernel objects\n\r"));

165 
	`AObjCe
();

167 
	`APP_TRACE_DBG
(("Creating Application Tasks\n\r"));

168 
	`ATaskCe
();

171 
DEF_TRUE
) {

173 
	`BSP_LED_Togg
(1u);

174 
	`OSTimeDlyHMSM
(0u, 0u, 0u, 100u,

175 
OS_OPT_TIME_HMSM_STRICT
,

176 &
r
);

178 
	`BSP_LED_Togg
(2u);

179 
	`OSTimeDlyHMSM
(0u, 0u, 0u, 100u,

180 
OS_OPT_TIME_HMSM_STRICT
,

181 &
r
);

183 
	`BSP_LED_Togg
(3u);

184 
	`OSTimeDlyHMSM
(0u, 0u, 0u, 100u,

185 
OS_OPT_TIME_HMSM_STRICT
,

186 &
r
);

188 
	`BSP_LED_Togg
(4u);

189 
	`OSTimeDlyHMSM
(0u, 0u, 0u, 100u,

190 
OS_OPT_TIME_HMSM_STRICT
,

191 &
r
);

194 
	}
}

213 
	$ATaskCe
 ()

216 
	}
}

235 
	$AObjCe
 ()

238 
	}
}

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/app_cfg.h

40 #ide 
APP_CFG_MODULE_PRESENT


41 
	#APP_CFG_MODULE_PRESENT


	)

57 
	#APP_CFG_TASK_START_PRIO
 2u

	)

65 
	#APP_CFG_TASK_START_STK_SIZE
 128u

	)

66 
	#APP_CFG_TASK_BLINKY_STK_SIZE
 128u

	)

75 
	#APP_CFG_TASK_START_STK_SIZE_PCT_FULL
 90u

	)

76 
	#APP_CFG_TASK_START_STK_SIZE_LIMIT
 (
APP_CFG_TASK_START_STK_SIZE
 * (100u - 
APP_CFG_TASK_START_STK_SIZE_PCT_FULL
)/ 100u

	)

77 
	#APP_CFG_TASK_BLINKY_STK_SIZE_LIMIT
 (
APP_CFG_TASK_BLINKY_STK_SIZE
 * (100u - 
APP_CFG_TASK_START_STK_SIZE_PCT_FULL
)/ 100u

	)

86 #ide 
TRACE_LEVEL_OFF


87 
	#TRACE_LEVEL_OFF
 0

	)

90 #ide 
TRACE_LEVEL_INFO


91 
	#TRACE_LEVEL_INFO
 1

	)

94 #ide 
TRACE_LEVEL_DBG


95 
	#TRACE_LEVEL_DBG
 2

	)

98 
	#APP_CFG_TRACE_LEVEL
 
TRACE_LEVEL_OFF


	)

99 
	#APP_CFG_TRACE
 
tf


	)

101 
	#BSP_CFG_TRACE_LEVEL
 
TRACE_LEVEL_OFF


	)

102 
	#BSP_CFG_TRACE
 
tf


	)

104 
	#APP_TRACE_INFO
(
x
((
APP_CFG_TRACE_LEVEL
 >
TRACE_LEVEL_INFO
? ()(
APP_CFG_TRACE
 x: ()0)

	)

105 
	#APP_TRACE_DBG
(
x
((
APP_CFG_TRACE_LEVEL
 >
TRACE_LEVEL_DBG
? ()(
APP_CFG_TRACE
 x: ()0)

	)

107 
	#BSP_TRACE_INFO
(
x
((
BSP_CFG_TRACE_LEVEL
 >
TRACE_LEVEL_INFO
? ()(
BSP_CFG_TRACE
 x: ()0)

	)

108 
	#BSP_TRACE_DBG
(
x
((
BSP_CFG_TRACE_LEVEL
 >
TRACE_LEVEL_DBG
? ()(
BSP_CFG_TRACE
 x: ()0)

	)

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/cpu_cfg.h

43 #ide 
CPU_CFG_MODULE_PRESENT


44 
	#CPU_CFG_MODULE_PRESENT


	)

64 
	#CPU_CFG_NAME_EN
 
DEF_ENABLED


	)

69 
	#CPU_CFG_NAME_SIZE
 16

	)

99 
	#CPU_CFG_TS_32_EN
 
DEF_ENABLED


	)

100 
	#CPU_CFG_TS_64_EN
 
DEF_DISABLED


	)

106 
	#CPU_CFG_TS_TMR_SIZE
 
CPU_WORD_SIZE_32


	)

135 
	#CPU_CFG_INT_DIS_MEAS_EN


	)

139 
	#CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
 1

	)

161 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/includes.h

30 #ide 
INCLUDES_MODULES_PRESENT


31 
	#INCLUDES_MODULES_PRESENT


	)

41 
	~<dio.h
>

42 
	~<rg.h
>

43 
	~<y.h
>

44 
	~<dlib.h
>

45 
	~<dg.h
>

46 
	~<mh.h
>

55 
	~<os.h
>

64 
	~<u.h
>

65 
	~<lib_def.h
>

66 
	~<lib_ascii.h
>

67 
	~<lib_mh.h
>

68 
	~<lib_mem.h
>

69 
	~<lib_r.h
>

77 
	~<p_cfg.h
>

78 
	~<b.h
>

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/lib_cfg.h

42 #ide 
LIB_CFG_MODULE_PRESENT


43 
	#LIB_CFG_MODULE_PRESENT


	)

71 
	#LIB_MEM_CFG_ARG_CHK_EXT_EN
 
DEF_DISABLED


	)

85 
	#LIB_MEM_CFG_OPTIMIZE_ASM_EN
 
DEF_ENABLED


	)

110 
	#LIB_MEM_CFG_ALLOC_EN
 
DEF_ENABLED


	)

115 
	#LIB_MEM_CFG_HEAP_SIZE
 (1u * 1024u

	)

118 
	#LIB_MEM_CFG_HEAP_BASE_ADDR
 0x00000000u

	)

145 
	#LIB_STR_CFG_FP_EN
 
DEF_DISABLED


	)

151 
	#LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
 
LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT


	)

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/os_app_hooks.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

35 
	~<os_p_hooks.h
>

50 
	$A_OS_SAHooks
 ()

52 #i
OS_CFG_APP_HOOKS_EN
 > 0u

53 
	`CPU_SR_ALLOC
();

56 
	`CPU_CRITICAL_ENTER
();

57 
OS_ATaskCeHookP
 = 
A_OS_TaskCeHook
;

58 
OS_ATaskDHookP
 = 
A_OS_TaskDHook
;

59 
OS_ATaskRuHookP
 = 
A_OS_TaskRuHook
;

61 
OS_AIdTaskHookP
 = 
A_OS_IdTaskHook
;

62 
OS_AStTaskHookP
 = 
A_OS_StTaskHook
;

63 
OS_ATaskSwHookP
 = 
A_OS_TaskSwHook
;

64 
OS_ATimeTickHookP
 = 
A_OS_TimeTickHook
;

65 
	`CPU_CRITICAL_EXIT
();

67 
	}
}

82 
	$A_OS_CAHooks
 ()

84 #i
OS_CFG_APP_HOOKS_EN
 > 0u

85 
	`CPU_SR_ALLOC
();

88 
	`CPU_CRITICAL_ENTER
();

89 
OS_ATaskCeHookP
 = (
OS_APP_HOOK_TCB
)0;

90 
OS_ATaskDHookP
 = (
OS_APP_HOOK_TCB
)0;

91 
OS_ATaskRuHookP
 = (
OS_APP_HOOK_TCB
)0;

93 
OS_AIdTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

94 
OS_AStTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

95 
OS_ATaskSwHookP
 = (
OS_APP_HOOK_VOID
)0;

96 
OS_ATimeTickHookP
 = (
OS_APP_HOOK_VOID
)0;

97 
	`CPU_CRITICAL_EXIT
();

99 
	}
}

114 
	$A_OS_TaskCeHook
 (
OS_TCB
 *
p_tcb
)

116 ()&
p_tcb
;

117 
	}
}

132 
	$A_OS_TaskDHook
 (
OS_TCB
 *
p_tcb
)

134 ()&
p_tcb
;

135 
	}
}

151 
	$A_OS_TaskRuHook
 (
OS_TCB
 *
p_tcb
)

153 ()&
p_tcb
;

154 
	}
}

170 
	$A_OS_IdTaskHook
 ()

173 
	}
}

188 
	$A_OS_InHook
 ()

191 
	}
}

207 
	$A_OS_StTaskHook
 ()

210 
	}
}

229 
	$A_OS_TaskSwHook
 ()

232 
	}
}

247 
	$A_OS_TimeTickHook
 ()

250 
	}
}

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/os_app_hooks.h

33 #ide 
OS_APP_HOOKS_H


34 
	#OS_APP_HOOKS_H


	)

37 #ifde 
OS_APP_HOOKS_H_GLOBALS


38 
	#OS_APP_HOOKS_H_EXT


	)

40 
	#OS_APP_HOOKS_H_EXT
 

	)

49 
	~<os.h
>

57 
A_OS_SAHooks
 ();

58 
A_OS_CAHooks
 ();

62 
A_OS_TaskCeHook
(
OS_TCB
 *
p_tcb
);

63 
A_OS_TaskDHook
 (
OS_TCB
 *
p_tcb
);

64 
A_OS_TaskRuHook
(
OS_TCB
 *
p_tcb
);

66 
A_OS_IdTaskHook
 ();

67 
A_OS_InHook
 ();

68 
A_OS_StTaskHook
 ();

69 
A_OS_TaskSwHook
 ();

70 
A_OS_TimeTickHook
 ();

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/os_cfg.h

33 #ide
OS_CFG_H


34 
	#OS_CFG_H


	)

38 
	#OS_CFG_APP_HOOKS_EN
 1u

	)

39 
	#OS_CFG_ARG_CHK_EN
 1u

	)

40 
	#OS_CFG_CALLED_FROM_ISR_CHK_EN
 1u

	)

41 
	#OS_CFG_DBG_EN
 1u

	)

42 
	#OS_CFG_ISR_POST_DEFERRED_EN
 0u

	)

43 
	#OS_CFG_OBJ_TYPE_CHK_EN
 1u

	)

44 
	#OS_CFG_TS_EN
 1u

	)

46 
	#OS_CFG_PEND_MULTI_EN
 0u

	)

48 
	#OS_CFG_PRIO_MAX
 64u

	)

50 
	#OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 1u

	)

51 
	#OS_CFG_SCHED_ROUND_ROBIN_EN
 0u

	)

52 
	#OS_CFG_STK_SIZE_MIN
 64u

	)

56 
	#OS_CFG_FLAG_EN
 1u

	)

57 
	#OS_CFG_FLAG_DEL_EN
 1u

	)

58 
	#OS_CFG_FLAG_MODE_CLR_EN
 1u

	)

59 
	#OS_CFG_FLAG_PEND_ABORT_EN
 1u

	)

63 
	#OS_CFG_MEM_EN
 1u

	)

67 
	#OS_CFG_MUTEX_EN
 1u

	)

68 
	#OS_CFG_MUTEX_DEL_EN
 1u

	)

69 
	#OS_CFG_MUTEX_PEND_ABORT_EN
 1u

	)

73 
	#OS_CFG_Q_EN
 1u

	)

74 
	#OS_CFG_Q_DEL_EN
 1u

	)

75 
	#OS_CFG_Q_FLUSH_EN
 1u

	)

76 
	#OS_CFG_Q_PEND_ABORT_EN
 1u

	)

80 
	#OS_CFG_SEM_EN
 1u

	)

81 
	#OS_CFG_SEM_DEL_EN
 1u

	)

82 
	#OS_CFG_SEM_PEND_ABORT_EN
 1u

	)

83 
	#OS_CFG_SEM_SET_EN
 1u

	)

87 
	#OS_CFG_STAT_TASK_EN
 1u

	)

88 
	#OS_CFG_STAT_TASK_STK_CHK_EN
 1u

	)

90 
	#OS_CFG_TASK_CHANGE_PRIO_EN
 1u

	)

91 
	#OS_CFG_TASK_DEL_EN
 1u

	)

92 
	#OS_CFG_TASK_Q_EN
 1u

	)

93 
	#OS_CFG_TASK_Q_PEND_ABORT_EN
 1u

	)

94 
	#OS_CFG_TASK_PROFILE_EN
 1u

	)

95 
	#OS_CFG_TASK_REG_TBL_SIZE
 1u

	)

96 
	#OS_CFG_TASK_SEM_PEND_ABORT_EN
 1u

	)

97 
	#OS_CFG_TASK_SUSPEND_EN
 1u

	)

101 
	#OS_CFG_TIME_DLY_HMSM_EN
 1u

	)

102 
	#OS_CFG_TIME_DLY_RESUME_EN
 1u

	)

106 
	#OS_CFG_TLS_TBL_SIZE
 0u

	)

110 
	#OS_CFG_TMR_EN
 1u

	)

111 
	#OS_CFG_TMR_DEL_EN
 1u

	)

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/os_cfg_app.h

33 #ide
OS_CFG_APP_H


34 
	#OS_CFG_APP_H


	)

43 
	#OS_CFG_MSG_POOL_SIZE
 100u

	)

44 
	#OS_CFG_ISR_STK_SIZE
 128u

	)

45 
	#OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
 10u

	)

49 
	#OS_CFG_IDLE_TASK_STK_SIZE
 128u

	)

53 
	#OS_CFG_INT_Q_SIZE
 10u

	)

54 
	#OS_CFG_INT_Q_TASK_STK_SIZE
 128u

	)

58 
	#OS_CFG_STAT_TASK_PRIO
 10u

	)

59 
	#OS_CFG_STAT_TASK_RATE_HZ
 10u

	)

60 
	#OS_CFG_STAT_TASK_STK_SIZE
 128u

	)

64 
	#OS_CFG_TICK_RATE_HZ
 1000u

	)

65 
	#OS_CFG_TICK_TASK_PRIO
 1u

	)

66 
	#OS_CFG_TICK_TASK_STK_SIZE
 128u

	)

67 
	#OS_CFG_TICK_WHEEL_SIZE
 17u

	)

71 
	#OS_CFG_TMR_TASK_PRIO
 11u

	)

72 
	#OS_CFG_TMR_TASK_RATE_HZ
 100u

	)

73 
	#OS_CFG_TMR_TASK_STK_SIZE
 128u

	)

74 
	#OS_CFG_TMR_WHEEL_SIZE
 17u

	)

	@EvalBoards/ST/STM32F429II-SK/uCOS-III/stm32f4xx.h

47 #ide
__STM32F4xx_H


48 
	#__STM32F4xx_H


	)

50 #ifde
__lulus


62 #i!
defed
 (
STM32F4XX
)

63 
	#STM32F4XX


	)

70 #i!
defed
 (
STM32F4XX
)

74 #i!
defed
 (
USE_STDPERIPH_DRIVER
)

91 #i!
defed
 (
HSE_VALUE
)

92 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

99 #i!
defed
 (
HSE_STARTUP_TIMEOUT
)

100 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x0500

	)

103 #i!
defed
 (
HSI_VALUE
)

104 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

110 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

111 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x00

	)

112 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

113 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

114 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

	)

115 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

116 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

117 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

130 
	#__CM4_REV
 0x0001

	)

131 
	#__MPU_PRESENT
 1

	)

132 
	#__NVIC_PRIO_BITS
 4

	)

133 
	#__Vd_SysTickCfig
 0

	)

134 
	#__FPU_PRESENT
 1

	)

140 
	eIRQn


143 
NMaskabI_IRQn
 = -14,

144 
MemyMagemt_IRQn
 = -12,

145 
BusFau_IRQn
 = -11,

146 
UgeFau_IRQn
 = -10,

147 
SVCl_IRQn
 = -5,

148 
DebugMڙ_IRQn
 = -4,

149 
PdSV_IRQn
 = -2,

150 
SysTick_IRQn
 = -1,

152 
WWDG_IRQn
 = 0,

153 
PVD_IRQn
 = 1,

154 
TAMP_STAMP_IRQn
 = 2,

155 
RTC_WKUP_IRQn
 = 3,

156 
FLASH_IRQn
 = 4,

157 
RCC_IRQn
 = 5,

158 
EXTI0_IRQn
 = 6,

159 
EXTI1_IRQn
 = 7,

160 
EXTI2_IRQn
 = 8,

161 
EXTI3_IRQn
 = 9,

162 
EXTI4_IRQn
 = 10,

163 
DMA1_Sm0_IRQn
 = 11,

164 
DMA1_Sm1_IRQn
 = 12,

165 
DMA1_Sm2_IRQn
 = 13,

166 
DMA1_Sm3_IRQn
 = 14,

167 
DMA1_Sm4_IRQn
 = 15,

168 
DMA1_Sm5_IRQn
 = 16,

169 
DMA1_Sm6_IRQn
 = 17,

170 
ADC_IRQn
 = 18,

171 
CAN1_TX_IRQn
 = 19,

172 
CAN1_RX0_IRQn
 = 20,

173 
CAN1_RX1_IRQn
 = 21,

174 
CAN1_SCE_IRQn
 = 22,

175 
EXTI9_5_IRQn
 = 23,

176 
TIM1_BRK_TIM9_IRQn
 = 24,

177 
TIM1_UP_TIM10_IRQn
 = 25,

178 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

179 
TIM1_CC_IRQn
 = 27,

180 
TIM2_IRQn
 = 28,

181 
TIM3_IRQn
 = 29,

182 
TIM4_IRQn
 = 30,

183 
I2C1_EV_IRQn
 = 31,

184 
I2C1_ER_IRQn
 = 32,

185 
I2C2_EV_IRQn
 = 33,

186 
I2C2_ER_IRQn
 = 34,

187 
SPI1_IRQn
 = 35,

188 
SPI2_IRQn
 = 36,

189 
USART1_IRQn
 = 37,

190 
USART2_IRQn
 = 38,

191 
USART3_IRQn
 = 39,

192 
EXTI15_10_IRQn
 = 40,

193 
RTC_Arm_IRQn
 = 41,

194 
OTG_FS_WKUP_IRQn
 = 42,

195 
TIM8_BRK_TIM12_IRQn
 = 43,

196 
TIM8_UP_TIM13_IRQn
 = 44,

197 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

198 
TIM8_CC_IRQn
 = 46,

199 
DMA1_Sm7_IRQn
 = 47,

200 
FSMC_IRQn
 = 48,

201 
SDIO_IRQn
 = 49,

202 
TIM5_IRQn
 = 50,

203 
SPI3_IRQn
 = 51,

204 
UART4_IRQn
 = 52,

205 
UART5_IRQn
 = 53,

206 
TIM6_DAC_IRQn
 = 54,

207 
TIM7_IRQn
 = 55,

208 
DMA2_Sm0_IRQn
 = 56,

209 
DMA2_Sm1_IRQn
 = 57,

210 
DMA2_Sm2_IRQn
 = 58,

211 
DMA2_Sm3_IRQn
 = 59,

212 
DMA2_Sm4_IRQn
 = 60,

213 
ETH_IRQn
 = 61,

214 
ETH_WKUP_IRQn
 = 62,

215 
CAN2_TX_IRQn
 = 63,

216 
CAN2_RX0_IRQn
 = 64,

217 
CAN2_RX1_IRQn
 = 65,

218 
CAN2_SCE_IRQn
 = 66,

219 
OTG_FS_IRQn
 = 67,

220 
DMA2_Sm5_IRQn
 = 68,

221 
DMA2_Sm6_IRQn
 = 69,

222 
DMA2_Sm7_IRQn
 = 70,

223 
USART6_IRQn
 = 71,

224 
I2C3_EV_IRQn
 = 72,

225 
I2C3_ER_IRQn
 = 73,

226 
OTG_HS_EP1_OUT_IRQn
 = 74,

227 
OTG_HS_EP1_IN_IRQn
 = 75,

228 
OTG_HS_WKUP_IRQn
 = 76,

229 
OTG_HS_IRQn
 = 77,

230 
DCMI_IRQn
 = 78,

231 
CRYP_IRQn
 = 79,

232 
HASH_RNG_IRQn
 = 80,

233 
FPU_IRQn
 = 81

234 } 
	tIRQn_Ty
;

240 
	~"ce_cm4.h
"

241 
	~<dt.h
>

247 
t32_t
 
	ts32
;

248 
t16_t
 
	ts16
;

249 
t8_t
 
	ts8
;

251 cڡ 
	tt32_t
 
	tsc32
;

252 cڡ 
	tt16_t
 
	tsc16
;

253 cڡ 
	tt8_t
 
	tsc8
;

255 
__IO
 
	tt32_t
 
	tvs32
;

256 
__IO
 
	tt16_t
 
	tvs16
;

257 
__IO
 
	tt8_t
 
	tvs8
;

259 
__I
 
	tt32_t
 
	tvsc32
;

260 
__I
 
	tt16_t
 
	tvsc16
;

261 
__I
 
	tt8_t
 
	tvsc8
;

263 
ut32_t
 
	tu32
;

264 
ut16_t
 
	tu16
;

265 
ut8_t
 
	tu8
;

267 cڡ 
	tut32_t
 
	tuc32
;

268 cڡ 
	tut16_t
 
	tuc16
;

269 cڡ 
	tut8_t
 
	tuc8
;

271 
__IO
 
	tut32_t
 
	tvu32
;

272 
__IO
 
	tut16_t
 
	tvu16
;

273 
__IO
 
	tut8_t
 
	tvu8
;

275 
__I
 
	tut32_t
 
	tvuc32
;

276 
__I
 
	tut16_t
 
	tvuc16
;

277 
__I
 
	tut8_t
 
	tvuc8
;

279 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

281 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

282 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

284 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

300 
__IO
 
ut32_t
 
SR
;

301 
__IO
 
ut32_t
 
CR1
;

302 
__IO
 
ut32_t
 
CR2
;

303 
__IO
 
ut32_t
 
SMPR1
;

304 
__IO
 
ut32_t
 
SMPR2
;

305 
__IO
 
ut32_t
 
JOFR1
;

306 
__IO
 
ut32_t
 
JOFR2
;

307 
__IO
 
ut32_t
 
JOFR3
;

308 
__IO
 
ut32_t
 
JOFR4
;

309 
__IO
 
ut32_t
 
HTR
;

310 
__IO
 
ut32_t
 
LTR
;

311 
__IO
 
ut32_t
 
SQR1
;

312 
__IO
 
ut32_t
 
SQR2
;

313 
__IO
 
ut32_t
 
SQR3
;

314 
__IO
 
ut32_t
 
JSQR
;

315 
__IO
 
ut32_t
 
JDR1
;

316 
__IO
 
ut32_t
 
JDR2
;

317 
__IO
 
ut32_t
 
JDR3
;

318 
__IO
 
ut32_t
 
JDR4
;

319 
__IO
 
ut32_t
 
DR
;

320 } 
	tADC_TyDef
;

324 
__IO
 
ut32_t
 
CSR
;

325 
__IO
 
ut32_t
 
CCR
;

326 
__IO
 
ut32_t
 
CDR
;

328 } 
	tADC_Comm_TyDef
;

337 
__IO
 
ut32_t
 
TIR
;

338 
__IO
 
ut32_t
 
TDTR
;

339 
__IO
 
ut32_t
 
TDLR
;

340 
__IO
 
ut32_t
 
TDHR
;

341 } 
	tCAN_TxMaBox_TyDef
;

349 
__IO
 
ut32_t
 
RIR
;

350 
__IO
 
ut32_t
 
RDTR
;

351 
__IO
 
ut32_t
 
RDLR
;

352 
__IO
 
ut32_t
 
RDHR
;

353 } 
	tCAN_FIFOMaBox_TyDef
;

361 
__IO
 
ut32_t
 
FR1
;

362 
__IO
 
ut32_t
 
FR2
;

363 } 
	tCAN_FrRegi_TyDef
;

371 
__IO
 
ut32_t
 
MCR
;

372 
__IO
 
ut32_t
 
MSR
;

373 
__IO
 
ut32_t
 
TSR
;

374 
__IO
 
ut32_t
 
RF0R
;

375 
__IO
 
ut32_t
 
RF1R
;

376 
__IO
 
ut32_t
 
IER
;

377 
__IO
 
ut32_t
 
ESR
;

378 
__IO
 
ut32_t
 
BTR
;

379 
ut32_t
 
RESERVED0
[88];

380 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

381 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

382 
ut32_t
 
RESERVED1
[12];

383 
__IO
 
ut32_t
 
FMR
;

384 
__IO
 
ut32_t
 
FM1R
;

385 
ut32_t
 
RESERVED2
;

386 
__IO
 
ut32_t
 
FS1R
;

387 
ut32_t
 
RESERVED3
;

388 
__IO
 
ut32_t
 
FFA1R
;

389 
ut32_t
 
RESERVED4
;

390 
__IO
 
ut32_t
 
FA1R
;

391 
ut32_t
 
RESERVED5
[8];

392 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

393 } 
	tCAN_TyDef
;

401 
__IO
 
ut32_t
 
DR
;

402 
__IO
 
ut8_t
 
IDR
;

403 
ut8_t
 
RESERVED0
;

404 
ut16_t
 
RESERVED1
;

405 
__IO
 
ut32_t
 
CR
;

406 } 
	tCRC_TyDef
;

414 
__IO
 
ut32_t
 
CR
;

415 
__IO
 
ut32_t
 
SWTRIGR
;

416 
__IO
 
ut32_t
 
DHR12R1
;

417 
__IO
 
ut32_t
 
DHR12L1
;

418 
__IO
 
ut32_t
 
DHR8R1
;

419 
__IO
 
ut32_t
 
DHR12R2
;

420 
__IO
 
ut32_t
 
DHR12L2
;

421 
__IO
 
ut32_t
 
DHR8R2
;

422 
__IO
 
ut32_t
 
DHR12RD
;

423 
__IO
 
ut32_t
 
DHR12LD
;

424 
__IO
 
ut32_t
 
DHR8RD
;

425 
__IO
 
ut32_t
 
DOR1
;

426 
__IO
 
ut32_t
 
DOR2
;

427 
__IO
 
ut32_t
 
SR
;

428 } 
	tDAC_TyDef
;

436 
__IO
 
ut32_t
 
IDCODE
;

437 
__IO
 
ut32_t
 
CR
;

438 
__IO
 
ut32_t
 
APB1FZ
;

439 
__IO
 
ut32_t
 
APB2FZ
;

440 }
	tDBGMCU_TyDef
;

448 
__IO
 
ut32_t
 
CR
;

449 
__IO
 
ut32_t
 
SR
;

450 
__IO
 
ut32_t
 
RISR
;

451 
__IO
 
ut32_t
 
IER
;

452 
__IO
 
ut32_t
 
MISR
;

453 
__IO
 
ut32_t
 
ICR
;

454 
__IO
 
ut32_t
 
ESCR
;

455 
__IO
 
ut32_t
 
ESUR
;

456 
__IO
 
ut32_t
 
CWSTRTR
;

457 
__IO
 
ut32_t
 
CWSIZER
;

458 
__IO
 
ut32_t
 
DR
;

459 } 
	tDCMI_TyDef
;

467 
__IO
 
ut32_t
 
CR
;

468 
__IO
 
ut32_t
 
NDTR
;

469 
__IO
 
ut32_t
 
PAR
;

470 
__IO
 
ut32_t
 
M0AR
;

471 
__IO
 
ut32_t
 
M1AR
;

472 
__IO
 
ut32_t
 
FCR
;

473 } 
	tDMA_Sm_TyDef
;

477 
__IO
 
ut32_t
 
LISR
;

478 
__IO
 
ut32_t
 
HISR
;

479 
__IO
 
ut32_t
 
LIFCR
;

480 
__IO
 
ut32_t
 
HIFCR
;

481 } 
	tDMA_TyDef
;

489 
__IO
 
ut32_t
 
MACCR
;

490 
__IO
 
ut32_t
 
MACFFR
;

491 
__IO
 
ut32_t
 
MACHTHR
;

492 
__IO
 
ut32_t
 
MACHTLR
;

493 
__IO
 
ut32_t
 
MACMIIAR
;

494 
__IO
 
ut32_t
 
MACMIIDR
;

495 
__IO
 
ut32_t
 
MACFCR
;

496 
__IO
 
ut32_t
 
MACVLANTR
;

497 
ut32_t
 
RESERVED0
[2];

498 
__IO
 
ut32_t
 
MACRWUFFR
;

499 
__IO
 
ut32_t
 
MACPMTCSR
;

500 
ut32_t
 
RESERVED1
[2];

501 
__IO
 
ut32_t
 
MACSR
;

502 
__IO
 
ut32_t
 
MACIMR
;

503 
__IO
 
ut32_t
 
MACA0HR
;

504 
__IO
 
ut32_t
 
MACA0LR
;

505 
__IO
 
ut32_t
 
MACA1HR
;

506 
__IO
 
ut32_t
 
MACA1LR
;

507 
__IO
 
ut32_t
 
MACA2HR
;

508 
__IO
 
ut32_t
 
MACA2LR
;

509 
__IO
 
ut32_t
 
MACA3HR
;

510 
__IO
 
ut32_t
 
MACA3LR
;

511 
ut32_t
 
RESERVED2
[40];

512 
__IO
 
ut32_t
 
MMCCR
;

513 
__IO
 
ut32_t
 
MMCRIR
;

514 
__IO
 
ut32_t
 
MMCTIR
;

515 
__IO
 
ut32_t
 
MMCRIMR
;

516 
__IO
 
ut32_t
 
MMCTIMR
;

517 
ut32_t
 
RESERVED3
[14];

518 
__IO
 
ut32_t
 
MMCTGFSCCR
;

519 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

520 
ut32_t
 
RESERVED4
[5];

521 
__IO
 
ut32_t
 
MMCTGFCR
;

522 
ut32_t
 
RESERVED5
[10];

523 
__IO
 
ut32_t
 
MMCRFCECR
;

524 
__IO
 
ut32_t
 
MMCRFAECR
;

525 
ut32_t
 
RESERVED6
[10];

526 
__IO
 
ut32_t
 
MMCRGUFCR
;

527 
ut32_t
 
RESERVED7
[334];

528 
__IO
 
ut32_t
 
PTPTSCR
;

529 
__IO
 
ut32_t
 
PTPSSIR
;

530 
__IO
 
ut32_t
 
PTPTSHR
;

531 
__IO
 
ut32_t
 
PTPTSLR
;

532 
__IO
 
ut32_t
 
PTPTSHUR
;

533 
__IO
 
ut32_t
 
PTPTSLUR
;

534 
__IO
 
ut32_t
 
PTPTSAR
;

535 
__IO
 
ut32_t
 
PTPTTHR
;

536 
__IO
 
ut32_t
 
PTPTTLR
;

537 
__IO
 
ut32_t
 
RESERVED8
;

538 
__IO
 
ut32_t
 
PTPTSSR
;

539 
ut32_t
 
RESERVED9
[565];

540 
__IO
 
ut32_t
 
DMABMR
;

541 
__IO
 
ut32_t
 
DMATPDR
;

542 
__IO
 
ut32_t
 
DMARPDR
;

543 
__IO
 
ut32_t
 
DMARDLAR
;

544 
__IO
 
ut32_t
 
DMATDLAR
;

545 
__IO
 
ut32_t
 
DMASR
;

546 
__IO
 
ut32_t
 
DMAOMR
;

547 
__IO
 
ut32_t
 
DMAIER
;

548 
__IO
 
ut32_t
 
DMAMFBOCR
;

549 
__IO
 
ut32_t
 
DMARSWTR
;

550 
ut32_t
 
RESERVED10
[8];

551 
__IO
 
ut32_t
 
DMACHTDR
;

552 
__IO
 
ut32_t
 
DMACHRDR
;

553 
__IO
 
ut32_t
 
DMACHTBAR
;

554 
__IO
 
ut32_t
 
DMACHRBAR
;

555 } 
	tETH_TyDef
;

563 
__IO
 
ut32_t
 
IMR
;

564 
__IO
 
ut32_t
 
EMR
;

565 
__IO
 
ut32_t
 
RTSR
;

566 
__IO
 
ut32_t
 
FTSR
;

567 
__IO
 
ut32_t
 
SWIER
;

568 
__IO
 
ut32_t
 
PR
;

569 } 
	tEXTI_TyDef
;

577 
__IO
 
ut32_t
 
ACR
;

578 
__IO
 
ut32_t
 
KEYR
;

579 
__IO
 
ut32_t
 
OPTKEYR
;

580 
__IO
 
ut32_t
 
SR
;

581 
__IO
 
ut32_t
 
CR
;

582 
__IO
 
ut32_t
 
OPTCR
;

583 } 
	tFLASH_TyDef
;

591 
__IO
 
ut32_t
 
BTCR
[8];

592 } 
	tFSMC_Bk1_TyDef
;

600 
__IO
 
ut32_t
 
BWTR
[7];

601 } 
	tFSMC_Bk1E_TyDef
;

609 
__IO
 
ut32_t
 
PCR2
;

610 
__IO
 
ut32_t
 
SR2
;

611 
__IO
 
ut32_t
 
PMEM2
;

612 
__IO
 
ut32_t
 
PATT2
;

613 
ut32_t
 
RESERVED0
;

614 
__IO
 
ut32_t
 
ECCR2
;

615 } 
	tFSMC_Bk2_TyDef
;

623 
__IO
 
ut32_t
 
PCR3
;

624 
__IO
 
ut32_t
 
SR3
;

625 
__IO
 
ut32_t
 
PMEM3
;

626 
__IO
 
ut32_t
 
PATT3
;

627 
ut32_t
 
RESERVED0
;

628 
__IO
 
ut32_t
 
ECCR3
;

629 } 
	tFSMC_Bk3_TyDef
;

637 
__IO
 
ut32_t
 
PCR4
;

638 
__IO
 
ut32_t
 
SR4
;

639 
__IO
 
ut32_t
 
PMEM4
;

640 
__IO
 
ut32_t
 
PATT4
;

641 
__IO
 
ut32_t
 
PIO4
;

642 } 
	tFSMC_Bk4_TyDef
;

650 
__IO
 
ut32_t
 
MODER
;

651 
__IO
 
ut32_t
 
OTYPER
;

652 
__IO
 
ut32_t
 
OSPEEDR
;

653 
__IO
 
ut32_t
 
PUPDR
;

654 
__IO
 
ut32_t
 
IDR
;

655 
__IO
 
ut32_t
 
ODR
;

656 
__IO
 
ut16_t
 
BSRRL
;

657 
__IO
 
ut16_t
 
BSRRH
;

658 
__IO
 
ut32_t
 
LCKR
;

659 
__IO
 
ut32_t
 
AFR
[2];

660 } 
	tGPIO_TyDef
;

668 
__IO
 
ut32_t
 
MEMRMP
;

669 
__IO
 
ut32_t
 
PMC
;

670 
__IO
 
ut32_t
 
EXTICR
[4];

671 
ut32_t
 
RESERVED
[2];

672 
__IO
 
ut32_t
 
CMPCR
;

673 } 
	tSYSCFG_TyDef
;

681 
__IO
 
ut16_t
 
CR1
;

682 
ut16_t
 
RESERVED0
;

683 
__IO
 
ut16_t
 
CR2
;

684 
ut16_t
 
RESERVED1
;

685 
__IO
 
ut16_t
 
OAR1
;

686 
ut16_t
 
RESERVED2
;

687 
__IO
 
ut16_t
 
OAR2
;

688 
ut16_t
 
RESERVED3
;

689 
__IO
 
ut16_t
 
DR
;

690 
ut16_t
 
RESERVED4
;

691 
__IO
 
ut16_t
 
SR1
;

692 
ut16_t
 
RESERVED5
;

693 
__IO
 
ut16_t
 
SR2
;

694 
ut16_t
 
RESERVED6
;

695 
__IO
 
ut16_t
 
CCR
;

696 
ut16_t
 
RESERVED7
;

697 
__IO
 
ut16_t
 
TRISE
;

698 
ut16_t
 
RESERVED8
;

699 } 
	tI2C_TyDef
;

707 
__IO
 
ut32_t
 
KR
;

708 
__IO
 
ut32_t
 
PR
;

709 
__IO
 
ut32_t
 
RLR
;

710 
__IO
 
ut32_t
 
SR
;

711 } 
	tIWDG_TyDef
;

719 
__IO
 
ut32_t
 
CR
;

720 
__IO
 
ut32_t
 
CSR
;

721 } 
	tPWR_TyDef
;

729 
__IO
 
ut32_t
 
CR
;

730 
__IO
 
ut32_t
 
PLLCFGR
;

731 
__IO
 
ut32_t
 
CFGR
;

732 
__IO
 
ut32_t
 
CIR
;

733 
__IO
 
ut32_t
 
AHB1RSTR
;

734 
__IO
 
ut32_t
 
AHB2RSTR
;

735 
__IO
 
ut32_t
 
AHB3RSTR
;

736 
ut32_t
 
RESERVED0
;

737 
__IO
 
ut32_t
 
APB1RSTR
;

738 
__IO
 
ut32_t
 
APB2RSTR
;

739 
ut32_t
 
RESERVED1
[2];

740 
__IO
 
ut32_t
 
AHB1ENR
;

741 
__IO
 
ut32_t
 
AHB2ENR
;

742 
__IO
 
ut32_t
 
AHB3ENR
;

743 
ut32_t
 
RESERVED2
;

744 
__IO
 
ut32_t
 
APB1ENR
;

745 
__IO
 
ut32_t
 
APB2ENR
;

746 
ut32_t
 
RESERVED3
[2];

747 
__IO
 
ut32_t
 
AHB1LPENR
;

748 
__IO
 
ut32_t
 
AHB2LPENR
;

749 
__IO
 
ut32_t
 
AHB3LPENR
;

750 
ut32_t
 
RESERVED4
;

751 
__IO
 
ut32_t
 
APB1LPENR
;

752 
__IO
 
ut32_t
 
APB2LPENR
;

753 
ut32_t
 
RESERVED5
[2];

754 
__IO
 
ut32_t
 
BDCR
;

755 
__IO
 
ut32_t
 
CSR
;

756 
ut32_t
 
RESERVED6
[2];

757 
__IO
 
ut32_t
 
SSCGR
;

758 
__IO
 
ut32_t
 
PLLI2SCFGR
;

759 } 
	tRCC_TyDef
;

767 
__IO
 
ut32_t
 
TR
;

768 
__IO
 
ut32_t
 
DR
;

769 
__IO
 
ut32_t
 
CR
;

770 
__IO
 
ut32_t
 
ISR
;

771 
__IO
 
ut32_t
 
PRER
;

772 
__IO
 
ut32_t
 
WUTR
;

773 
__IO
 
ut32_t
 
CALIBR
;

774 
__IO
 
ut32_t
 
ALRMAR
;

775 
__IO
 
ut32_t
 
ALRMBR
;

776 
__IO
 
ut32_t
 
WPR
;

777 
__IO
 
ut32_t
 
SSR
;

778 
__IO
 
ut32_t
 
SHIFTR
;

779 
__IO
 
ut32_t
 
TSTR
;

780 
__IO
 
ut32_t
 
TSDR
;

781 
__IO
 
ut32_t
 
TSSSR
;

782 
__IO
 
ut32_t
 
CALR
;

783 
__IO
 
ut32_t
 
TAFCR
;

784 
__IO
 
ut32_t
 
ALRMASSR
;

785 
__IO
 
ut32_t
 
ALRMBSSR
;

786 
ut32_t
 
RESERVED7
;

787 
__IO
 
ut32_t
 
BKP0R
;

788 
__IO
 
ut32_t
 
BKP1R
;

789 
__IO
 
ut32_t
 
BKP2R
;

790 
__IO
 
ut32_t
 
BKP3R
;

791 
__IO
 
ut32_t
 
BKP4R
;

792 
__IO
 
ut32_t
 
BKP5R
;

793 
__IO
 
ut32_t
 
BKP6R
;

794 
__IO
 
ut32_t
 
BKP7R
;

795 
__IO
 
ut32_t
 
BKP8R
;

796 
__IO
 
ut32_t
 
BKP9R
;

797 
__IO
 
ut32_t
 
BKP10R
;

798 
__IO
 
ut32_t
 
BKP11R
;

799 
__IO
 
ut32_t
 
BKP12R
;

800 
__IO
 
ut32_t
 
BKP13R
;

801 
__IO
 
ut32_t
 
BKP14R
;

802 
__IO
 
ut32_t
 
BKP15R
;

803 
__IO
 
ut32_t
 
BKP16R
;

804 
__IO
 
ut32_t
 
BKP17R
;

805 
__IO
 
ut32_t
 
BKP18R
;

806 
__IO
 
ut32_t
 
BKP19R
;

807 } 
	tRTC_TyDef
;

815 
__IO
 
ut32_t
 
POWER
;

816 
__IO
 
ut32_t
 
CLKCR
;

817 
__IO
 
ut32_t
 
ARG
;

818 
__IO
 
ut32_t
 
CMD
;

819 
__I
 
ut32_t
 
RESPCMD
;

820 
__I
 
ut32_t
 
RESP1
;

821 
__I
 
ut32_t
 
RESP2
;

822 
__I
 
ut32_t
 
RESP3
;

823 
__I
 
ut32_t
 
RESP4
;

824 
__IO
 
ut32_t
 
DTIMER
;

825 
__IO
 
ut32_t
 
DLEN
;

826 
__IO
 
ut32_t
 
DCTRL
;

827 
__I
 
ut32_t
 
DCOUNT
;

828 
__I
 
ut32_t
 
STA
;

829 
__IO
 
ut32_t
 
ICR
;

830 
__IO
 
ut32_t
 
MASK
;

831 
ut32_t
 
RESERVED0
[2];

832 
__I
 
ut32_t
 
FIFOCNT
;

833 
ut32_t
 
RESERVED1
[13];

834 
__IO
 
ut32_t
 
FIFO
;

835 } 
	tSDIO_TyDef
;

843 
__IO
 
ut16_t
 
CR1
;

844 
ut16_t
 
RESERVED0
;

845 
__IO
 
ut16_t
 
CR2
;

846 
ut16_t
 
RESERVED1
;

847 
__IO
 
ut16_t
 
SR
;

848 
ut16_t
 
RESERVED2
;

849 
__IO
 
ut16_t
 
DR
;

850 
ut16_t
 
RESERVED3
;

851 
__IO
 
ut16_t
 
CRCPR
;

852 
ut16_t
 
RESERVED4
;

853 
__IO
 
ut16_t
 
RXCRCR
;

854 
ut16_t
 
RESERVED5
;

855 
__IO
 
ut16_t
 
TXCRCR
;

856 
ut16_t
 
RESERVED6
;

857 
__IO
 
ut16_t
 
I2SCFGR
;

858 
ut16_t
 
RESERVED7
;

859 
__IO
 
ut16_t
 
I2SPR
;

860 
ut16_t
 
RESERVED8
;

861 } 
	tSPI_TyDef
;

869 
__IO
 
ut16_t
 
CR1
;

870 
ut16_t
 
RESERVED0
;

871 
__IO
 
ut16_t
 
CR2
;

872 
ut16_t
 
RESERVED1
;

873 
__IO
 
ut16_t
 
SMCR
;

874 
ut16_t
 
RESERVED2
;

875 
__IO
 
ut16_t
 
DIER
;

876 
ut16_t
 
RESERVED3
;

877 
__IO
 
ut16_t
 
SR
;

878 
ut16_t
 
RESERVED4
;

879 
__IO
 
ut16_t
 
EGR
;

880 
ut16_t
 
RESERVED5
;

881 
__IO
 
ut16_t
 
CCMR1
;

882 
ut16_t
 
RESERVED6
;

883 
__IO
 
ut16_t
 
CCMR2
;

884 
ut16_t
 
RESERVED7
;

885 
__IO
 
ut16_t
 
CCER
;

886 
ut16_t
 
RESERVED8
;

887 
__IO
 
ut32_t
 
CNT
;

888 
__IO
 
ut16_t
 
PSC
;

889 
ut16_t
 
RESERVED9
;

890 
__IO
 
ut32_t
 
ARR
;

891 
__IO
 
ut16_t
 
RCR
;

892 
ut16_t
 
RESERVED10
;

893 
__IO
 
ut32_t
 
CCR1
;

894 
__IO
 
ut32_t
 
CCR2
;

895 
__IO
 
ut32_t
 
CCR3
;

896 
__IO
 
ut32_t
 
CCR4
;

897 
__IO
 
ut16_t
 
BDTR
;

898 
ut16_t
 
RESERVED11
;

899 
__IO
 
ut16_t
 
DCR
;

900 
ut16_t
 
RESERVED12
;

901 
__IO
 
ut16_t
 
DMAR
;

902 
ut16_t
 
RESERVED13
;

903 
__IO
 
ut16_t
 
OR
;

904 
ut16_t
 
RESERVED14
;

905 } 
	tTIM_TyDef
;

913 
__IO
 
ut16_t
 
SR
;

914 
ut16_t
 
RESERVED0
;

915 
__IO
 
ut16_t
 
DR
;

916 
ut16_t
 
RESERVED1
;

917 
__IO
 
ut16_t
 
BRR
;

918 
ut16_t
 
RESERVED2
;

919 
__IO
 
ut16_t
 
CR1
;

920 
ut16_t
 
RESERVED3
;

921 
__IO
 
ut16_t
 
CR2
;

922 
ut16_t
 
RESERVED4
;

923 
__IO
 
ut16_t
 
CR3
;

924 
ut16_t
 
RESERVED5
;

925 
__IO
 
ut16_t
 
GTPR
;

926 
ut16_t
 
RESERVED6
;

927 } 
	tUSART_TyDef
;

935 
__IO
 
ut32_t
 
CR
;

936 
__IO
 
ut32_t
 
CFR
;

937 
__IO
 
ut32_t
 
SR
;

938 } 
	tWWDG_TyDef
;

946 
__IO
 
ut32_t
 
CR
;

947 
__IO
 
ut32_t
 
SR
;

948 
__IO
 
ut32_t
 
DR
;

949 
__IO
 
ut32_t
 
DOUT
;

950 
__IO
 
ut32_t
 
DMACR
;

951 
__IO
 
ut32_t
 
IMSCR
;

952 
__IO
 
ut32_t
 
RISR
;

953 
__IO
 
ut32_t
 
MISR
;

954 
__IO
 
ut32_t
 
K0LR
;

955 
__IO
 
ut32_t
 
K0RR
;

956 
__IO
 
ut32_t
 
K1LR
;

957 
__IO
 
ut32_t
 
K1RR
;

958 
__IO
 
ut32_t
 
K2LR
;

959 
__IO
 
ut32_t
 
K2RR
;

960 
__IO
 
ut32_t
 
K3LR
;

961 
__IO
 
ut32_t
 
K3RR
;

962 
__IO
 
ut32_t
 
IV0LR
;

963 
__IO
 
ut32_t
 
IV0RR
;

964 
__IO
 
ut32_t
 
IV1LR
;

965 
__IO
 
ut32_t
 
IV1RR
;

966 } 
	tCRYP_TyDef
;

974 
__IO
 
ut32_t
 
CR
;

975 
__IO
 
ut32_t
 
DIN
;

976 
__IO
 
ut32_t
 
STR
;

977 
__IO
 
ut32_t
 
HR
[5];

978 
__IO
 
ut32_t
 
IMR
;

979 
__IO
 
ut32_t
 
SR
;

980 
ut32_t
 
RESERVED
[52];

981 
__IO
 
ut32_t
 
CSR
[51];

982 } 
	tHASH_TyDef
;

990 
__IO
 
ut32_t
 
CR
;

991 
__IO
 
ut32_t
 
SR
;

992 
__IO
 
ut32_t
 
DR
;

993 } 
	tRNG_TyDef
;

1002 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1003 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1004 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1005 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1006 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1007 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1008 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1010 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1011 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1012 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1013 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1014 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1017 
	#SRAM_BASE
 
SRAM1_BASE


	)

1018 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1022 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1023 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1024 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1025 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1028 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1029 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1030 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1031 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1032 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1033 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1034 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1035 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1036 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1037 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1038 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1039 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1040 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1041 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1042 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1043 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1044 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1045 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1046 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1047 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1048 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1049 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1050 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1051 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1052 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1053 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1054 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1057 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1058 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1059 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1060 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1061 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1062 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1063 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1064 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1065 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1066 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1067 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1068 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1069 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1070 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1071 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1074 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1075 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1076 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1077 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1078 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1079 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1080 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1081 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1082 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1083 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1084 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1085 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1086 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1087 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1088 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1089 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1090 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1091 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1092 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1093 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1094 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1095 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1096 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1097 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1098 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1099 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1100 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1101 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1102 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1103 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1104 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1105 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1106 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1107 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1108 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1111 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

1112 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

1113 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

1114 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

1117 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

1118 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

1119 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

1120 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

1121 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

1124 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

1133 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

1134 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

1135 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

1136 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

1137 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

1138 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

1139 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

1140 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

1141 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

1142 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

1143 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

1144 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

1145 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

1146 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

1147 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

1148 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

1149 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

1150 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

1151 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

1152 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

1153 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

1154 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

1155 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

1156 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

1157 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

1158 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

1159 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

1160 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

1161 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

1162 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

1163 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

1164 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

1165 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

1166 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

1167 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

1168 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

1169 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

1170 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

1171 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

1172 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

1173 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

1174 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

1175 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

1176 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

1177 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

1178 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

1179 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

1180 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

1181 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

1182 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

1183 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

1184 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

1185 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

1186 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

1187 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

1188 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

1189 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

1190 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

1191 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

1192 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

1193 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

1194 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

1195 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

1196 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

1197 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

1198 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

1199 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

1200 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

1201 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

1202 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

1203 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

1204 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

1205 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

1206 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

1207 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

1208 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

1209 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

1210 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

1211 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

1212 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

1213 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

1214 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

1215 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

1239 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

1240 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

1241 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

1242 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

1243 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

1244 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

1247 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

1248 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

1249 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

1250 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

1251 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

1252 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

1253 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

1254 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

1255 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

1256 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

1257 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

1258 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

1259 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

1260 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

1261 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

1262 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

1263 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

1264 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

1265 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

1266 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

1267 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

1268 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

1269 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

1270 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

1273 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

1274 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

1275 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

1276 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

1277 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

1278 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

1279 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

1280 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

1281 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

1282 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

1283 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

1284 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

1285 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

1286 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

1287 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

1288 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

1289 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

1290 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

1291 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

1292 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

1293 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

1294 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

1295 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

1296 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

1299 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

1300 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

1301 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

1302 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

1303 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

1304 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

1305 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

1306 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

1307 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

1308 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

1309 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

1310 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

1311 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

1312 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

1313 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

1314 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

1315 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

1316 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

1317 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

1318 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

1319 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

1320 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

1321 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

1322 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

1323 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

1324 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

1325 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

1326 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

1327 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

1328 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

1329 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

1330 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

1331 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

1332 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

1333 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

1334 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

1337 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

1338 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

1339 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

1340 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

1341 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

1342 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

1343 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

1344 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

1345 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

1346 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

1347 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

1348 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

1349 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

1350 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

1351 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

1352 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

1353 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

1354 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

1355 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

1356 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

1357 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

1358 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

1359 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

1360 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

1361 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

1362 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

1363 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

1364 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

1365 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

1366 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

1367 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

1368 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

1369 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

1370 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

1371 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

1372 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

1373 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

1374 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

1375 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

1376 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

1379 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

1382 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

1385 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

1388 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

1391 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

1394 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

1397 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

1398 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

1399 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

1400 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

1401 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

1402 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

1403 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

1404 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

1405 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

1406 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

1407 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

1408 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

1409 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

1410 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

1411 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

1412 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

1413 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

1414 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

1415 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

1416 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

1417 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

1418 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

1419 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

1420 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

1421 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

1422 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

1423 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

1424 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

1425 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

1428 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

1429 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

1430 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

1431 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

1432 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

1433 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

1434 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

1435 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

1436 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

1437 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

1438 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

1439 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

1440 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

1441 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

1442 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

1443 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

1444 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

1445 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

1446 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

1447 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

1448 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

1449 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

1450 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

1451 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

1452 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

1453 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

1454 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

1455 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

1456 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

1457 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

1458 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

1459 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

1460 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

1461 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

1462 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

1463 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

1466 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

1467 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

1468 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

1469 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

1470 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

1471 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

1472 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

1473 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

1474 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

1475 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

1476 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

1477 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

1478 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

1479 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

1480 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

1481 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

1482 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

1483 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

1484 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

1485 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

1486 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

1487 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

1488 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

1489 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

1490 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

1491 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

1492 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

1493 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

1494 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

1495 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

1496 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

1497 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

1498 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

1499 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

1500 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

1501 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

1504 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

1505 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

1506 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

1507 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

1508 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

1509 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

1510 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

1511 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

1512 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

1513 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

1514 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

1515 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

1516 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

1517 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

1518 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

1519 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

1520 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

1521 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

1522 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

1523 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

1524 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

1525 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

1526 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

1527 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

1528 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

1529 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

1530 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

1533 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

1536 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

1539 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

1542 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

1545 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

1546 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

1549 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

1550 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

1551 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

1552 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

1553 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

1554 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

1555 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

1556 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

1557 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

1558 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

1559 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

1560 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

1561 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

1562 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

1563 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

1564 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

1565 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

1566 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

1569 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

1570 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

1571 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

1572 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

1573 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

1574 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

1575 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

1576 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

1577 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

1578 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

1579 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

1580 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

1581 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

1582 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

1583 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

1584 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

1585 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

1586 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

1587 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

1588 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

1591 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

1592 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

1601 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

1602 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

1603 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

1604 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

1605 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

1606 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

1607 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

1608 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

1609 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

1612 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

1613 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

1614 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

1615 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

1616 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

1617 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

1618 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

1619 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

1620 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

1623 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

1624 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

1625 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

1626 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

1627 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

1628 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

1629 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

1630 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

1631 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

1632 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

1633 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

1634 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

1635 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

1636 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

1637 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

1638 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

1640 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

1641 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

1642 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

1643 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

1645 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

1646 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

1647 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

1648 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

1651 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

1652 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

1653 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

1654 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

1657 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

1658 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

1659 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

1660 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

1663 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

1664 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

1665 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

1666 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

1667 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

1668 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

1669 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

1670 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

1671 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

1672 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

1673 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

1674 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

1675 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

1676 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

1679 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

1680 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

1681 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

1683 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

1684 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

1685 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

1686 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

1688 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

1689 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

1692 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

1693 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

1694 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

1695 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

1696 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

1697 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

1701 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

1702 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

1703 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

1704 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1705 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1708 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1709 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

1710 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1713 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1714 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1715 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1716 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1719 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1720 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1721 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1722 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1725 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

1726 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

1727 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

1728 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1729 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1732 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1733 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

1734 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1737 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1738 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1739 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1740 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1743 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1744 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1745 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1746 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1749 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

1750 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

1751 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

1752 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1753 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

1756 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

1757 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

1758 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1761 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

1762 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1763 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1764 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

1767 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

1768 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1769 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1770 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

1773 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

1774 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

1775 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1776 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

1779 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

1780 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

1781 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1784 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

1785 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1786 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1787 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

1790 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

1791 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1792 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1793 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

1796 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

1797 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

1798 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

1799 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

1802 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

1803 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

1804 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

1807 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

1808 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

1809 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

1810 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

1813 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

1814 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

1815 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

1816 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

1820 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

1823 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

1824 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

1825 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

1826 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

1827 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

1828 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

1829 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

1830 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

1831 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

1832 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

1833 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

1834 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

1835 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

1836 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

1837 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

1840 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

1841 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

1842 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

1843 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

1844 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

1845 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

1846 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

1847 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

1848 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

1849 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

1850 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

1851 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

1852 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

1853 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

1854 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

1857 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

1858 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

1859 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

1860 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

1861 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

1862 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

1863 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

1864 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

1865 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

1866 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

1867 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

1868 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

1869 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

1870 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

1871 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

1874 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

1875 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

1876 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

1877 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

1878 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

1879 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

1880 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

1881 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

1882 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

1883 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

1884 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

1885 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

1886 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

1887 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

1888 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

1891 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

1892 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

1893 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

1894 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

1895 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

1896 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

1897 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

1898 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

1899 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

1900 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

1901 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

1902 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

1903 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

1904 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

1905 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

1906 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

1907 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

1908 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

1909 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

1910 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

1911 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

1912 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

1913 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

1914 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

1915 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

1916 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

1917 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

1918 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

1919 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

1920 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

1921 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

1922 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

1925 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

1926 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

1927 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

1928 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

1929 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

1930 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

1931 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

1932 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

1933 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

1934 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

1935 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

1936 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

1937 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

1938 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

1939 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

1940 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

1941 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

1942 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

1943 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

1944 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

1945 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

1946 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

1947 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

1948 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

1949 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

1950 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

1951 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

1952 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

1953 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

1954 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

1955 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

1956 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

1959 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

1960 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

1961 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

1962 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

1963 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

1964 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

1965 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

1966 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

1967 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

1968 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

1969 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

1970 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

1971 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

1972 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

1973 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

1974 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

1975 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

1976 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

1977 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

1978 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

1979 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

1980 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

1981 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

1982 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

1983 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

1984 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

1985 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

1986 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

1987 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

1988 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

1989 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

1990 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

1993 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

1994 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

1995 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

1996 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

1997 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

1998 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

1999 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2000 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2001 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2002 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2003 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2004 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2005 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2006 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2007 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2008 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2009 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2010 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2011 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2012 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2013 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2014 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2015 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2016 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2017 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2018 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2019 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2020 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2021 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2022 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2023 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2024 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2027 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2028 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2029 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2030 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2031 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2032 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2033 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2034 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2035 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2036 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2037 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2038 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2039 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2040 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2041 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2042 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2043 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2044 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2045 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2046 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2047 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

2048 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

2049 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

2050 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

2051 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

2052 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

2053 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

2054 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

2055 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

2056 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

2057 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

2058 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

2061 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

2062 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

2063 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

2064 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

2065 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

2066 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

2067 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

2068 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

2069 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

2070 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

2071 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

2072 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

2073 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

2074 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

2075 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

2076 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

2077 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

2078 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

2079 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

2080 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

2081 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

2082 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

2083 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

2084 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

2085 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

2086 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

2087 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

2088 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

2089 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

2090 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

2091 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

2092 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

2095 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

2096 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

2097 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

2098 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

2099 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

2100 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

2101 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

2102 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

2103 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

2104 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

2105 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

2106 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

2107 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

2108 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

2109 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

2110 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

2111 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

2112 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

2113 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

2114 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

2115 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

2116 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

2117 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

2118 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

2119 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

2120 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

2121 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

2122 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

2123 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

2124 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

2125 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

2126 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

2129 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

2130 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

2131 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

2132 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

2133 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

2134 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

2135 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

2136 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

2137 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

2138 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

2139 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

2140 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

2141 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

2142 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

2143 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

2144 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

2145 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

2146 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

2147 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

2148 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

2149 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

2150 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

2151 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

2152 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

2153 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

2154 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

2155 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

2156 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

2157 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

2158 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

2159 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

2160 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

2163 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

2164 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

2165 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

2166 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

2167 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

2168 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

2169 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

2170 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

2171 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

2172 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

2173 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

2174 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

2175 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

2176 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

2177 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

2178 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

2179 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

2180 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

2181 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

2182 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

2183 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

2184 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

2185 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

2186 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

2187 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

2188 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

2189 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

2190 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

2191 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

2192 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

2193 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

2194 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

2197 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

2198 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

2199 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

2200 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

2201 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

2202 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

2203 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

2204 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

2205 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

2206 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

2207 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

2208 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

2209 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

2210 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

2211 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

2212 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

2213 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

2214 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

2215 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

2216 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

2217 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

2218 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

2219 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

2220 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

2221 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

2222 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

2223 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

2224 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

2225 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

2226 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

2227 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

2228 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

2231 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

2232 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

2233 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

2234 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

2235 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

2236 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

2237 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

2238 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

2239 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

2240 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

2241 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

2242 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

2243 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

2244 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

2245 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

2246 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

2247 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

2248 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

2249 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

2250 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

2251 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

2252 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

2253 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

2254 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

2255 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

2256 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

2257 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

2258 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

2259 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

2260 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

2261 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

2262 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

2265 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

2266 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

2267 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

2268 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

2269 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

2270 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

2271 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

2272 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

2273 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

2274 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

2275 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

2276 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

2277 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

2278 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

2279 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

2280 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

2281 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

2282 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

2283 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

2284 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

2285 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

2286 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

2287 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

2288 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

2289 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

2290 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

2291 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

2292 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

2293 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

2294 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

2295 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

2296 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

2299 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

2300 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

2301 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

2302 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

2303 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

2304 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

2305 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

2306 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

2307 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

2308 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

2309 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

2310 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

2311 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

2312 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

2313 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

2314 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

2315 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

2316 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

2317 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

2318 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

2319 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

2320 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

2321 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

2322 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

2323 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

2324 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

2325 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

2326 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

2327 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

2328 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

2329 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

2330 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

2333 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

2334 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

2335 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

2336 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

2337 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

2338 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

2339 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

2340 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

2341 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

2342 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

2343 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

2344 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

2345 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

2346 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

2347 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

2348 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

2349 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

2350 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

2351 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

2352 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

2353 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

2354 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

2355 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

2356 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

2357 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

2358 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

2359 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

2360 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

2361 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

2362 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

2363 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

2364 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

2367 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

2368 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

2369 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

2370 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

2371 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

2372 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

2373 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

2374 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

2375 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

2376 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

2377 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

2378 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

2379 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

2380 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

2381 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

2382 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

2383 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

2384 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

2385 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

2386 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

2387 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

2388 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

2389 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

2390 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

2391 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

2392 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

2393 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

2394 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

2395 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

2396 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

2397 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

2398 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

2401 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

2402 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

2403 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

2404 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

2405 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

2406 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

2407 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

2408 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

2409 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

2410 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

2411 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

2412 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

2413 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

2414 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

2415 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

2416 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

2417 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

2418 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

2419 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

2420 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

2421 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

2422 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

2423 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

2424 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

2425 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

2426 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

2427 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

2428 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

2429 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

2430 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

2431 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

2432 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

2435 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

2436 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

2437 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

2438 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

2439 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

2440 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

2441 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

2442 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

2443 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

2444 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

2445 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

2446 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

2447 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

2448 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

2449 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

2450 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

2451 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

2452 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

2453 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

2454 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

2455 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

2456 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

2457 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

2458 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

2459 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

2460 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

2461 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

2462 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

2463 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

2464 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

2465 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

2466 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

2469 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

2470 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

2471 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

2472 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

2473 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

2474 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

2475 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

2476 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

2477 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

2478 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

2479 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

2480 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

2481 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

2482 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

2483 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

2484 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

2485 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

2486 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

2487 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

2488 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

2489 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

2490 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

2491 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

2492 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

2493 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

2494 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

2495 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

2496 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

2497 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

2498 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

2499 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

2500 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

2503 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

2504 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

2505 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

2506 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

2507 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

2508 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

2509 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

2510 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

2511 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

2512 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

2513 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

2514 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

2515 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

2516 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

2517 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

2518 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

2519 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

2520 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

2521 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

2522 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

2523 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

2524 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

2525 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

2526 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

2527 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

2528 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

2529 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

2530 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

2531 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

2532 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

2533 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

2534 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

2537 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

2538 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

2539 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

2540 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

2541 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

2542 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

2543 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

2544 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

2545 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

2546 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

2547 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

2548 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

2549 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

2550 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

2551 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

2552 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

2553 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

2554 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

2555 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

2556 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

2557 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

2558 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

2559 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

2560 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

2561 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

2562 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

2563 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

2564 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

2565 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

2566 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

2567 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

2568 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

2571 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

2572 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

2573 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

2574 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

2575 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

2576 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

2577 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

2578 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

2579 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

2580 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

2581 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

2582 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

2583 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

2584 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

2585 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

2586 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

2587 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

2588 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

2589 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

2590 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

2591 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

2592 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

2593 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

2594 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

2595 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

2596 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

2597 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

2598 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

2599 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

2600 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

2601 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

2602 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

2605 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

2606 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

2607 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

2608 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

2609 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

2610 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

2611 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

2612 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

2613 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

2614 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

2615 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

2616 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

2617 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

2618 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

2619 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

2620 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

2621 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

2622 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

2623 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

2624 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

2625 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

2626 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

2627 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

2628 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

2629 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

2630 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

2631 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

2632 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

2633 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

2634 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

2635 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

2636 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

2639 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

2640 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

2641 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

2642 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

2643 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

2644 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

2645 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

2646 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

2647 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

2648 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

2649 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

2650 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

2651 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

2652 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

2653 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

2654 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

2655 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

2656 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

2657 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

2658 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

2659 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

2660 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

2661 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

2662 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

2663 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

2664 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

2665 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

2666 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

2667 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

2668 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

2669 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

2670 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

2673 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

2674 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

2675 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

2676 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

2677 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

2678 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

2679 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

2680 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

2681 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

2682 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

2683 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

2684 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

2685 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

2686 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

2687 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

2688 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

2689 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

2690 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

2691 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

2692 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

2693 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

2694 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

2695 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

2696 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

2697 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

2698 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

2699 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

2700 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

2701 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

2702 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

2703 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

2704 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

2707 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

2708 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

2709 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

2710 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

2711 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

2712 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

2713 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

2714 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

2715 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

2716 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

2717 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

2718 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

2719 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

2720 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

2721 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

2722 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

2723 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

2724 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

2725 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

2726 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

2727 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

2728 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

2729 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

2730 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

2731 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

2732 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

2733 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

2734 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

2735 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

2736 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

2737 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

2738 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

2741 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

2742 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

2743 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

2744 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

2745 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

2746 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

2747 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

2748 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

2749 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

2750 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

2751 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

2752 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

2753 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

2754 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

2755 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

2756 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

2757 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

2758 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

2759 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

2760 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

2761 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

2762 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

2763 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

2764 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

2765 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

2766 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

2767 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

2768 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

2769 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

2770 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

2771 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

2772 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

2775 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

2776 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

2777 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

2778 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

2779 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

2780 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

2781 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

2782 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

2783 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

2784 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

2785 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

2786 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

2787 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

2788 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

2789 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

2790 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

2791 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

2792 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

2793 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

2794 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

2795 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

2796 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

2797 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

2798 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

2799 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

2800 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

2801 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

2802 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

2803 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

2804 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

2805 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

2806 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

2809 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

2810 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

2811 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

2812 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

2813 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

2814 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

2815 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

2816 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

2817 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

2818 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

2819 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

2820 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

2821 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

2822 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

2823 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

2824 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

2825 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

2826 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

2827 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

2828 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

2829 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

2830 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

2831 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

2832 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

2833 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

2834 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

2835 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

2836 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

2837 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

2838 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

2839 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

2840 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

2848 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

2852 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

2856 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

2864 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

2866 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00000038)

	)

2867 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

2868 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

2869 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

2870 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

2871 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

2872 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

2873 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

2874 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

2875 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

2876 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

2877 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

2879 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

2880 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

2881 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

2882 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

2883 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

2884 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

2885 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

2886 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

2888 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

2889 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

2890 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

2891 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

2892 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

2894 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

2895 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

2897 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

2898 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

2900 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

2901 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

2903 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

2904 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

2912 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

2913 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

2914 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

2916 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

2917 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

2918 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

2919 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

2921 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

2922 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

2923 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

2925 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

2926 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

2927 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

2928 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

2929 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

2931 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

2932 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

2933 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

2934 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

2936 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

2937 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

2938 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

2939 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

2941 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

2942 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

2943 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

2945 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

2946 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

2947 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

2948 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

2949 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

2951 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

2954 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

2955 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

2958 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

2961 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

2964 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

2967 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

2970 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

2973 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

2976 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

2977 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

2980 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

2981 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

2984 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

2985 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

2988 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

2991 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

2994 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

2995 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

3009 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

3010 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

3011 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

3012 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

3013 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

3014 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

3015 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

3016 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

3017 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

3018 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

3019 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

3020 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

3021 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

3022 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

3025 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

3026 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

3027 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

3030 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

3031 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

3032 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

3033 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

3034 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

3037 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

3038 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

3039 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

3040 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

3041 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

3044 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

3045 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

3046 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

3047 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

3048 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

3051 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

3052 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

3053 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

3054 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

3055 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

3063 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

3064 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

3065 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

3066 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

3067 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

3068 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

3069 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

3070 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

3071 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

3072 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

3073 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

3074 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

3075 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

3076 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

3077 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

3078 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

3079 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

3080 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

3081 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

3082 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

3083 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

3084 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

3085 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

3086 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

3087 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

3088 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

3089 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

3090 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

3091 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

3092 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

3093 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

3094 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

3095 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

3096 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

3097 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

3100 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

3101 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

3102 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

3103 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

3104 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

3105 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

3106 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

3107 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

3108 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

3109 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

3110 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

3111 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

3112 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

3113 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

3114 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

3115 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

3116 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

3119 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

3120 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

3121 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

3122 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

3123 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

3124 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

3125 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

3126 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

3127 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

3130 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

3131 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

3132 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

3133 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

3134 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

3135 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

3136 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

3137 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

3138 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

3139 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

3140 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

3141 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

3142 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

3143 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

3144 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

3145 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

3146 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

3147 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

3148 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

3149 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

3152 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

3153 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

3154 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

3155 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

3156 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

3157 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

3158 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

3159 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

3160 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

3161 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

3162 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

3163 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

3164 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

3165 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

3166 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

3167 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

3168 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

3169 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

3170 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

3171 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

3174 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

3175 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

3176 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

3177 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

3178 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

3179 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

3180 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

3181 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

3182 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

3183 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

3184 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

3185 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

3186 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

3187 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

3188 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

3189 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

3190 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

3191 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

3192 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

3193 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

3196 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

3197 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

3198 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

3199 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

3200 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

3201 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

3202 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

3203 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

3204 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

3205 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

3206 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

3207 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

3208 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

3209 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

3210 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

3211 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

3212 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

3213 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

3214 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

3215 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

3223 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

3224 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

3225 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

3226 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

3227 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

3228 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

3229 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

3230 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

3231 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

3232 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

3233 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

3234 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

3235 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

3236 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

3237 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

3238 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

3239 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

3240 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

3241 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

3242 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

3245 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

3246 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

3247 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

3248 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

3249 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

3250 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

3251 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

3252 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

3253 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

3254 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

3255 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

3256 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

3257 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

3258 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

3259 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

3260 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

3261 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

3262 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

3263 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

3264 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

3267 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

3268 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

3269 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

3270 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

3271 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

3272 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

3273 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

3274 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

3275 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

3276 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

3277 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

3278 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

3279 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

3280 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

3281 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

3282 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

3283 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

3284 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

3285 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

3286 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

3289 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

3290 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

3291 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

3292 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

3293 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

3294 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

3295 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

3296 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

3297 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

3298 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

3299 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

3300 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

3301 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

3302 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

3303 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

3304 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

3305 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

3306 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

3307 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

3308 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

3311 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

3312 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

3313 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

3314 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

3315 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

3316 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

3317 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

3318 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

3319 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

3320 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

3321 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

3322 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

3323 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

3324 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

3325 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

3326 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

3327 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

3328 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

3329 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

3330 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

3333 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

3334 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

3335 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

3336 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

3337 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

3338 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

3339 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

3340 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

3341 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

3342 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

3343 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

3344 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

3345 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

3346 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

3347 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

3348 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

3349 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

3350 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

3351 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

3352 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

3360 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x00000007)

	)

3361 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

3362 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

3363 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

3364 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

3365 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

3366 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

3367 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

3368 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

3370 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

3371 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

3372 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

3373 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

3374 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

3375 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

3376 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

3379 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

3380 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

3381 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

3382 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

3383 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

3384 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

3385 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

3388 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

3389 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

3390 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

3391 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

3392 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

3393 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

3394 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

3395 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

3396 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

3397 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

3398 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

3399 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

3402 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

3403 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

3404 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

3405 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

3406 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

3407 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

3408 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

3409 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

3410 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

3411 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

3412 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

3413 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

3414 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

3415 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

3416 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

3417 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

3418 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

3419 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

3420 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

3421 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

3422 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

3423 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

3424 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

3425 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

3426 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

3427 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

3428 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

3429 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

3437 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

3438 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

3440 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

3441 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

3442 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

3444 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

3445 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

3446 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

3448 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

3449 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

3450 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

3451 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3452 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

3453 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

3454 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

3455 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

3456 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3457 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3460 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

3461 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

3463 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

3464 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

3465 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

3467 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

3468 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

3469 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

3471 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

3472 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

3473 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

3474 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3475 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

3476 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

3477 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

3478 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

3479 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3480 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3483 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

3484 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

3486 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

3487 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

3488 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

3490 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

3491 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

3492 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

3494 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

3495 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

3496 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

3497 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3498 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

3499 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

3500 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

3501 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

3502 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3503 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3506 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

3507 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

3509 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

3510 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

3511 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

3513 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

3514 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

3515 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

3517 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

3518 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

3519 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

3520 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

3521 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

3522 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

3523 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

3524 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

3525 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

3526 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

3529 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

3530 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3531 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3532 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3533 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3535 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3536 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3537 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3538 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3539 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3541 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

3542 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

3543 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

3544 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

3545 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

3547 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3548 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3549 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3550 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3551 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3553 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3554 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3555 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3556 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3557 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3559 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

3560 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3561 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3562 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3563 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3565 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

3566 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3567 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3570 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

3571 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3572 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3573 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3574 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3576 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3577 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3578 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3579 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3580 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3582 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

3583 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

3584 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

3585 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

3586 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

3588 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3589 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3590 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3591 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3592 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3594 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3595 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3596 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3597 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3598 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3600 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

3601 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3602 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3603 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3604 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3606 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

3607 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3608 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3611 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

3612 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3613 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3614 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3615 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3617 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3618 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3619 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3620 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3621 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3623 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

3624 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

3625 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

3626 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

3627 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

3629 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3630 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3631 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3632 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3633 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3635 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3636 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3637 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3638 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3639 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3641 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

3642 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3643 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3644 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3645 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3647 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

3648 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3649 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3652 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

3653 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3654 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3655 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3656 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3658 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3659 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3660 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3661 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3662 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3664 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

3665 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

3666 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

3667 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

3668 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

3670 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

3671 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

3672 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

3673 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

3674 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

3676 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3677 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3678 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3679 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3680 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3682 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

3683 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3684 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3685 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3686 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3688 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

3689 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3690 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3693 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

3694 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3695 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3696 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3697 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3699 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3700 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3701 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3702 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3703 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3705 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

3706 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

3707 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

3708 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

3709 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

3711 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3712 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3713 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3714 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3715 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3717 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

3718 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3719 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3720 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3721 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3723 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

3724 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3725 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3728 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

3729 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3730 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3731 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3732 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3734 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3735 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3736 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3737 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3738 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3740 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

3741 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

3742 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

3743 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

3744 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

3746 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3747 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3748 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3749 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3750 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3752 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

3753 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3754 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3755 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3756 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3758 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

3759 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3760 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3763 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

3764 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3765 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3766 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3767 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3769 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3770 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3771 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3772 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3773 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3775 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

3776 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

3777 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

3778 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

3779 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

3781 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3782 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3783 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3784 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3785 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3787 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

3788 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3789 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3790 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3791 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3793 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

3794 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3795 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3798 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

3799 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

3800 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

3801 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

3802 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

3804 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

3805 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

3806 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

3807 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

3808 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

3810 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

3811 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

3812 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

3813 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

3814 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

3816 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

3817 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

3818 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

3819 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

3820 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

3822 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

3823 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

3824 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

3825 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

3826 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

3828 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

3829 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

3830 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

3833 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

3834 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

3835 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

3837 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

3838 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

3839 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

3841 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

3843 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

3844 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

3845 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

3846 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

3847 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

3849 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

3850 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

3851 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

3852 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

3853 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

3855 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

3856 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

3857 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

3858 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

3861 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

3862 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

3863 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

3865 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

3866 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

3867 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

3869 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

3871 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

3872 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

3873 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

3874 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

3875 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

3877 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

3878 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

3879 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

3880 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

3881 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

3883 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

3884 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

3885 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

3886 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

3889 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

3890 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

3891 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

3893 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

3894 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

3895 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

3897 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

3899 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

3900 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

3901 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

3902 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

3903 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

3905 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

3906 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

3907 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

3908 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

3909 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

3911 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

3912 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

3913 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

3914 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

3917 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

3918 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

3919 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

3920 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

3921 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

3922 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

3923 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

3926 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

3927 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

3928 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

3929 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

3930 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

3931 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

3932 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

3935 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

3936 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

3937 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

3938 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

3939 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

3940 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

3941 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

3944 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

3945 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

3946 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

3947 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

3948 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

3949 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

3950 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

3951 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

3952 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

3954 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

3955 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

3956 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

3957 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

3958 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

3959 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

3960 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

3961 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

3962 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

3964 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

3965 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

3966 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

3967 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

3968 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

3969 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

3970 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

3971 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

3972 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

3974 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

3975 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

3976 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

3977 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

3978 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

3979 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

3980 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

3981 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

3982 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

3985 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

3986 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

3987 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

3988 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

3989 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

3990 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

3991 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

3992 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

3993 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

3995 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

3996 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

3997 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

3998 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

3999 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

4000 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

4001 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

4002 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

4003 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

4005 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

4006 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

4007 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

4008 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

4009 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

4010 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

4011 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

4012 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

4013 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

4015 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

4016 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

4017 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

4018 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

4019 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

4020 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

4021 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

4022 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

4023 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

4026 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

4027 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

4028 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

4029 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

4030 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

4031 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

4032 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

4033 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

4034 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

4036 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

4037 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

4038 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

4039 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

4040 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

4041 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

4042 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

4043 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

4044 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

4046 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

4047 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

4048 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

4049 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

4050 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

4051 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

4052 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

4053 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

4054 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

4056 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

4057 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

4058 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

4059 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

4060 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

4061 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

4062 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

4063 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

4064 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

4067 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

4068 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

4069 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

4070 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

4071 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

4072 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

4073 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

4074 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

4075 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

4077 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

4078 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

4079 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

4080 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

4081 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

4082 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

4083 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

4084 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

4085 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

4087 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

4088 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

4089 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

4090 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

4091 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

4092 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

4093 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

4094 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

4095 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

4097 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

4098 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

4099 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

4100 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

4101 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

4102 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

4103 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

4104 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

4105 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

4108 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

4109 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

4110 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

4111 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

4112 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

4113 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

4114 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

4115 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

4116 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

4118 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

4119 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

4120 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

4121 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

4122 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

4123 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

4124 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

4125 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

4126 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

4128 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

4129 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

4130 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

4131 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

4132 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

4133 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

4134 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

4135 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

4136 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

4138 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

4139 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

4140 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

4141 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

4142 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

4143 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

4144 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

4145 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

4146 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

4149 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

4150 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

4151 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

4152 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

4153 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

4154 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

4155 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

4156 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

4157 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

4159 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

4160 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

4161 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

4162 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

4163 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

4164 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

4165 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

4166 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

4167 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

4169 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

4170 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

4171 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

4172 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

4173 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

4174 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

4175 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

4176 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

4177 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

4179 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

4180 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

4181 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

4182 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

4183 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

4184 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

4185 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

4186 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

4187 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

4190 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

4191 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

4192 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

4193 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

4194 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

4195 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

4196 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

4197 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

4198 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

4200 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

4201 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

4202 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

4203 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

4204 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

4205 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

4206 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

4207 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

4208 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

4210 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

4211 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

4212 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

4213 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

4214 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

4215 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

4216 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

4217 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

4218 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

4220 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

4221 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

4222 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

4223 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

4224 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

4225 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

4226 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

4227 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

4228 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

4231 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

4234 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

4242 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

4243 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

4244 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

4246 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

4247 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

4248 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

4250 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

4251 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

4252 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

4254 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

4255 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

4256 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

4258 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

4259 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

4260 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

4262 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

4263 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

4264 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

4266 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

4267 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

4268 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

4270 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

4271 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

4272 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

4274 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

4275 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

4276 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

4278 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

4279 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

4280 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

4282 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

4283 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

4284 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

4286 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

4287 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

4288 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

4290 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

4291 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

4292 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

4294 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

4295 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

4296 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

4298 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

4299 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

4300 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

4302 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

4303 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

4304 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

4307 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

4308 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

4309 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

4310 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

4311 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

4312 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

4313 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

4314 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

4315 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

4316 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

4317 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

4318 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

4319 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

4320 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

4321 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

4322 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

4325 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

4326 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

4327 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

4329 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

4330 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

4331 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

4333 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

4334 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

4335 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

4337 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

4338 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

4339 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

4341 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

4342 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

4343 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

4345 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

4346 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

4347 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

4349 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

4350 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

4351 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

4353 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

4354 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

4355 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

4357 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

4358 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

4359 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

4361 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

4362 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

4363 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

4365 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

4366 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

4367 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

4369 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

4370 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

4371 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

4373 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

4374 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

4375 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

4377 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

4378 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

4379 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

4381 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

4382 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

4383 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

4385 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

4386 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

4387 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

4390 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

4391 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

4392 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

4394 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

4395 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

4396 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

4398 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

4399 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

4400 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

4402 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

4403 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

4404 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

4406 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

4407 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

4408 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

4410 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

4411 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

4412 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

4414 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

4415 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

4416 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

4418 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

4419 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

4420 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

4422 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

4423 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

4424 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

4426 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

4427 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

4428 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

4430 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

4431 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

4432 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

4434 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

4435 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

4436 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

4438 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

4439 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

4440 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

4442 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

4443 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

4444 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

4446 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

4447 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

4448 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

4450 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

4451 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

4452 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

4455 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

4456 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

4457 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

4458 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

4459 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

4460 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

4461 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

4462 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

4463 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

4464 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

4465 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

4466 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

4467 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

4468 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

4469 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

4470 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

4472 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

4473 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

4474 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

4475 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

4476 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

4477 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

4478 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

4479 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

4480 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

4481 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

4482 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

4483 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

4484 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

4485 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

4486 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

4487 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

4490 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

4491 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

4492 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

4493 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

4494 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

4495 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

4496 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

4497 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

4498 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

4499 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

4500 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

4501 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

4502 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

4503 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

4504 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

4505 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

4507 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

4508 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

4509 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

4510 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

4511 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

4512 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

4513 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

4514 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

4515 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

4516 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

4517 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

4518 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

4519 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

4520 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

4521 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

4522 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

4525 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

4526 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

4527 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

4528 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

4529 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

4530 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

4531 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

4532 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

4533 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

4534 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

4535 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

4536 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

4537 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

4538 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

4539 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

4540 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

4541 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

4542 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

4543 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

4544 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

4545 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

4546 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

4547 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

4548 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

4549 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

4550 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

4551 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

4552 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

4553 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

4554 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

4555 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

4556 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

4564 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

4565 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

4566 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

4567 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

4568 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

4569 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

4570 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00000080)

	)

4571 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

4572 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

4573 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

4574 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

4575 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

4576 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

4577 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

4580 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

4581 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

4582 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

4583 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

4584 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

4585 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

4586 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

4589 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

4590 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

4593 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

4594 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

4595 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

4596 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

4604 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

4605 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

4606 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

4607 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

4608 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

4609 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

4610 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

4611 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

4612 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

4613 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

4614 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

4615 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

4616 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

4617 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

4620 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

4621 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

4622 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

4623 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

4624 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

4625 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

4626 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

4628 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

4629 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

4630 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

4631 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

4632 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

4635 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

4636 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

4638 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

4639 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

4640 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

4641 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

4642 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

4643 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

4644 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

4645 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

4646 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

4647 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

4649 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

4652 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

4653 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

4656 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

4659 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

4660 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

4661 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

4662 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

4663 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

4664 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

4665 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

4666 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

4667 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

4668 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

4669 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

4670 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

4671 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

4672 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

4675 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

4676 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

4677 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

4678 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

4679 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

4680 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

4681 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

4682 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

4685 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

4686 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

4687 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

4690 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

4698 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

4701 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

4702 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

4703 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

4704 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

4707 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

4710 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

4711 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

4719 
	#PWR_CR_LPDS
 ((
ut16_t
)0x0001

	)

4720 
	#PWR_CR_PDDS
 ((
ut16_t
)0x0002

	)

4721 
	#PWR_CR_CWUF
 ((
ut16_t
)0x0004

	)

4722 
	#PWR_CR_CSBF
 ((
ut16_t
)0x0008

	)

4723 
	#PWR_CR_PVDE
 ((
ut16_t
)0x0010

	)

4725 
	#PWR_CR_PLS
 ((
ut16_t
)0x00E0

	)

4726 
	#PWR_CR_PLS_0
 ((
ut16_t
)0x0020

	)

4727 
	#PWR_CR_PLS_1
 ((
ut16_t
)0x0040

	)

4728 
	#PWR_CR_PLS_2
 ((
ut16_t
)0x0080

	)

4732 
	#PWR_CR_PLS_LEV0
 ((
ut16_t
)0x0000

	)

4733 
	#PWR_CR_PLS_LEV1
 ((
ut16_t
)0x0020

	)

4734 
	#PWR_CR_PLS_LEV2
 ((
ut16_t
)0x0040

	)

4735 
	#PWR_CR_PLS_LEV3
 ((
ut16_t
)0x0060

	)

4736 
	#PWR_CR_PLS_LEV4
 ((
ut16_t
)0x0080

	)

4737 
	#PWR_CR_PLS_LEV5
 ((
ut16_t
)0x00A0

	)

4738 
	#PWR_CR_PLS_LEV6
 ((
ut16_t
)0x00C0

	)

4739 
	#PWR_CR_PLS_LEV7
 ((
ut16_t
)0x00E0

	)

4741 
	#PWR_CR_DBP
 ((
ut16_t
)0x0100

	)

4742 
	#PWR_CR_FPDS
 ((
ut16_t
)0x0200

	)

4743 
	#PWR_CR_VOS
 ((
ut16_t
)0x4000

	)

4745 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

4748 
	#PWR_CSR_WUF
 ((
ut16_t
)0x0001

	)

4749 
	#PWR_CSR_SBF
 ((
ut16_t
)0x0002

	)

4750 
	#PWR_CSR_PVDO
 ((
ut16_t
)0x0004

	)

4751 
	#PWR_CSR_BRR
 ((
ut16_t
)0x0008

	)

4752 
	#PWR_CSR_EWUP
 ((
ut16_t
)0x0100

	)

4753 
	#PWR_CSR_BRE
 ((
ut16_t
)0x0200

	)

4754 
	#PWR_CSR_VOSRDY
 ((
ut16_t
)0x4000

	)

4756 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

4764 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

4765 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

4767 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

4768 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

4769 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

4770 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

4771 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

4772 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

4774 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

4775 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

4776 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

4777 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

4778 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

4779 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

4780 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

4781 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

4782 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

4784 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

4785 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

4786 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

4787 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

4788 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

4789 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

4790 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

4791 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

4794 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

4795 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

4796 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

4797 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

4798 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

4799 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

4800 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

4802 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

4803 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

4804 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

4805 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

4806 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

4807 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

4808 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

4809 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

4810 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

4811 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

4813 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

4814 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

4815 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

4817 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

4818 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

4819 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

4821 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

4822 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

4823 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

4824 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

4825 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

4829 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

4830 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

4831 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

4833 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

4834 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

4835 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

4838 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

4839 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

4840 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

4842 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

4843 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

4844 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

4847 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

4848 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

4849 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

4850 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

4851 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

4853 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

4854 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

4855 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

4856 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

4857 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

4858 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

4859 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

4860 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

4861 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

4864 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

4865 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

4866 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

4867 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

4869 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

4870 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

4871 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

4872 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

4873 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

4876 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

4877 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

4878 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

4879 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

4881 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

4882 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

4883 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

4884 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

4885 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

4888 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

4889 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

4890 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

4891 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

4892 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

4893 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

4896 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

4897 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

4898 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

4900 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

4902 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

4903 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

4904 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

4905 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

4907 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

4908 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

4909 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

4910 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

4912 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

4913 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

4914 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

4917 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

4918 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

4919 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

4920 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

4921 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

4922 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

4923 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

4924 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

4925 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

4926 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

4927 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

4928 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

4929 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

4930 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

4931 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

4932 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

4933 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

4934 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

4935 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

4936 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

4939 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

4940 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

4941 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

4942 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

4943 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

4944 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

4945 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

4946 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

4947 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

4948 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

4949 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

4950 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

4951 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

4952 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

4955 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

4956 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

4957 
	#RCC_AHB2RSTR_HSAHRST
 ((
ut32_t
)0x00000020)

	)

4958 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

4959 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

4962 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

4965 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

4966 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

4967 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

4968 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

4969 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

4970 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

4971 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

4972 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

4973 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

4974 
	#RCC_APB1RSTR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

4975 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00008000)

	)

4976 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00010000)

	)

4977 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

4978 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

4979 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

4980 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

4981 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

4982 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

4983 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

4984 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

4985 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

4986 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

4987 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

4990 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

4991 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

4992 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

4993 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

4994 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

4995 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

4996 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

4997 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

4998 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

4999 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

5000 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

5002 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

5005 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

5006 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

5007 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

5008 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

5009 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

5010 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

5011 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

5012 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

5013 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

5014 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

5015 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

5016 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

5017 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

5018 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

5019 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

5020 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

5021 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

5022 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

5023 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

5024 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

5027 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

5028 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

5029 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

5030 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

5031 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

5034 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

5037 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

5038 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

5039 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

5040 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

5041 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

5042 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

5043 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

5044 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

5045 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

5046 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

5047 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

5048 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

5049 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

5050 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

5051 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

5052 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

5053 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

5054 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

5055 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

5056 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

5057 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

5058 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

5059 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

5062 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

5063 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

5064 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

5065 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

5066 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

5067 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

5068 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

5069 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

5070 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

5071 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

5072 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

5073 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

5074 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

5077 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

5078 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

5079 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

5080 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

5081 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

5082 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

5083 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

5084 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

5085 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

5086 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

5087 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

5088 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

5089 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

5090 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

5091 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

5092 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

5093 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

5094 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

5095 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

5096 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

5097 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

5098 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

5101 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

5102 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

5103 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

5104 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

5105 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

5108 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

5111 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

5112 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

5113 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

5114 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

5115 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

5116 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

5117 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

5118 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

5119 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

5120 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

5121 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

5122 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

5123 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

5124 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

5125 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

5126 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

5127 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

5128 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

5129 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

5130 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

5131 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

5132 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

5133 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

5136 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

5137 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

5138 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

5139 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

5140 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

5141 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

5142 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

5143 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

5144 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

5145 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

5146 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

5147 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

5148 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

5151 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

5152 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

5153 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

5155 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

5156 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

5157 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

5159 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

5160 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

5163 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

5164 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

5165 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

5166 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

5167 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

5168 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

5169 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

5170 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

5171 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

5172 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

5175 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

5176 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

5177 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

5178 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

5181 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

5182 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

5190 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

5191 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

5194 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

5195 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

5196 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

5197 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

5198 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

5206 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

5207 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

5208 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

5209 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

5210 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

5211 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

5212 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

5213 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

5214 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

5215 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

5216 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5217 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5218 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5219 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

5220 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5221 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5222 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5223 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5224 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

5225 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

5226 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

5227 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

5228 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

5229 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

5230 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

5231 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

5232 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

5235 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

5236 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

5237 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

5238 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

5239 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

5240 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

5241 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

5242 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

5243 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

5244 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

5245 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

5246 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

5247 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

5248 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

5249 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

5250 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

5251 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

5252 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

5253 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

5254 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

5255 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

5256 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

5257 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

5258 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

5259 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

5260 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

5261 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

5262 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

5265 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

5266 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

5267 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

5268 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

5269 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

5270 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

5271 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

5272 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

5273 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

5274 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

5275 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

5276 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

5277 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

5278 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

5279 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

5280 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

5281 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

5282 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

5283 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

5284 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

5285 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

5286 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

5287 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

5288 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

5289 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

5290 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

5293 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

5294 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

5295 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

5296 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

5297 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

5298 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

5299 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

5300 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

5301 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

5302 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

5303 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

5304 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

5305 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

5306 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

5307 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

5310 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

5311 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

5314 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

5317 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

5318 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

5321 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

5322 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

5323 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

5324 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

5325 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

5326 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

5327 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

5328 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

5329 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

5330 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

5331 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

5332 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

5333 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

5334 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

5335 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

5336 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

5337 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

5338 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

5339 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

5340 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

5341 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

5342 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

5343 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5344 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5345 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5346 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

5347 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5348 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5349 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5350 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5351 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

5352 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

5353 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

5354 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

5355 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

5356 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

5357 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

5358 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

5359 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

5360 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

5363 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

5364 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

5365 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

5366 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

5367 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

5368 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

5369 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

5370 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

5371 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

5372 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

5373 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

5374 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

5375 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

5376 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

5377 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

5378 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

5379 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

5380 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

5381 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

5382 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

5383 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

5384 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

5385 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5386 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5387 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5388 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

5389 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5390 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5391 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5392 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5393 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

5394 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

5395 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

5396 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

5397 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

5398 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

5399 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

5400 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

5401 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

5402 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

5405 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

5408 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

5411 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

5412 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

5415 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

5416 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

5417 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

5418 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

5419 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

5420 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

5421 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

5422 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

5423 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

5424 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

5425 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

5426 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

5427 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

5428 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

5429 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

5430 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

5431 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

5432 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

5433 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

5434 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

5435 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

5436 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

5437 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

5438 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

5439 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

5440 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

5441 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

5444 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

5445 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

5446 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

5447 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

5448 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

5449 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

5450 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

5451 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

5452 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

5453 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

5454 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

5455 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

5456 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

5457 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

5458 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

5459 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

5460 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

5461 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

5464 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

5467 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

5468 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

5469 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

5470 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

5471 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

5472 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

5473 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

5474 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

5475 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

5476 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

5477 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

5478 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

5479 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

5482 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

5483 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

5484 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

5485 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

5486 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

5487 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

5488 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

5489 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

5490 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

5491 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

5492 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

5493 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

5494 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

5495 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

5496 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

5497 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

5498 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

5499 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

5502 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

5503 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

5504 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

5505 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

5506 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

5507 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

5510 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

5511 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

5512 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

5513 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

5514 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

5515 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

5518 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

5521 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

5524 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

5527 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

5530 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

5533 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

5536 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

5539 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

5542 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

5545 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

5548 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

5551 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

5554 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

5557 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

5560 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

5563 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

5566 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

5569 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

5572 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

5575 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

5583 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

5584 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

5585 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

5588 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

5589 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

5590 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

5591 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

5593 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

5594 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

5595 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

5597 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

5598 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

5601 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

5604 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

5606 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

5607 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

5608 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

5610 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

5611 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

5612 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

5613 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

5614 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

5615 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

5616 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

5619 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

5622 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

5625 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

5628 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

5631 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

5634 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

5637 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

5640 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

5643 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

5644 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

5645 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

5646 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

5648 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

5649 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

5650 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

5651 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

5652 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

5654 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

5655 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

5656 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

5657 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

5660 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

5663 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

5664 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

5665 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

5666 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

5667 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

5668 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

5669 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

5670 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

5671 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

5672 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

5673 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

5674 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

5675 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

5676 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

5677 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

5678 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

5679 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

5680 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

5681 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

5682 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

5683 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

5684 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

5685 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

5686 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

5689 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

5690 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

5691 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

5692 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

5693 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

5694 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

5695 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

5696 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

5697 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

5698 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

5699 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

5700 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

5701 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

5704 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

5705 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

5706 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

5707 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

5708 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

5709 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

5710 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

5711 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

5712 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

5713 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

5714 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

5715 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

5716 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

5717 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

5718 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

5719 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

5720 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

5721 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

5722 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

5723 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

5724 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

5725 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

5726 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

5727 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

5730 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

5733 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

5741 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

5742 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

5743 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

5745 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

5746 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

5747 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

5748 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

5750 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

5751 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

5752 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

5753 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

5754 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

5755 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

5756 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

5757 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

5758 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

5759 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

5762 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

5763 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

5764 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

5765 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

5766 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

5767 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

5770 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

5771 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

5772 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

5773 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

5774 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

5775 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

5776 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

5777 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

5780 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

5783 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

5786 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

5789 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

5792 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

5794 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

5795 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

5796 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

5798 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

5800 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

5801 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

5802 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

5804 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

5806 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

5807 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

5808 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

5810 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

5811 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

5814 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

5815 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

5816 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

5824 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000003

	)

5825 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001)

	)

5826 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002)

	)

5829 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

5831 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

5834 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

5835 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

5836 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

5837 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

5841 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

5842 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

5843 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

5844 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

5845 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

5846 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

5847 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

5848 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

5849 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

5853 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

5854 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

5855 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

5856 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

5857 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

5858 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

5859 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

5860 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

5861 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

5865 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

5866 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

5867 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

5868 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

5869 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

5870 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

5871 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

5872 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

5873 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

5877 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

5878 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

5879 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

5880 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

5881 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

5882 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

5883 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

5884 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

5885 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

5888 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

5889 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

5890 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

5891 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

5895 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

5896 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

5897 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

5898 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

5899 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

5900 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

5901 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

5902 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

5903 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

5907 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

5908 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

5909 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

5910 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

5911 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

5912 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

5913 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

5914 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

5915 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

5919 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

5920 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

5921 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

5922 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

5923 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

5924 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

5925 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

5926 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

5927 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

5931 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

5932 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

5933 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

5934 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

5935 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

5936 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

5937 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

5938 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

5939 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

5942 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

5943 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

5944 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

5945 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

5950 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

5951 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

5952 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

5953 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

5954 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

5955 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

5956 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

5957 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

5958 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

5962 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

5963 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

5964 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

5965 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

5966 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

5967 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

5968 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

5969 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

5970 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

5974 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

5975 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

5976 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

5977 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

5978 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

5979 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

5980 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

5981 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

5982 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

5986 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

5987 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

5988 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

5989 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

5990 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

5991 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

5992 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

5993 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

5994 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

5997 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

5998 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

5999 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

6000 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

6004 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

6005 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

6006 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

6007 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

6008 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

6009 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

6010 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

6011 
	#SYSCFG_EXTICR3_EXTI12_PH
 ((
ut16_t
)0x0007

	)

6015 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

6016 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

6017 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

6018 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

6019 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

6020 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

6021 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

6022 
	#SYSCFG_EXTICR3_EXTI13_PH
 ((
ut16_t
)0x0070

	)

6026 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

6027 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

6028 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

6029 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

6030 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

6031 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

6032 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

6033 
	#SYSCFG_EXTICR3_EXTI14_PH
 ((
ut16_t
)0x0700

	)

6037 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

6038 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

6039 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

6040 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

6041 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

6042 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

6043 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

6044 
	#SYSCFG_EXTICR3_EXTI15_PH
 ((
ut16_t
)0x7000

	)

6047 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

6048 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

6056 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

6057 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

6058 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

6059 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

6060 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

6062 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

6063 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

6064 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

6066 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

6068 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

6069 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

6070 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

6073 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

6074 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

6075 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

6077 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

6078 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

6079 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

6080 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

6082 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

6083 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

6084 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

6085 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

6086 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

6087 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

6088 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

6089 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

6092 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

6093 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

6094 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

6095 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

6097 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

6098 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

6099 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

6100 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

6102 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

6104 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

6105 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

6106 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

6107 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

6108 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

6110 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

6111 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

6112 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

6114 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

6115 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

6118 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

6119 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

6120 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

6121 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

6122 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

6123 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

6124 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

6125 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

6126 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

6127 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

6128 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

6129 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

6130 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

6131 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

6132 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

6135 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

6136 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

6137 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

6138 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

6139 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

6140 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

6141 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

6142 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

6143 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

6144 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

6145 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

6146 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

6149 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

6150 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

6151 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

6152 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

6153 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

6154 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

6155 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

6156 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

6159 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

6160 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

6161 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

6163 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

6164 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

6166 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

6167 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

6168 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

6169 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

6171 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

6173 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

6174 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

6175 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

6177 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

6178 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

6180 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

6181 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

6182 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

6183 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

6185 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

6189 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

6190 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

6191 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

6193 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

6194 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

6195 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

6196 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

6197 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

6199 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

6200 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

6201 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

6203 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

6204 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

6205 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

6206 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

6207 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

6210 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

6211 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

6212 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

6214 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

6215 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

6217 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

6218 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

6219 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

6220 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

6222 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

6224 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

6225 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

6226 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

6228 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

6229 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

6231 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

6232 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

6233 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

6234 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

6236 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

6240 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

6241 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

6242 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

6244 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

6245 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

6246 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

6247 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

6248 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

6250 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

6251 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

6252 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

6254 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

6255 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

6256 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

6257 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

6258 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

6261 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

6262 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

6263 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

6264 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

6265 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

6266 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

6267 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

6268 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

6269 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

6270 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

6271 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

6272 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

6273 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

6274 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

6275 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

6278 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

6281 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

6284 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

6287 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

6290 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

6293 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

6296 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

6299 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

6302 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

6303 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

6304 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

6305 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

6306 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

6307 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

6308 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

6309 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

6310 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

6312 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

6313 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

6314 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

6316 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

6317 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

6318 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

6319 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

6320 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

6321 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

6324 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

6325 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

6326 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

6327 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

6328 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

6329 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

6331 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

6332 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

6333 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

6334 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

6335 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

6336 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

6339 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

6342 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

6343 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

6344 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

6345 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

6346 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

6347 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

6356 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

6357 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

6358 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

6359 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

6360 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

6361 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

6362 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

6363 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

6364 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

6365 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

6368 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

6371 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

6372 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

6375 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

6376 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

6377 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

6378 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

6379 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

6380 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

6381 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

6382 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

6383 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

6384 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

6385 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

6386 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

6387 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

6388 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

6389 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

6392 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

6393 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

6394 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

6395 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

6396 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

6397 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

6398 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

6400 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

6401 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

6402 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

6404 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

6407 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

6408 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

6409 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

6410 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

6411 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

6412 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

6413 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

6414 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

6415 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

6416 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

6417 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

6418 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

6421 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

6422 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

6423 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

6424 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

6425 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

6426 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

6427 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

6428 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

6429 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

6431 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

6439 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

6440 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

6441 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

6442 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

6443 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

6444 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

6445 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

6446 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

6448 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

6451 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

6452 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

6453 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

6454 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

6455 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

6456 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

6457 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

6458 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

6460 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

6461 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

6462 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

6464 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

6467 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

6476 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

6477 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

6480 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

6481 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

6482 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

6483 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

6485 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

6486 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

6487 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

6490 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

6491 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

6492 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

6493 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

6494 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

6495 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

6496 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

6497 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

6498 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

6499 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

6500 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

6501 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

6502 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

6503 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

6504 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

6505 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

6506 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

6508 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

6511 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

6512 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

6513 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

6514 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

6515 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

6523 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

6524 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

6525 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

6526 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

6527 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

6528 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

6529 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

6530 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

6531 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

6532 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

6533 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

6534 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

6535 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

6536 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

6537 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

6538 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

6539 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

6540 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

6541 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

6542 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

6544 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

6545 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

6546 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

6547 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

6548 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

6549 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

6550 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

6553 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

6554 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

6555 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

6556 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

6557 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

6558 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

6559 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

6560 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

6561 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

6562 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

6563 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

6564 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

6565 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

6566 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

6569 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

6572 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

6575 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

6576 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

6577 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

6578 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

6579 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

6580 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

6581 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

6582 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

6583 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

6584 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

6587 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

6590 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

6591 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

6592 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

6593 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

6594 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

6595 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

6596 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

6597 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

6598 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

6599 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

6600 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

6603 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

6604 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

6607 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

6621 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

6622 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

6623 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

6624 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

6625 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

6626 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

6627 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

6630 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

6631 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

6632 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

6633 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

6634 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

6637 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

6638 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

6641 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

6644 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

6647 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

6648 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

6649 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

6650 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

6651 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

6652 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

6653 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

6654 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

6655 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

6656 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

6659 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

6662 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

6663 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

6664 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

6665 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

6666 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

6667 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

6668 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

6669 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

6670 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

6671 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

6674 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

6677 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

6678 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

6679 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

6680 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

6681 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

6682 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

6683 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

6684 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

6685 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

6686 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

6689 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

6696 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

6697 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

6698 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

6699 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

6700 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

6701 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

6704 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

6705 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

6706 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

6709 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

6710 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

6711 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

6714 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

6715 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

6716 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

6719 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

6720 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

6721 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

6724 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

6727 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

6730 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

6733 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

6736 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

6739 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

6746 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

6747 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

6748 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

6749 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

6750 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

6751 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

6752 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

6753 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

6754 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

6756 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

6757 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

6758 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

6759 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

6760 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

6761 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

6764 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

6767 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

6770 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

6771 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

6774 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

6777 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

6778 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

6781 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

6784 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

6787 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

6790 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

6791 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

6798 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

6799 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

6800 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

6801 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

6802 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

6803 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

6804 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

6805 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

6806 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

6807 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

6808 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

6809 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

6810 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

6811 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

6812 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

6813 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

6814 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

6815 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

6816 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

6817 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

6818 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

6819 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

6820 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

6821 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

6822 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

6823 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

6824 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

6825 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

6826 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

6827 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

6828 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

6829 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

6830 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

6831 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

6832 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

6833 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

6834 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

6835 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

6836 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

6839 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

6842 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

6845 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

6848 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

6851 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

6852 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

6853 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

6854 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

6856 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

6857 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

6858 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

6859 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

6860 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

6861 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

6862 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

6863 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

6864 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

6865 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

6866 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

6867 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

6868 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

6869 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

6870 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

6871 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

6872 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

6873 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

6874 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

6875 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

6876 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

6877 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

6878 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

6879 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

6880 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

6881 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

6882 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

6883 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

6884 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

6885 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

6886 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

6887 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

6890 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

6891 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

6892 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

6893 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

6894 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

6895 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

6896 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

6897 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

6898 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

6899 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

6900 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

6901 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

6902 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

6903 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

6904 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

6905 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

6906 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

6907 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

6908 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

6909 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

6910 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

6911 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

6912 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

6913 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

6916 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

6917 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

6918 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

6919 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

6920 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

6921 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

6922 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

6923 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

6924 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

6925 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

6926 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

6927 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

6928 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

6929 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

6930 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

6933 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

6934 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

6935 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

6936 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

6939 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

6942 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

6945 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

6948 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

6958 #ifde
USE_STDPERIPH_DRIVER


6959 
	~"m32f4xx_cf.h
"

6966 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

6968 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

6970 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

6972 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

6974 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

6976 
	#READ_REG
(
REG
((REG))

	)

6978 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

6984 #ifde
__lulus


	@EvalBoards/ST/STM32F429II-SK/uCOS-III/stm32f4xx_conf.h

23 #ide
__STM32F4xx_CONF_H


24 
	#__STM32F4xx_CONF_H


	)

28 
	~"m32f4xx_adc.h
"

29 
	~"m32f4xx_n.h
"

30 
	~"m32f4xx_c.h
"

31 
	~"m32f4xx_yp.h
"

32 
	~"m32f4xx_dac.h
"

33 
	~"m32f4xx_dbgmcu.h
"

34 
	~"m32f4xx_dcmi.h
"

35 
	~"m32f4xx_dma.h
"

36 
	~"m32f4xx_exti.h
"

37 
	~"m32f4xx_ash.h
"

38 
	~"m32f4xx_fsmc.h
"

39 
	~"m32f4xx_hash.h
"

40 
	~"m32f4xx_gpio.h
"

41 
	~"m32f4xx_i2c.h
"

42 
	~"m32f4xx_iwdg.h
"

43 
	~"m32f4xx_pwr.h
"

44 
	~"m32f4xx_rcc.h
"

45 
	~"m32f4xx_g.h
"

46 
	~"m32f4xx_c.h
"

47 
	~"m32f4xx_sdio.h
"

48 
	~"m32f4xx_i.h
"

49 
	~"m32f4xx_syscfg.h
"

50 
	~"m32f4xx_tim.h
"

51 
	~"m32f4xx_u.h
"

52 
	~"m32f4xx_wwdg.h
"

53 
	~"misc.h
"

69 #ifde 
USE_FULL_ASSERT


79 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

81 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

83 
	#as_m
(
ex
(()0)

	)

	@uC-CPU/ARM-Cortex-M4/GNU/cpu.h

47 #ide 
CPU_MODULE_PRESENT


48 
	#CPU_MODULE_PRESENT


	)

84 
	~<u_def.h
>

85 
	~<u_cfg.h
>

116 
	tCPU_VOID
;

117 
	tCPU_CHAR
;

118 
	tCPU_BOOLEAN
;

119 
	tCPU_INT08U
;

120 sigd 
	tCPU_INT08S
;

121 
	tCPU_INT16U
;

122 sigd 
	tCPU_INT16S
;

123 
	tCPU_INT32U
;

124 sigd 
	tCPU_INT32S
;

125 
	tCPU_INT64U
;

126 sigd 
	tCPU_INT64S
;

128 
	tCPU_FP32
;

129 
	tCPU_FP64
;

132 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

133 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

134 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

135 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

138 (*
	tCPU_FNCT_VOID
)();

139 (*
	tCPU_FNCT_PTR
 )(*
	tp_obj
);

164 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

165 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

166 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

168 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

178 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

179 
CPU_INT32U
 
	tCPU_ADDR
;

180 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

181 
CPU_INT16U
 
	tCPU_ADDR
;

183 
CPU_INT08U
 
	tCPU_ADDR
;

187 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

188 
CPU_INT32U
 
	tCPU_DATA
;

189 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

190 
CPU_INT16U
 
	tCPU_DATA
;

192 
CPU_INT08U
 
	tCPU_DATA
;

196 
CPU_DATA
 
	tCPU_ALIGN
;

197 
CPU_ADDR
 
	tCPU_SIZE_T
;

218 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

220 
	#CPU_CFG_STK_ALIGN_BYTES
 (8u

	)

222 
CPU_INT32U
 
	tCPU_STK
;

223 
CPU_ADDR
 
	tCPU_STK_SIZE
;

298 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

300 
CPU_INT32U
 
	tCPU_SR
;

303 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

304 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

306 
	#CPU_SR_ALLOC
()

	)

311 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); 
	}
} 0

	)

312 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

315 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


318 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

319 
CPU_IDisMsS
(); } 0)

322 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

323 
	`CPU_INT_EN
(); 
	}
} 0)

327 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); 
	}
} 0

	)

328 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

346 
	#CPU_MB
(
__asm__
 
	`__vީe__
 ("dsb" : : : "memy")

	)

347 
	#CPU_RMB
(
__asm__
 
	`__vީe__
 ("dsb" : : : "memy")

	)

348 
	#CPU_WMB
(
__asm__
 
	`__vީe__
 ("dsb" : : : "memy")

	)

376 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

379 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

388 
CPU_IDis
 ();

389 
CPU_IEn
 ();

391 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

392 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

393 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

394 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

395 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

396 
CPU_INT08U
 
io
);

399 
CPU_SR
 
CPU_SR_Save
 ();

400 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

403 
CPU_WaFI
 ();

404 
CPU_WaFEx
();

407 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

409 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

410 
CPU_INT08U
 
b_nbr
);

411 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

412 
CPU_INT08U
 
b_nbr
);

421 
	#CPU_INT_STK_PTR
 0u

	)

422 
	#CPU_INT_RESET
 1u

	)

423 
	#CPU_INT_NMI
 2u

	)

424 
	#CPU_INT_HFAULT
 3u

	)

425 
	#CPU_INT_MEM
 4u

	)

426 
	#CPU_INT_BUSFAULT
 5u

	)

427 
	#CPU_INT_USAGEFAULT
 6u

	)

428 
	#CPU_INT_RSVD_07
 7u

	)

429 
	#CPU_INT_RSVD_08
 8u

	)

430 
	#CPU_INT_RSVD_09
 9u

	)

431 
	#CPU_INT_RSVD_10
 10u

	)

432 
	#CPU_INT_SVCALL
 11u

	)

433 
	#CPU_INT_DBGMON
 12u

	)

434 
	#CPU_INT_RSVD_13
 13u

	)

435 
	#CPU_INT_PENDSV
 14u

	)

436 
	#CPU_INT_SYSTICK
 15u

	)

437 
	#CPU_INT_EXT0
 16u

	)

445 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

446 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

447 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

448 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

449 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

451 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

452 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

453 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

454 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

455 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

456 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

458 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

459 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

460 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

461 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

462 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

463 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

464 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

465 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

466 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

467 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

468 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

469 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

470 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

471 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

472 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

473 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

475 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

476 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

477 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

478 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

479 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

480 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

481 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

482 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

483 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

484 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

485 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

486 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

487 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

488 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

490 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

491 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

492 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

493 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

494 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

496 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

497 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

498 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

499 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

509 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

510 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

511 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

512 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

516 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

517 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

520 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

521 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

522 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

523 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

524 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

525 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

526 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

527 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

530 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

533 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

534 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

535 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

536 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

539 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

540 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

541 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

544 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

545 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

546 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

547 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

548 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

549 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

552 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

553 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

554 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

555 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

556 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

557 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

558 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

559 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

560 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

561 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

562 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

563 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

564 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

565 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

568 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

569 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

570 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

571 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

572 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

573 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

574 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

575 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

576 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

577 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

578 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

579 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

580 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

581 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

582 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

583 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

584 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

587 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

588 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

589 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

592 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

593 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

594 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

595 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

596 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

605 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

614 #ide 
CPU_CFG_ADDR_SIZE


621 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

622 (
	gCPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

623 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

624 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

633 #ide 
CPU_CFG_DATA_SIZE


640 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

641 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

642 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

643 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

652 #ide 
CPU_CFG_DATA_SIZE_MAX


659 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

660 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

661 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

662 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

672 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

680 #ide 
CPU_CFG_ENDIAN_TYPE


685 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

686 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

695 #ide 
CPU_CFG_STK_GROWTH


700 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

701 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

710 #ide 
CPU_CFG_CRITICAL_METHOD


716 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

717 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

718 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

	@uC-CPU/ARM-Cortex-M4/GNU/cpu_c.c

44 
	#MICRIUM_SOURCE


	)

45 
	~<u.h
>

46 
	~<u_ce.h
>

48 
	~<lib_def.h
>

57 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

59 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

60 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

61 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

64 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

65 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

66 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

129 
	$CPU_BBdC
 (
CPU_ADDR
 
addr
,

130 
CPU_INT08U
 
b_nbr
)

132 
CPU_ADDR
 
b_wd_off
;

133 
CPU_ADDR
 
b_wd_addr
;

136 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

137 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

138 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

139 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

141 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

143 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

144 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

145 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

146 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

148 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

150 
	}
}

171 
	$CPU_BBdS
 (
CPU_ADDR
 
addr
,

172 
CPU_INT08U
 
b_nbr
)

174 
CPU_ADDR
 
b_wd_off
;

175 
CPU_ADDR
 
b_wd_addr
;

178 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

179 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

180 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

181 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

183 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

185 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

186 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

187 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

188 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

190 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

192 
	}
}

244 
	$CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

246 
CPU_INT08U
 
group
;

247 
CPU_INT08U
 
pos_max
;

248 
CPU_INT08U
 
nbr
;

249 
	`CPU_SR_ALLOC
();

252 
pos
) {

253 
CPU_INT_STK_PTR
:

254 
CPU_INT_RSVD_07
:

255 
CPU_INT_RSVD_08
:

256 
CPU_INT_RSVD_09
:

257 
CPU_INT_RSVD_10
:

258 
CPU_INT_RSVD_13
:

263 
CPU_INT_RESET
:

264 
CPU_INT_NMI
:

265 
CPU_INT_HFAULT
:

266 
CPU_INT_SVCALL
:

267 
CPU_INT_DBGMON
:

268 
CPU_INT_PENDSV
:

271 
CPU_INT_MEM
:

272 
	`CPU_CRITICAL_ENTER
();

273 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

274 
	`CPU_CRITICAL_EXIT
();

277 
CPU_INT_BUSFAULT
:

278 
	`CPU_CRITICAL_ENTER
();

279 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

280 
	`CPU_CRITICAL_EXIT
();

283 
CPU_INT_USAGEFAULT
:

284 
	`CPU_CRITICAL_ENTER
();

285 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

286 
	`CPU_CRITICAL_EXIT
();

289 
CPU_INT_SYSTICK
:

290 
	`CPU_CRITICAL_ENTER
();

291 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

292 
	`CPU_CRITICAL_EXIT
();

298 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

299 i(
pos
 < 
pos_max
) {

300 
group
 = (
pos
 - 16) / 32;

301 
nbr
 = (
pos
 - 16) % 32;

303 
	`CPU_CRITICAL_ENTER
();

304 
	`CPU_REG_NVIC_CLREN
(
group

	`DEF_BIT
(
nbr
);

305 
	`CPU_CRITICAL_EXIT
();

309 
	}
}

332 
	$CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

334 
CPU_INT08U
 
group
;

335 
CPU_INT08U
 
nbr
;

336 
CPU_INT08U
 
pos_max
;

337 
	`CPU_SR_ALLOC
();

340 
pos
) {

341 
CPU_INT_STK_PTR
:

342 
CPU_INT_RSVD_07
:

343 
CPU_INT_RSVD_08
:

344 
CPU_INT_RSVD_09
:

345 
CPU_INT_RSVD_10
:

346 
CPU_INT_RSVD_13
:

351 
CPU_INT_RESET
:

352 
CPU_INT_NMI
:

353 
CPU_INT_HFAULT
:

354 
CPU_INT_SVCALL
:

355 
CPU_INT_DBGMON
:

356 
CPU_INT_PENDSV
:

359 
CPU_INT_MEM
:

360 
	`CPU_CRITICAL_ENTER
();

361 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

362 
	`CPU_CRITICAL_EXIT
();

365 
CPU_INT_BUSFAULT
:

366 
	`CPU_CRITICAL_ENTER
();

367 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

368 
	`CPU_CRITICAL_EXIT
();

371 
CPU_INT_USAGEFAULT
:

372 
	`CPU_CRITICAL_ENTER
();

373 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

374 
	`CPU_CRITICAL_EXIT
();

377 
CPU_INT_SYSTICK
:

378 
	`CPU_CRITICAL_ENTER
();

379 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

380 
	`CPU_CRITICAL_EXIT
();

386 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

387 i(
pos
 < 
pos_max
) {

388 
group
 = (
pos
 - 16) / 32;

389 
nbr
 = (
pos
 - 16) % 32;

391 
	`CPU_CRITICAL_ENTER
();

392 
	`CPU_REG_NVIC_SETEN
(
group

	`DEF_BIT
(
nbr
);

393 
	`CPU_CRITICAL_EXIT
();

397 
	}
}

431 
	$CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

434 
CPU_INT08U
 
group
;

435 
CPU_INT08U
 
nbr
;

436 
CPU_INT08U
 
pos_max
;

437 
	`CPU_SR_ALLOC
();

440 
pos
) {

441 
CPU_INT_STK_PTR
:

442 
CPU_INT_RSVD_07
:

443 
CPU_INT_RSVD_08
:

444 
CPU_INT_RSVD_09
:

445 
CPU_INT_RSVD_10
:

446 
CPU_INT_RSVD_13
:

449 
CPU_INT_RESET
:

450 
CPU_INT_NMI
:

451 
CPU_INT_HFAULT
:

452 
CPU_INT_MEM
:

453 
CPU_INT_SVCALL
:

454 
CPU_INT_DBGMON
:

455 
CPU_INT_PENDSV
:

456 
CPU_INT_BUSFAULT
:

457 
CPU_INT_USAGEFAULT
:

458 
CPU_INT_SYSTICK
:

462 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

463 i(
pos
 < 
pos_max
) {

464 
group
 = (
pos
 - 16) / 32;

465 
nbr
 = (
pos
 - 16) % 32;

467 
	`CPU_CRITICAL_ENTER
();

468 
	`CPU_REG_NVIC_CLRPEND
(
group

	`DEF_BIT
(
nbr
);

469 
	`CPU_CRITICAL_EXIT
();

473 
	}
}

502 
	$CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

503 
CPU_INT08U
 
io
)

505 
CPU_INT08U
 
group
;

506 
CPU_INT08U
 
nbr
;

507 
CPU_INT08U
 
pos_max
;

508 
CPU_INT32U
 
mp
;

509 
	`CPU_SR_ALLOC
();

512 
pos
) {

513 
CPU_INT_STK_PTR
:

514 
CPU_INT_RSVD_07
:

515 
CPU_INT_RSVD_08
:

516 
CPU_INT_RSVD_09
:

517 
CPU_INT_RSVD_10
:

518 
CPU_INT_RSVD_13
:

523 
CPU_INT_RESET
:

524 
CPU_INT_NMI
:

525 
CPU_INT_HFAULT
:

528 
CPU_INT_MEM
:

529 
	`CPU_CRITICAL_ENTER
();

530 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

531 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

532 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

533 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

534 
	`CPU_CRITICAL_EXIT
();

537 
CPU_INT_BUSFAULT
:

538 
	`CPU_CRITICAL_ENTER
();

539 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

540 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

541 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

542 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

543 
	`CPU_CRITICAL_EXIT
();

546 
CPU_INT_USAGEFAULT
:

547 
	`CPU_CRITICAL_ENTER
();

548 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

549 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

550 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

551 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

552 
	`CPU_CRITICAL_EXIT
();

555 
CPU_INT_SVCALL
:

556 
	`CPU_CRITICAL_ENTER
();

557 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

558 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

559 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

560 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

561 
	`CPU_CRITICAL_EXIT
();

564 
CPU_INT_DBGMON
:

565 
	`CPU_CRITICAL_ENTER
();

566 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

567 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

568 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

569 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

570 
	`CPU_CRITICAL_EXIT
();

573 
CPU_INT_PENDSV
:

574 
	`CPU_CRITICAL_ENTER
();

575 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

576 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

577 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

578 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

579 
	`CPU_CRITICAL_EXIT
();

582 
CPU_INT_SYSTICK
:

583 
	`CPU_CRITICAL_ENTER
();

584 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

585 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

586 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

587 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

588 
	`CPU_CRITICAL_EXIT
();

594 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

595 i(
pos
 < 
pos_max
) {

596 
group
 = (
pos
 - 16) / 4;

597 
nbr
 = (
pos
 - 16) % 4;

599 
	`CPU_CRITICAL_ENTER
();

600 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

601 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

602 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

603 
	`CPU_REG_NVIC_PRIO
(
group

mp
;

604 
	`CPU_CRITICAL_EXIT
();

608 
	}
}

632 
CPU_INT16S
 
	$CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

634 
CPU_INT08U
 
group
;

635 
CPU_INT08U
 
nbr
;

636 
CPU_INT08U
 
pos_max
;

637 
CPU_INT16S
 
io
;

638 
CPU_INT32U
 
mp
;

639 
	`CPU_SR_ALLOC
();

642 
pos
) {

643 
CPU_INT_STK_PTR
:

644 
CPU_INT_RSVD_07
:

645 
CPU_INT_RSVD_08
:

646 
CPU_INT_RSVD_09
:

647 
CPU_INT_RSVD_10
:

648 
CPU_INT_RSVD_13
:

649 
io
 = 
DEF_INT_16S_MIN_VAL
;

654 
CPU_INT_RESET
:

655 
io
 = -3;

658 
CPU_INT_NMI
:

659 
io
 = -2;

662 
CPU_INT_HFAULT
:

663 
io
 = -1;

667 
CPU_INT_MEM
:

668 
	`CPU_CRITICAL_ENTER
();

669 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

670 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

671 
	`CPU_CRITICAL_EXIT
();

675 
CPU_INT_BUSFAULT
:

676 
	`CPU_CRITICAL_ENTER
();

677 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

678 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

679 
	`CPU_CRITICAL_EXIT
();

683 
CPU_INT_USAGEFAULT
:

684 
	`CPU_CRITICAL_ENTER
();

685 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

686 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

689 
CPU_INT_SVCALL
:

690 
	`CPU_CRITICAL_ENTER
();

691 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

692 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

693 
	`CPU_CRITICAL_EXIT
();

696 
CPU_INT_DBGMON
:

697 
	`CPU_CRITICAL_ENTER
();

698 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

699 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

700 
	`CPU_CRITICAL_EXIT
();

703 
CPU_INT_PENDSV
:

704 
	`CPU_CRITICAL_ENTER
();

705 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

706 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

707 
	`CPU_CRITICAL_EXIT
();

710 
CPU_INT_SYSTICK
:

711 
	`CPU_CRITICAL_ENTER
();

712 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

713 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

714 
	`CPU_CRITICAL_EXIT
();

720 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

721 i(
pos
 < 
pos_max
) {

722 
group
 = (
pos
 - 16) / 4;

723 
nbr
 = (
pos
 - 16) % 4;

725 
	`CPU_CRITICAL_ENTER
();

726 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

727 
	`CPU_CRITICAL_EXIT
();

729 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

731 
io
 = 
DEF_INT_16S_MIN_VAL
;

736  (
io
);

737 
	}
}

	@uC-CPU/ARM-Cortex-M4/IAR/cpu.h

47 #ide 
CPU_MODULE_PRESENT


48 
	#CPU_MODULE_PRESENT


	)

84 
	~<u_def.h
>

85 
	~<u_cfg.h
>

87 #ifde
__lulus


120 
	tCPU_VOID
;

121 
	tCPU_CHAR
;

122 
	tCPU_BOOLEAN
;

123 
	tCPU_INT08U
;

124 sigd 
	tCPU_INT08S
;

125 
	tCPU_INT16U
;

126 sigd 
	tCPU_INT16S
;

127 
	tCPU_INT32U
;

128 sigd 
	tCPU_INT32S
;

129 
	tCPU_INT64U
;

130 sigd 
	tCPU_INT64S
;

132 
	tCPU_FP32
;

133 
	tCPU_FP64
;

136 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

137 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

138 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

139 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

142 (*
CPU_FNCT_VOID
)();

143 (*
CPU_FNCT_PTR
 )(*
	tp_obj
);

168 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

169 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

170 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

172 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

182 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

183 
CPU_INT32U
 
	tCPU_ADDR
;

184 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

185 
CPU_INT16U
 
	tCPU_ADDR
;

187 
CPU_INT08U
 
	tCPU_ADDR
;

191 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

192 
CPU_INT32U
 
	tCPU_DATA
;

193 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

194 
CPU_INT16U
 
	tCPU_DATA
;

196 
CPU_INT08U
 
	tCPU_DATA
;

200 
CPU_DATA
 
	tCPU_ALIGN
;

201 
CPU_ADDR
 
	tCPU_SIZE_T
;

222 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

224 
	#CPU_CFG_STK_ALIGN_BYTES
 (8u

	)

226 
CPU_INT32U
 
	tCPU_STK
;

227 
CPU_ADDR
 
	tCPU_STK_SIZE
;

302 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

304 
CPU_INT32U
 
	tCPU_SR
;

307 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

308 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

310 
	#CPU_SR_ALLOC
()

	)

315 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); } 0

	)

316 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

319 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


322 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

323 
CPU_IDisMsS
(); } 0)

326 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

327 
CPU_INT_EN
(); } 0)

331 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); } 0

	)

332 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

350 
	#CPU_MB
(
	`__DSB
()

	)

351 
	#CPU_RMB
(
	`__DSB
()

	)

352 
	#CPU_WMB
(
	`__DSB
()

	)

380 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

383 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

392 
CPU_IDis
 ();

393 
CPU_IEn
 ();

395 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

396 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

397 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

398 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

399 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

400 
CPU_INT08U
 
io
);

403 
CPU_SR
 
CPU_SR_Save
 ();

404 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

407 
CPU_WaFI
 ();

408 
CPU_WaFEx
();

411 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

413 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

414 
CPU_INT08U
 
b_nbr
);

415 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

416 
CPU_INT08U
 
b_nbr
);

425 
	#CPU_INT_STK_PTR
 0u

	)

426 
	#CPU_INT_RESET
 1u

	)

427 
	#CPU_INT_NMI
 2u

	)

428 
	#CPU_INT_HFAULT
 3u

	)

429 
	#CPU_INT_MEM
 4u

	)

430 
	#CPU_INT_BUSFAULT
 5u

	)

431 
	#CPU_INT_USAGEFAULT
 6u

	)

432 
	#CPU_INT_RSVD_07
 7u

	)

433 
	#CPU_INT_RSVD_08
 8u

	)

434 
	#CPU_INT_RSVD_09
 9u

	)

435 
	#CPU_INT_RSVD_10
 10u

	)

436 
	#CPU_INT_SVCALL
 11u

	)

437 
	#CPU_INT_DBGMON
 12u

	)

438 
	#CPU_INT_RSVD_13
 13u

	)

439 
	#CPU_INT_PENDSV
 14u

	)

440 
	#CPU_INT_SYSTICK
 15u

	)

441 
	#CPU_INT_EXT0
 16u

	)

449 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

450 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

451 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

452 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

453 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

455 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

456 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

457 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

458 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

459 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

460 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

462 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

463 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

464 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

465 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

466 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

467 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

468 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

469 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

470 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

471 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

472 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

473 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

474 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

475 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

476 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

477 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

478 
	#CPU_REG_NVIC_CPACR
 (*((
CPU_REG32
 *)(0xE000ED88))

	)

480 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

481 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

482 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

483 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

484 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

485 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

486 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

487 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

488 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

489 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

490 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

491 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

492 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

493 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

495 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

496 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

497 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

498 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

499 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

501 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

502 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

503 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

504 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

506 
	#CPU_REG_SCB_FPCCR
 (*((
CPU_REG32
 *)(0xE000EF34))

	)

507 
	#CPU_REG_SCB_FPCAR
 (*((
CPU_REG32
 *)(0xE000EF38))

	)

508 
	#CPU_REG_SCB_FPDSCR
 (*((
CPU_REG32
 *)(0xE000EF3C))

	)

518 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

519 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

520 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

521 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

525 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

526 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

529 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

530 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

531 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

532 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

533 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

534 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

535 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

536 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

539 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

542 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

543 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

544 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

545 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

548 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

549 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

550 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

553 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

554 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

555 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

556 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

557 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

558 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

561 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

562 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

563 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

564 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

565 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

566 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

567 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

568 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

569 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

570 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

571 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

572 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

573 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

574 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

577 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

578 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

579 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

580 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

581 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

582 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

583 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

584 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

585 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

586 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

587 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

588 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

589 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

590 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

591 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

592 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

593 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

596 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

597 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

598 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

601 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

602 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

603 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

604 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

605 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

608 
	#CPU_REG_NVIC_CPACR_CP10_FULL_ACCESS
 0x00300000

	)

609 
	#CPU_REG_NVIC_CPACR_CP11_FULL_ACCESS
 0x00C00000

	)

617 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

626 #ide 
CPU_CFG_ADDR_SIZE


633 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

634 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

635 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

636 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

645 #ide 
CPU_CFG_DATA_SIZE


652 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

653 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

654 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

655 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

664 #ide 
CPU_CFG_DATA_SIZE_MAX


671 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

672 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

673 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

674 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

684 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

692 #ide 
CPU_CFG_ENDIAN_TYPE


697 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

698 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

707 #ide 
CPU_CFG_STK_GROWTH


712 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

713 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

722 #ide 
CPU_CFG_CRITICAL_METHOD


728 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

729 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

730 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

746 #ifde
__lulus


	@uC-CPU/ARM-Cortex-M4/IAR/cpu_c.c

44 
	#MICRIUM_SOURCE


	)

45 
	~<u.h
>

46 
	~<u_ce.h
>

48 
	~<lib_def.h
>

50 #ifde
__lulus


61 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

63 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

64 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

65 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

68 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

69 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

70 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

133 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

134 
CPU_INT08U
 
b_nbr
)

136 
CPU_ADDR
 
b_wd_off
;

137 
CPU_ADDR
 
b_wd_addr
;

140 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

141 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

142 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

143 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

145 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

147 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

148 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

149 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

150 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

152 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

175 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

176 
CPU_INT08U
 
b_nbr
)

178 
CPU_ADDR
 
b_wd_off
;

179 
CPU_ADDR
 
b_wd_addr
;

182 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

183 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

184 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

185 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

187 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

189 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

190 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

191 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

192 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

194 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

247 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

249 
CPU_INT08U
 
group
;

250 
CPU_INT08U
 
pos_max
;

251 
CPU_INT08U
 
nbr
;

252 
CPU_SR_ALLOC
();

255 
pos
) {

256 
CPU_INT_STK_PTR
:

257 
CPU_INT_RSVD_07
:

258 
CPU_INT_RSVD_08
:

259 
CPU_INT_RSVD_09
:

260 
CPU_INT_RSVD_10
:

261 
CPU_INT_RSVD_13
:

266 
CPU_INT_RESET
:

267 
CPU_INT_NMI
:

268 
CPU_INT_HFAULT
:

269 
CPU_INT_SVCALL
:

270 
CPU_INT_DBGMON
:

271 
CPU_INT_PENDSV
:

274 
CPU_INT_MEM
:

275 
CPU_CRITICAL_ENTER
();

276 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

277 
CPU_CRITICAL_EXIT
();

280 
CPU_INT_BUSFAULT
:

281 
CPU_CRITICAL_ENTER
();

282 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

283 
CPU_CRITICAL_EXIT
();

286 
CPU_INT_USAGEFAULT
:

287 
CPU_CRITICAL_ENTER
();

288 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

289 
CPU_CRITICAL_EXIT
();

292 
CPU_INT_SYSTICK
:

293 
CPU_CRITICAL_ENTER
();

294 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

295 
CPU_CRITICAL_EXIT
();

301 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

302 i(
pos
 < 
pos_max
) {

303 
group
 = (
pos
 - 16) / 32;

304 
nbr
 = (
pos
 - 16) % 32;

306 
CPU_CRITICAL_ENTER
();

307 
CPU_REG_NVIC_CLREN
(
group

DEF_BIT
(
nbr
);

308 
CPU_CRITICAL_EXIT
();

335 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

337 
CPU_INT08U
 
group
;

338 
CPU_INT08U
 
nbr
;

339 
CPU_INT08U
 
pos_max
;

340 
CPU_SR_ALLOC
();

343 
pos
) {

344 
CPU_INT_STK_PTR
:

345 
CPU_INT_RSVD_07
:

346 
CPU_INT_RSVD_08
:

347 
CPU_INT_RSVD_09
:

348 
CPU_INT_RSVD_10
:

349 
CPU_INT_RSVD_13
:

354 
CPU_INT_RESET
:

355 
CPU_INT_NMI
:

356 
CPU_INT_HFAULT
:

357 
CPU_INT_SVCALL
:

358 
CPU_INT_DBGMON
:

359 
CPU_INT_PENDSV
:

362 
CPU_INT_MEM
:

363 
CPU_CRITICAL_ENTER
();

364 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

365 
CPU_CRITICAL_EXIT
();

368 
CPU_INT_BUSFAULT
:

369 
CPU_CRITICAL_ENTER
();

370 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

371 
CPU_CRITICAL_EXIT
();

374 
CPU_INT_USAGEFAULT
:

375 
CPU_CRITICAL_ENTER
();

376 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

377 
CPU_CRITICAL_EXIT
();

380 
CPU_INT_SYSTICK
:

381 
CPU_CRITICAL_ENTER
();

382 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

383 
CPU_CRITICAL_EXIT
();

389 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

390 i(
pos
 < 
pos_max
) {

391 
group
 = (
pos
 - 16) / 32;

392 
nbr
 = (
pos
 - 16) % 32;

394 
CPU_CRITICAL_ENTER
();

395 
CPU_REG_NVIC_SETEN
(
group

DEF_BIT
(
nbr
);

396 
CPU_CRITICAL_EXIT
();

433 
CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

436 
CPU_INT08U
 
group
;

437 
CPU_INT08U
 
nbr
;

438 
CPU_INT08U
 
pos_max
;

439 
CPU_SR_ALLOC
();

442 
pos
) {

443 
CPU_INT_STK_PTR
:

444 
CPU_INT_RSVD_07
:

445 
CPU_INT_RSVD_08
:

446 
CPU_INT_RSVD_09
:

447 
CPU_INT_RSVD_10
:

448 
CPU_INT_RSVD_13
:

451 
CPU_INT_RESET
:

452 
CPU_INT_NMI
:

453 
CPU_INT_HFAULT
:

454 
CPU_INT_MEM
:

455 
CPU_INT_SVCALL
:

456 
CPU_INT_DBGMON
:

457 
CPU_INT_PENDSV
:

458 
CPU_INT_BUSFAULT
:

459 
CPU_INT_USAGEFAULT
:

460 
CPU_INT_SYSTICK
:

464 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

465 i(
pos
 < 
pos_max
) {

466 
group
 = (
pos
 - 16) / 32;

467 
nbr
 = (
pos
 - 16) % 32;

469 
CPU_CRITICAL_ENTER
();

470 
CPU_REG_NVIC_CLRPEND
(
group

DEF_BIT
(
nbr
);

471 
CPU_CRITICAL_EXIT
();

504 
CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

505 
CPU_INT08U
 
io
)

507 
CPU_INT08U
 
group
;

508 
CPU_INT08U
 
nbr
;

509 
CPU_INT08U
 
pos_max
;

510 
CPU_INT32U
 
mp
;

511 
CPU_SR_ALLOC
();

514 
pos
) {

515 
CPU_INT_STK_PTR
:

516 
CPU_INT_RSVD_07
:

517 
CPU_INT_RSVD_08
:

518 
CPU_INT_RSVD_09
:

519 
CPU_INT_RSVD_10
:

520 
CPU_INT_RSVD_13
:

525 
CPU_INT_RESET
:

526 
CPU_INT_NMI
:

527 
CPU_INT_HFAULT
:

530 
CPU_INT_MEM
:

531 
CPU_CRITICAL_ENTER
();

532 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

533 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

534 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

535 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

536 
CPU_CRITICAL_EXIT
();

539 
CPU_INT_BUSFAULT
:

540 
CPU_CRITICAL_ENTER
();

541 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

542 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

543 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

544 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

545 
CPU_CRITICAL_EXIT
();

548 
CPU_INT_USAGEFAULT
:

549 
CPU_CRITICAL_ENTER
();

550 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

551 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

552 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

553 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

554 
CPU_CRITICAL_EXIT
();

557 
CPU_INT_SVCALL
:

558 
CPU_CRITICAL_ENTER
();

559 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

560 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

561 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

562 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

563 
CPU_CRITICAL_EXIT
();

566 
CPU_INT_DBGMON
:

567 
CPU_CRITICAL_ENTER
();

568 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

569 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

570 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

571 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

572 
CPU_CRITICAL_EXIT
();

575 
CPU_INT_PENDSV
:

576 
CPU_CRITICAL_ENTER
();

577 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

578 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

579 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

580 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

581 
CPU_CRITICAL_EXIT
();

584 
CPU_INT_SYSTICK
:

585 
CPU_CRITICAL_ENTER
();

586 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

587 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

588 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

589 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

590 
CPU_CRITICAL_EXIT
();

596 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

597 i(
pos
 < 
pos_max
) {

598 
group
 = (
pos
 - 16) / 4;

599 
nbr
 = (
pos
 - 16) % 4;

601 
CPU_CRITICAL_ENTER
();

602 
mp
 = 
CPU_REG_NVIC_PRIO
(
group
);

603 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

604 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

605 
CPU_REG_NVIC_PRIO
(
group

mp
;

606 
CPU_CRITICAL_EXIT
();

634 
CPU_INT16S
 
CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

636 
CPU_INT08U
 
group
;

637 
CPU_INT08U
 
nbr
;

638 
CPU_INT08U
 
pos_max
;

639 
CPU_INT16S
 
io
;

640 
CPU_INT32U
 
mp
;

641 
CPU_SR_ALLOC
();

644 
pos
) {

645 
CPU_INT_STK_PTR
:

646 
CPU_INT_RSVD_07
:

647 
CPU_INT_RSVD_08
:

648 
CPU_INT_RSVD_09
:

649 
CPU_INT_RSVD_10
:

650 
CPU_INT_RSVD_13
:

651 
io
 = 
DEF_INT_16S_MIN_VAL
;

656 
CPU_INT_RESET
:

657 
io
 = -3;

660 
CPU_INT_NMI
:

661 
io
 = -2;

664 
CPU_INT_HFAULT
:

665 
io
 = -1;

669 
CPU_INT_MEM
:

670 
CPU_CRITICAL_ENTER
();

671 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

672 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

673 
CPU_CRITICAL_EXIT
();

677 
CPU_INT_BUSFAULT
:

678 
CPU_CRITICAL_ENTER
();

679 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

680 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

681 
CPU_CRITICAL_EXIT
();

685 
CPU_INT_USAGEFAULT
:

686 
CPU_CRITICAL_ENTER
();

687 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

688 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

691 
CPU_INT_SVCALL
:

692 
CPU_CRITICAL_ENTER
();

693 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

694 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

695 
CPU_CRITICAL_EXIT
();

698 
CPU_INT_DBGMON
:

699 
CPU_CRITICAL_ENTER
();

700 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

701 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

702 
CPU_CRITICAL_EXIT
();

705 
CPU_INT_PENDSV
:

706 
CPU_CRITICAL_ENTER
();

707 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

708 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

709 
CPU_CRITICAL_EXIT
();

712 
CPU_INT_SYSTICK
:

713 
CPU_CRITICAL_ENTER
();

714 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

715 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

716 
CPU_CRITICAL_EXIT
();

722 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

723 i(
pos
 < 
pos_max
) {

724 
group
 = (
pos
 - 16) / 4;

725 
nbr
 = (
pos
 - 16) % 4;

727 
CPU_CRITICAL_ENTER
();

728 
mp
 = 
CPU_REG_NVIC_PRIO
(
group
);

729 
CPU_CRITICAL_EXIT
();

731 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

733 
io
 = 
DEF_INT_16S_MIN_VAL
;

738  (
io
);

741 #ifde
__lulus


	@uC-CPU/ARM-Cortex-M4/RealView/cpu.h

50 #ide 
CPU_MODULE_PRESENT


51 
	#CPU_MODULE_PRESENT


	)

87 
	~<u_def.h
>

88 
	~<u_cfg.h
>

119 
	tCPU_VOID
;

120 
	tCPU_CHAR
;

121 
	tCPU_BOOLEAN
;

122 
	tCPU_INT08U
;

123 sigd 
	tCPU_INT08S
;

124 
	tCPU_INT16U
;

125 sigd 
	tCPU_INT16S
;

126 
	tCPU_INT32U
;

127 sigd 
	tCPU_INT32S
;

128 
	tCPU_INT64U
;

129 sigd 
	tCPU_INT64S
;

131 
	tCPU_FP32
;

132 
	tCPU_FP64
;

135 vީ
	tCPU_INT08U
 
	tCPU_REG08
;

136 vީ
	tCPU_INT16U
 
	tCPU_REG16
;

137 vީ
	tCPU_INT32U
 
	tCPU_REG32
;

138 vީ
	tCPU_INT64U
 
	tCPU_REG64
;

141 (*
	tCPU_FNCT_VOID
)();

142 (*
	tCPU_FNCT_PTR
 )(*
	tp_obj
);

167 
	#CPU_CFG_ADDR_SIZE
 
CPU_WORD_SIZE_32


	)

168 
	#CPU_CFG_DATA_SIZE
 
CPU_WORD_SIZE_32


	)

169 
	#CPU_CFG_DATA_SIZE_MAX
 
CPU_WORD_SIZE_64


	)

171 
	#CPU_CFG_ENDIAN_TYPE
 
CPU_ENDIAN_TYPE_LITTLE


	)

181 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_32
)

182 
CPU_INT32U
 
	tCPU_ADDR
;

183 #i (
CPU_CFG_ADDR_SIZE
 =
CPU_WORD_SIZE_16
)

184 
CPU_INT16U
 
	tCPU_ADDR
;

186 
CPU_INT08U
 
	tCPU_ADDR
;

190 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

191 
CPU_INT32U
 
	tCPU_DATA
;

192 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

193 
CPU_INT16U
 
	tCPU_DATA
;

195 
CPU_INT08U
 
	tCPU_DATA
;

199 
CPU_DATA
 
	tCPU_ALIGN
;

200 
CPU_ADDR
 
	tCPU_SIZE_T
;

221 
	#CPU_CFG_STK_GROWTH
 
CPU_STK_GROWTH_HI_TO_LO


	)

223 
	#CPU_CFG_STK_ALIGN_BYTES
 (8u

	)

225 
CPU_INT32U
 
	tCPU_STK
;

226 
CPU_ADDR
 
	tCPU_STK_SIZE
;

301 
	#CPU_CFG_CRITICAL_METHOD
 
CPU_CRITICAL_METHOD_STATUS_LOCAL


	)

303 
CPU_INT32U
 
	tCPU_SR
;

306 #i (
CPU_CFG_CRITICAL_METHOD
 =
CPU_CRITICAL_METHOD_STATUS_LOCAL
)

307 
	#CPU_SR_ALLOC
(
CPU_SR
 
u_
 = (CPU_SR)0

	)

309 
	#CPU_SR_ALLOC
()

	)

314 
	#CPU_INT_DIS
(d{ 
u_
 = 
	`CPU_SR_Save
(); 
	}
} 0

	)

315 
	#CPU_INT_EN
(d{ 
	`CPU_SR_Ree
(
u_
); } 0

	)

318 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


321 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); \

	)

322 
CPU_IDisMsS
(); } 0)

325 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_IDisMsSt
(); \

	)

326 
	`CPU_INT_EN
(); 
	}
} 0)

330 
	#CPU_CRITICAL_ENTER
(d{ 
	`CPU_INT_DIS
(); 
	}
} 0

	)

331 
	#CPU_CRITICAL_EXIT
(d{ 
	`CPU_INT_EN
(); } 0

	)

349 
	#CPU_MB
(
	`__dsb
(0xF)

	)

350 
	#CPU_RMB
(
	`__dsb
(0xF)

	)

351 
	#CPU_WMB
(
	`__dsb
(0xF)

	)

379 
	#CPU_CFG_LEAD_ZEROS_ASM_PRESENT


	)

382 
	#CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


	)

391 
CPU_IDis
 ();

392 
CPU_IEn
 ();

394 
CPU_ISrcDis
 (
CPU_INT08U
 
pos
);

395 
CPU_ISrcEn
 (
CPU_INT08U
 
pos
);

396 
CPU_ISrcPdC
(
CPU_INT08U
 
pos
);

397 
CPU_INT16S
 
CPU_ISrcPrioG
(
CPU_INT08U
 
pos
);

398 
CPU_ISrcPrioS
(
CPU_INT08U
 
pos
,

399 
CPU_INT08U
 
io
);

402 
CPU_SR
 
CPU_SR_Save
 ();

403 
CPU_SR_Ree
 (
CPU_SR
 
u_
);

406 
CPU_WaFI
 ();

407 
CPU_WaFEx
();

410 
CPU_DATA
 
CPU_RevBs
 (CPU_DATA 
v
);

412 
CPU_BBdC
 (
CPU_ADDR
 
addr
,

413 
CPU_INT08U
 
b_nbr
);

414 
CPU_BBdS
 (
CPU_ADDR
 
addr
,

415 
CPU_INT08U
 
b_nbr
);

424 
	#CPU_INT_STK_PTR
 0u

	)

425 
	#CPU_INT_RESET
 1u

	)

426 
	#CPU_INT_NMI
 2u

	)

427 
	#CPU_INT_HFAULT
 3u

	)

428 
	#CPU_INT_MEM
 4u

	)

429 
	#CPU_INT_BUSFAULT
 5u

	)

430 
	#CPU_INT_USAGEFAULT
 6u

	)

431 
	#CPU_INT_RSVD_07
 7u

	)

432 
	#CPU_INT_RSVD_08
 8u

	)

433 
	#CPU_INT_RSVD_09
 9u

	)

434 
	#CPU_INT_RSVD_10
 10u

	)

435 
	#CPU_INT_SVCALL
 11u

	)

436 
	#CPU_INT_DBGMON
 12u

	)

437 
	#CPU_INT_RSVD_13
 13u

	)

438 
	#CPU_INT_PENDSV
 14u

	)

439 
	#CPU_INT_SYSTICK
 15u

	)

440 
	#CPU_INT_EXT0
 16u

	)

448 
	#CPU_REG_NVIC_NVIC
 (*((
CPU_REG32
 *)(0xE000E004))

	)

449 
	#CPU_REG_NVIC_ST_CTRL
 (*((
CPU_REG32
 *)(0xE000E010))

	)

450 
	#CPU_REG_NVIC_ST_RELOAD
 (*((
CPU_REG32
 *)(0xE000E014))

	)

451 
	#CPU_REG_NVIC_ST_CURRENT
 (*((
CPU_REG32
 *)(0xE000E018))

	)

452 
	#CPU_REG_NVIC_ST_CAL
 (*((
CPU_REG32
 *)(0xE000E01C))

	)

454 
	#CPU_REG_NVIC_SETEN
(
n
(*((
CPU_REG32
 *)(0xE000E100 + (n* 4u))

	)

455 
	#CPU_REG_NVIC_CLREN
(
n
(*((
CPU_REG32
 *)(0xE000E180 + (n* 4u))

	)

456 
	#CPU_REG_NVIC_SETPEND
(
n
(*((
CPU_REG32
 *)(0xE000E200 + (n* 4u))

	)

457 
	#CPU_REG_NVIC_CLRPEND
(
n
(*((
CPU_REG32
 *)(0xE000E280 + (n* 4u))

	)

458 
	#CPU_REG_NVIC_ACTIVE
(
n
(*((
CPU_REG32
 *)(0xE000E300 + (n* 4u))

	)

459 
	#CPU_REG_NVIC_PRIO
(
n
(*((
CPU_REG32
 *)(0xE000E400 + (n* 4u))

	)

461 
	#CPU_REG_NVIC_CPUID
 (*((
CPU_REG32
 *)(0xE000ED00))

	)

462 
	#CPU_REG_NVIC_ICSR
 (*((
CPU_REG32
 *)(0xE000ED04))

	)

463 
	#CPU_REG_NVIC_VTOR
 (*((
CPU_REG32
 *)(0xE000ED08))

	)

464 
	#CPU_REG_NVIC_AIRCR
 (*((
CPU_REG32
 *)(0xE000ED0C))

	)

465 
	#CPU_REG_NVIC_SCR
 (*((
CPU_REG32
 *)(0xE000ED10))

	)

466 
	#CPU_REG_NVIC_CCR
 (*((
CPU_REG32
 *)(0xE000ED14))

	)

467 
	#CPU_REG_NVIC_SHPRI1
 (*((
CPU_REG32
 *)(0xE000ED18))

	)

468 
	#CPU_REG_NVIC_SHPRI2
 (*((
CPU_REG32
 *)(0xE000ED1C))

	)

469 
	#CPU_REG_NVIC_SHPRI3
 (*((
CPU_REG32
 *)(0xE000ED20))

	)

470 
	#CPU_REG_NVIC_SHCSR
 (*((
CPU_REG32
 *)(0xE000ED24))

	)

471 
	#CPU_REG_NVIC_CFSR
 (*((
CPU_REG32
 *)(0xE000ED28))

	)

472 
	#CPU_REG_NVIC_HFSR
 (*((
CPU_REG32
 *)(0xE000ED2C))

	)

473 
	#CPU_REG_NVIC_DFSR
 (*((
CPU_REG32
 *)(0xE000ED30))

	)

474 
	#CPU_REG_NVIC_MMFAR
 (*((
CPU_REG32
 *)(0xE000ED34))

	)

475 
	#CPU_REG_NVIC_BFAR
 (*((
CPU_REG32
 *)(0xE000ED38))

	)

476 
	#CPU_REG_NVIC_AFSR
 (*((
CPU_REG32
 *)(0xE000ED3C))

	)

478 
	#CPU_REG_NVIC_PFR0
 (*((
CPU_REG32
 *)(0xE000ED40))

	)

479 
	#CPU_REG_NVIC_PFR1
 (*((
CPU_REG32
 *)(0xE000ED44))

	)

480 
	#CPU_REG_NVIC_DFR0
 (*((
CPU_REG32
 *)(0xE000ED48))

	)

481 
	#CPU_REG_NVIC_AFR0
 (*((
CPU_REG32
 *)(0xE000ED4C))

	)

482 
	#CPU_REG_NVIC_MMFR0
 (*((
CPU_REG32
 *)(0xE000ED50))

	)

483 
	#CPU_REG_NVIC_MMFR1
 (*((
CPU_REG32
 *)(0xE000ED54))

	)

484 
	#CPU_REG_NVIC_MMFR2
 (*((
CPU_REG32
 *)(0xE000ED58))

	)

485 
	#CPU_REG_NVIC_MMFR3
 (*((
CPU_REG32
 *)(0xE000ED5C))

	)

486 
	#CPU_REG_NVIC_ISAFR0
 (*((
CPU_REG32
 *)(0xE000ED60))

	)

487 
	#CPU_REG_NVIC_ISAFR1
 (*((
CPU_REG32
 *)(0xE000ED64))

	)

488 
	#CPU_REG_NVIC_ISAFR2
 (*((
CPU_REG32
 *)(0xE000ED68))

	)

489 
	#CPU_REG_NVIC_ISAFR3
 (*((
CPU_REG32
 *)(0xE000ED6C))

	)

490 
	#CPU_REG_NVIC_ISAFR4
 (*((
CPU_REG32
 *)(0xE000ED70))

	)

491 
	#CPU_REG_NVIC_SW_TRIG
 (*((
CPU_REG32
 *)(0xE000EF00))

	)

493 
	#CPU_REG_MPU_TYPE
 (*((
CPU_REG32
 *)(0xE000ED90))

	)

494 
	#CPU_REG_MPU_CTRL
 (*((
CPU_REG32
 *)(0xE000ED94))

	)

495 
	#CPU_REG_MPU_REG_NBR
 (*((
CPU_REG32
 *)(0xE000ED98))

	)

496 
	#CPU_REG_MPU_REG_BASE
 (*((
CPU_REG32
 *)(0xE000ED9C))

	)

497 
	#CPU_REG_MPU_REG_ATTR
 (*((
CPU_REG32
 *)(0xE000EDA0))

	)

499 
	#CPU_REG_DBG_CTRL
 (*((
CPU_REG32
 *)(0xE000EDF0))

	)

500 
	#CPU_REG_DBG_SELECT
 (*((
CPU_REG32
 *)(0xE000EDF4))

	)

501 
	#CPU_REG_DBG_DATA
 (*((
CPU_REG32
 *)(0xE000EDF8))

	)

502 
	#CPU_REG_DBG_INT
 (*((
CPU_REG32
 *)(0xE000EDFC))

	)

512 
	#CPU_REG_NVIC_ST_CTRL_COUNTFLAG
 0x00010000

	)

513 
	#CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 0x00000004

	)

514 
	#CPU_REG_NVIC_ST_CTRL_TICKINT
 0x00000002

	)

515 
	#CPU_REG_NVIC_ST_CTRL_ENABLE
 0x00000001

	)

519 
	#CPU_REG_NVIC_ST_CAL_NOREF
 0x80000000

	)

520 
	#CPU_REG_NVIC_ST_CAL_SKEW
 0x40000000

	)

523 
	#CPU_REG_NVIC_ICSR_NMIPENDSET
 0x80000000

	)

524 
	#CPU_REG_NVIC_ICSR_PENDSVSET
 0x10000000

	)

525 
	#CPU_REG_NVIC_ICSR_PENDSVCLR
 0x08000000

	)

526 
	#CPU_REG_NVIC_ICSR_PENDSTSET
 0x04000000

	)

527 
	#CPU_REG_NVIC_ICSR_PENDSTCLR
 0x02000000

	)

528 
	#CPU_REG_NVIC_ICSR_ISRPREEMPT
 0x00800000

	)

529 
	#CPU_REG_NVIC_ICSR_ISRPENDING
 0x00400000

	)

530 
	#CPU_REG_NVIC_ICSR_RETTOBASE
 0x00000800

	)

533 
	#CPU_REG_NVIC_VTOR_TBLBASE
 0x20000000

	)

536 
	#CPU_REG_NVIC_AIRCR_ENDIANNESS
 0x00008000

	)

537 
	#CPU_REG_NVIC_AIRCR_SYSRESETREQ
 0x00000004

	)

538 
	#CPU_REG_NVIC_AIRCR_VECTCLRACTIVE
 0x00000002

	)

539 
	#CPU_REG_NVIC_AIRCR_VECTRESET
 0x00000001

	)

542 
	#CPU_REG_NVIC_SCR_SEVONPEND
 0x00000010

	)

543 
	#CPU_REG_NVIC_SCR_SLEEPDEEP
 0x00000004

	)

544 
	#CPU_REG_NVIC_SCR_SLEEPONEXIT
 0x00000002

	)

547 
	#CPU_REG_NVIC_CCR_STKALIGN
 0x00000200

	)

548 
	#CPU_REG_NVIC_CCR_BFHFNMIGN
 0x00000100

	)

549 
	#CPU_REG_NVIC_CCR_DIV_0_TRP
 0x00000010

	)

550 
	#CPU_REG_NVIC_CCR_UNALIGN_TRP
 0x00000008

	)

551 
	#CPU_REG_NVIC_CCR_USERSETMPEND
 0x00000002

	)

552 
	#CPU_REG_NVIC_CCR_NONBASETHRDENA
 0x00000001

	)

555 
	#CPU_REG_NVIC_SHCSR_USGFAULTENA
 0x00040000

	)

556 
	#CPU_REG_NVIC_SHCSR_BUSFAULTENA
 0x00020000

	)

557 
	#CPU_REG_NVIC_SHCSR_MEMFAULTENA
 0x00010000

	)

558 
	#CPU_REG_NVIC_SHCSR_SVCALLPENDED
 0x00008000

	)

559 
	#CPU_REG_NVIC_SHCSR_BUSFAULTPENDED
 0x00004000

	)

560 
	#CPU_REG_NVIC_SHCSR_MEMFAULTPENDED
 0x00002000

	)

561 
	#CPU_REG_NVIC_SHCSR_USGFAULTPENDED
 0x00001000

	)

562 
	#CPU_REG_NVIC_SHCSR_SYSTICKACT
 0x00000800

	)

563 
	#CPU_REG_NVIC_SHCSR_PENDSVACT
 0x00000400

	)

564 
	#CPU_REG_NVIC_SHCSR_MONITORACT
 0x00000100

	)

565 
	#CPU_REG_NVIC_SHCSR_SVCALLACT
 0x00000080

	)

566 
	#CPU_REG_NVIC_SHCSR_USGFAULTACT
 0x00000008

	)

567 
	#CPU_REG_NVIC_SHCSR_BUSFAULTACT
 0x00000002

	)

568 
	#CPU_REG_NVIC_SHCSR_MEMFAULTACT
 0x00000001

	)

571 
	#CPU_REG_NVIC_CFSR_DIVBYZERO
 0x02000000

	)

572 
	#CPU_REG_NVIC_CFSR_UNALIGNED
 0x01000000

	)

573 
	#CPU_REG_NVIC_CFSR_NOCP
 0x00080000

	)

574 
	#CPU_REG_NVIC_CFSR_INVPC
 0x00040000

	)

575 
	#CPU_REG_NVIC_CFSR_INVSTATE
 0x00020000

	)

576 
	#CPU_REG_NVIC_CFSR_UNDEFINSTR
 0x00010000

	)

577 
	#CPU_REG_NVIC_CFSR_BFARVALID
 0x00008000

	)

578 
	#CPU_REG_NVIC_CFSR_STKERR
 0x00001000

	)

579 
	#CPU_REG_NVIC_CFSR_UNSTKERR
 0x00000800

	)

580 
	#CPU_REG_NVIC_CFSR_IMPRECISERR
 0x00000400

	)

581 
	#CPU_REG_NVIC_CFSR_PRECISERR
 0x00000200

	)

582 
	#CPU_REG_NVIC_CFSR_IBUSERR
 0x00000100

	)

583 
	#CPU_REG_NVIC_CFSR_MMARVALID
 0x00000080

	)

584 
	#CPU_REG_NVIC_CFSR_MSTKERR
 0x00000010

	)

585 
	#CPU_REG_NVIC_CFSR_MUNSTKERR
 0x00000008

	)

586 
	#CPU_REG_NVIC_CFSR_DACCVIOL
 0x00000002

	)

587 
	#CPU_REG_NVIC_CFSR_IACCVIOL
 0x00000001

	)

590 
	#CPU_REG_NVIC_HFSR_DEBUGEVT
 0x80000000

	)

591 
	#CPU_REG_NVIC_HFSR_FORCED
 0x40000000

	)

592 
	#CPU_REG_NVIC_HFSR_VECTTBL
 0x00000002

	)

595 
	#CPU_REG_NVIC_DFSR_EXTERNAL
 0x00000010

	)

596 
	#CPU_REG_NVIC_DFSR_VCATCH
 0x00000008

	)

597 
	#CPU_REG_NVIC_DFSR_DWTTRAP
 0x00000004

	)

598 
	#CPU_REG_NVIC_DFSR_BKPT
 0x00000002

	)

599 
	#CPU_REG_NVIC_DFSR_HALTED
 0x00000001

	)

608 
	#CPU_MSK_NVIC_ICSR_VECT_ACTIVE
 0x000001FF

	)

617 #ide 
CPU_CFG_ADDR_SIZE


624 #i ((
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_08
) && \

625 (
	gCPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_16
) && \

626 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_32
) && \

627 (
CPU_CFG_ADDR_SIZE
 !
CPU_WORD_SIZE_64
))

636 #ide 
CPU_CFG_DATA_SIZE


643 #i ((
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_08
) && \

644 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_16
) && \

645 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_32
) && \

646 (
CPU_CFG_DATA_SIZE
 !
CPU_WORD_SIZE_64
))

655 #ide 
CPU_CFG_DATA_SIZE_MAX


662 #i ((
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_08
) && \

663 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_16
) && \

664 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_32
) && \

665 (
CPU_CFG_DATA_SIZE_MAX
 !
CPU_WORD_SIZE_64
))

675 #i (
CPU_CFG_DATA_SIZE_MAX
 < 
CPU_CFG_DATA_SIZE
)

683 #ide 
CPU_CFG_ENDIAN_TYPE


688 #i ((
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_BIG
 ) && \

689 (
CPU_CFG_ENDIAN_TYPE
 !
CPU_ENDIAN_TYPE_LITTLE
))

698 #ide 
CPU_CFG_STK_GROWTH


703 #i ((
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_LO_TO_HI
) && \

704 (
CPU_CFG_STK_GROWTH
 !
CPU_STK_GROWTH_HI_TO_LO
))

713 #ide 
CPU_CFG_CRITICAL_METHOD


719 #i ((
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_INT_DIS_EN
 ) && \

720 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_STK
 ) && \

721 (
CPU_CFG_CRITICAL_METHOD
 !
CPU_CRITICAL_METHOD_STATUS_LOCAL
))

	@uC-CPU/ARM-Cortex-M4/RealView/cpu_c.c

47 
	#MICRIUM_SOURCE


	)

48 
	~<u.h
>

49 
	~<u_ce.h
>

51 
	~<lib_def.h
>

60 
	#CPU_INT_SRC_POS_MAX
 ((((
CPU_REG_NVIC_NVIC
 + 1& 0x1F* 32+ 16)

	)

62 
	#CPU_BIT_BAND_SRAM_REG_LO
 0x20000000

	)

63 
	#CPU_BIT_BAND_SRAM_REG_HI
 0x200FFFFF

	)

64 
	#CPU_BIT_BAND_SRAM_BASE
 0x22000000

	)

67 
	#CPU_BIT_BAND_PERIPH_REG_LO
 0x40000000

	)

68 
	#CPU_BIT_BAND_PERIPH_REG_HI
 0x400FFFFF

	)

69 
	#CPU_BIT_BAND_PERIPH_BASE
 0x42000000

	)

132 
	$CPU_BBdC
 (
CPU_ADDR
 
addr
,

133 
CPU_INT08U
 
b_nbr
)

135 
CPU_ADDR
 
b_wd_off
;

136 
CPU_ADDR
 
b_wd_addr
;

139 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

140 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

141 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

142 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

144 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

146 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

147 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

148 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

149 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

151 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 0;

153 
	}
}

174 
	$CPU_BBdS
 (
CPU_ADDR
 
addr
,

175 
CPU_INT08U
 
b_nbr
)

177 
CPU_ADDR
 
b_wd_off
;

178 
CPU_ADDR
 
b_wd_addr
;

181 i((
addr
 >
CPU_BIT_BAND_SRAM_REG_LO
) &&

182 (
addr
 <
CPU_BIT_BAND_SRAM_REG_HI
)) {

183 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_SRAM_REG_LO
 ) * 32+ (
b_nbr
 * 4);

184 
b_wd_addr
 = 
CPU_BIT_BAND_SRAM_BASE
 + 
b_wd_off
;

186 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

188 } i((
addr
 >
CPU_BIT_BAND_PERIPH_REG_LO
) &&

189 (
addr
 <
CPU_BIT_BAND_PERIPH_REG_HI
)) {

190 
b_wd_off
 = ((
addr
 - 
CPU_BIT_BAND_PERIPH_REG_LO
* 32+ (
b_nbr
 * 4);

191 
b_wd_addr
 = 
CPU_BIT_BAND_PERIPH_BASE
 + 
b_wd_off
;

193 *(vީ
CPU_INT32U
 *)(
b_wd_addr
) = 1;

195 
	}
}

247 
	$CPU_ISrcDis
 (
CPU_INT08U
 
pos
)

249 
CPU_INT08U
 
group
;

250 
CPU_INT08U
 
pos_max
;

251 
CPU_INT08U
 
nbr
;

252 
	`CPU_SR_ALLOC
();

255 
pos
) {

256 
CPU_INT_STK_PTR
:

257 
CPU_INT_RSVD_07
:

258 
CPU_INT_RSVD_08
:

259 
CPU_INT_RSVD_09
:

260 
CPU_INT_RSVD_10
:

261 
CPU_INT_RSVD_13
:

266 
CPU_INT_RESET
:

267 
CPU_INT_NMI
:

268 
CPU_INT_HFAULT
:

269 
CPU_INT_SVCALL
:

270 
CPU_INT_DBGMON
:

271 
CPU_INT_PENDSV
:

274 
CPU_INT_MEM
:

275 
	`CPU_CRITICAL_ENTER
();

276 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

277 
	`CPU_CRITICAL_EXIT
();

280 
CPU_INT_BUSFAULT
:

281 
	`CPU_CRITICAL_ENTER
();

282 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

283 
	`CPU_CRITICAL_EXIT
();

286 
CPU_INT_USAGEFAULT
:

287 
	`CPU_CRITICAL_ENTER
();

288 
CPU_REG_NVIC_SHCSR
 &~
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

289 
	`CPU_CRITICAL_EXIT
();

292 
CPU_INT_SYSTICK
:

293 
	`CPU_CRITICAL_ENTER
();

294 
CPU_REG_NVIC_ST_CTRL
 &~
CPU_REG_NVIC_ST_CTRL_ENABLE
;

295 
	`CPU_CRITICAL_EXIT
();

301 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

302 i(
pos
 < 
pos_max
) {

303 
group
 = (
pos
 - 16) / 32;

304 
nbr
 = (
pos
 - 16) % 32;

306 
	`CPU_CRITICAL_ENTER
();

307 
	`CPU_REG_NVIC_CLREN
(
group

	`DEF_BIT
(
nbr
);

308 
	`CPU_CRITICAL_EXIT
();

312 
	}
}

335 
	$CPU_ISrcEn
 (
CPU_INT08U
 
pos
)

337 
CPU_INT08U
 
group
;

338 
CPU_INT08U
 
nbr
;

339 
CPU_INT08U
 
pos_max
;

340 
	`CPU_SR_ALLOC
();

343 
pos
) {

344 
CPU_INT_STK_PTR
:

345 
CPU_INT_RSVD_07
:

346 
CPU_INT_RSVD_08
:

347 
CPU_INT_RSVD_09
:

348 
CPU_INT_RSVD_10
:

349 
CPU_INT_RSVD_13
:

354 
CPU_INT_RESET
:

355 
CPU_INT_NMI
:

356 
CPU_INT_HFAULT
:

357 
CPU_INT_SVCALL
:

358 
CPU_INT_DBGMON
:

359 
CPU_INT_PENDSV
:

362 
CPU_INT_MEM
:

363 
	`CPU_CRITICAL_ENTER
();

364 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_MEMFAULTENA
;

365 
	`CPU_CRITICAL_EXIT
();

368 
CPU_INT_BUSFAULT
:

369 
	`CPU_CRITICAL_ENTER
();

370 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_BUSFAULTENA
;

371 
	`CPU_CRITICAL_EXIT
();

374 
CPU_INT_USAGEFAULT
:

375 
	`CPU_CRITICAL_ENTER
();

376 
CPU_REG_NVIC_SHCSR
 |
CPU_REG_NVIC_SHCSR_USGFAULTENA
;

377 
	`CPU_CRITICAL_EXIT
();

380 
CPU_INT_SYSTICK
:

381 
	`CPU_CRITICAL_ENTER
();

382 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_ENABLE
;

383 
	`CPU_CRITICAL_EXIT
();

389 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

390 i(
pos
 < 
pos_max
) {

391 
group
 = (
pos
 - 16) / 32;

392 
nbr
 = (
pos
 - 16) % 32;

394 
	`CPU_CRITICAL_ENTER
();

395 
	`CPU_REG_NVIC_SETEN
(
group

	`DEF_BIT
(
nbr
);

396 
	`CPU_CRITICAL_EXIT
();

400 
	}
}

434 
	$CPU_ISrcPdC
 (
CPU_INT08U
 
pos
)

437 
CPU_INT08U
 
group
;

438 
CPU_INT08U
 
nbr
;

439 
CPU_INT08U
 
pos_max
;

440 
	`CPU_SR_ALLOC
();

443 
pos
) {

444 
CPU_INT_STK_PTR
:

445 
CPU_INT_RSVD_07
:

446 
CPU_INT_RSVD_08
:

447 
CPU_INT_RSVD_09
:

448 
CPU_INT_RSVD_10
:

449 
CPU_INT_RSVD_13
:

452 
CPU_INT_RESET
:

453 
CPU_INT_NMI
:

454 
CPU_INT_HFAULT
:

455 
CPU_INT_MEM
:

456 
CPU_INT_SVCALL
:

457 
CPU_INT_DBGMON
:

458 
CPU_INT_PENDSV
:

459 
CPU_INT_BUSFAULT
:

460 
CPU_INT_USAGEFAULT
:

461 
CPU_INT_SYSTICK
:

465 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

466 i(
pos
 < 
pos_max
) {

467 
group
 = (
pos
 - 16) / 32;

468 
nbr
 = (
pos
 - 16) % 32;

470 
	`CPU_CRITICAL_ENTER
();

471 
	`CPU_REG_NVIC_CLRPEND
(
group

	`DEF_BIT
(
nbr
);

472 
	`CPU_CRITICAL_EXIT
();

476 
	}
}

505 
	$CPU_ISrcPrioS
 (
CPU_INT08U
 
pos
,

506 
CPU_INT08U
 
io
)

508 
CPU_INT08U
 
group
;

509 
CPU_INT08U
 
nbr
;

510 
CPU_INT08U
 
pos_max
;

511 
CPU_INT32U
 
mp
;

512 
	`CPU_SR_ALLOC
();

515 
pos
) {

516 
CPU_INT_STK_PTR
:

517 
CPU_INT_RSVD_07
:

518 
CPU_INT_RSVD_08
:

519 
CPU_INT_RSVD_09
:

520 
CPU_INT_RSVD_10
:

521 
CPU_INT_RSVD_13
:

526 
CPU_INT_RESET
:

527 
CPU_INT_NMI
:

528 
CPU_INT_HFAULT
:

531 
CPU_INT_MEM
:

532 
	`CPU_CRITICAL_ENTER
();

533 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

534 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

535 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

536 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

537 
	`CPU_CRITICAL_EXIT
();

540 
CPU_INT_BUSFAULT
:

541 
	`CPU_CRITICAL_ENTER
();

542 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

543 
mp
 &~(
DEF_OCTET_MASK
 << (1 * 
DEF_OCTET_NBR_BITS
));

544 
mp
 |(
io
 << (1 * 
DEF_OCTET_NBR_BITS
));

545 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

546 
	`CPU_CRITICAL_EXIT
();

549 
CPU_INT_USAGEFAULT
:

550 
	`CPU_CRITICAL_ENTER
();

551 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

552 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

553 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

554 
CPU_REG_NVIC_SHPRI1
 = 
mp
;

555 
	`CPU_CRITICAL_EXIT
();

558 
CPU_INT_SVCALL
:

559 
	`CPU_CRITICAL_ENTER
();

560 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

561 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

562 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

563 
CPU_REG_NVIC_SHPRI2
 = 
mp
;

564 
	`CPU_CRITICAL_EXIT
();

567 
CPU_INT_DBGMON
:

568 
	`CPU_CRITICAL_ENTER
();

569 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

570 
mp
 &~(
DEF_OCTET_MASK
 << (0 * 
DEF_OCTET_NBR_BITS
));

571 
mp
 |(
io
 << (0 * 
DEF_OCTET_NBR_BITS
));

572 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

573 
	`CPU_CRITICAL_EXIT
();

576 
CPU_INT_PENDSV
:

577 
	`CPU_CRITICAL_ENTER
();

578 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

579 
mp
 &~(
DEF_OCTET_MASK
 << (2 * 
DEF_OCTET_NBR_BITS
));

580 
mp
 |(
io
 << (2 * 
DEF_OCTET_NBR_BITS
));

581 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

582 
	`CPU_CRITICAL_EXIT
();

585 
CPU_INT_SYSTICK
:

586 
	`CPU_CRITICAL_ENTER
();

587 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

588 
mp
 &~((
CPU_INT32U
)
DEF_OCTET_MASK
 << (3 * 
DEF_OCTET_NBR_BITS
));

589 
mp
 |(
io
 << (3 * 
DEF_OCTET_NBR_BITS
));

590 
CPU_REG_NVIC_SHPRI3
 = 
mp
;

591 
	`CPU_CRITICAL_EXIT
();

597 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

598 i(
pos
 < 
pos_max
) {

599 
group
 = (
pos
 - 16) / 4;

600 
nbr
 = (
pos
 - 16) % 4;

602 
	`CPU_CRITICAL_ENTER
();

603 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

604 
mp
 &~(
DEF_OCTET_MASK
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

605 
mp
 |(
io
 << (
nbr
 * 
DEF_OCTET_NBR_BITS
));

606 
	`CPU_REG_NVIC_PRIO
(
group

mp
;

607 
	`CPU_CRITICAL_EXIT
();

611 
	}
}

635 
CPU_INT16S
 
	$CPU_ISrcPrioG
 (
CPU_INT08U
 
pos
)

637 
CPU_INT08U
 
group
;

638 
CPU_INT08U
 
nbr
;

639 
CPU_INT08U
 
pos_max
;

640 
CPU_INT16S
 
io
;

641 
CPU_INT32U
 
mp
;

642 
	`CPU_SR_ALLOC
();

645 
pos
) {

646 
CPU_INT_STK_PTR
:

647 
CPU_INT_RSVD_07
:

648 
CPU_INT_RSVD_08
:

649 
CPU_INT_RSVD_09
:

650 
CPU_INT_RSVD_10
:

651 
CPU_INT_RSVD_13
:

652 
io
 = 
DEF_INT_16S_MIN_VAL
;

657 
CPU_INT_RESET
:

658 
io
 = -3;

661 
CPU_INT_NMI
:

662 
io
 = -2;

665 
CPU_INT_HFAULT
:

666 
io
 = -1;

670 
CPU_INT_MEM
:

671 
	`CPU_CRITICAL_ENTER
();

672 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

673 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

674 
	`CPU_CRITICAL_EXIT
();

678 
CPU_INT_BUSFAULT
:

679 
	`CPU_CRITICAL_ENTER
();

680 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

681 
io
 = (
mp
 >> (1 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

682 
	`CPU_CRITICAL_EXIT
();

686 
CPU_INT_USAGEFAULT
:

687 
	`CPU_CRITICAL_ENTER
();

688 
mp
 = 
CPU_REG_NVIC_SHPRI1
;

689 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

692 
CPU_INT_SVCALL
:

693 
	`CPU_CRITICAL_ENTER
();

694 
mp
 = 
CPU_REG_NVIC_SHPRI2
;

695 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

696 
	`CPU_CRITICAL_EXIT
();

699 
CPU_INT_DBGMON
:

700 
	`CPU_CRITICAL_ENTER
();

701 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

702 
io
 = (
mp
 >> (0 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

703 
	`CPU_CRITICAL_EXIT
();

706 
CPU_INT_PENDSV
:

707 
	`CPU_CRITICAL_ENTER
();

708 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

709 
io
 = (
mp
 >> (2 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

710 
	`CPU_CRITICAL_EXIT
();

713 
CPU_INT_SYSTICK
:

714 
	`CPU_CRITICAL_ENTER
();

715 
mp
 = 
CPU_REG_NVIC_SHPRI3
;

716 
io
 = (
mp
 >> (3 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

717 
	`CPU_CRITICAL_EXIT
();

723 
pos_max
 = 
CPU_INT_SRC_POS_MAX
;

724 i(
pos
 < 
pos_max
) {

725 
group
 = (
pos
 - 16) / 4;

726 
nbr
 = (
pos
 - 16) % 4;

728 
	`CPU_CRITICAL_ENTER
();

729 
mp
 = 
	`CPU_REG_NVIC_PRIO
(
group
);

730 
	`CPU_CRITICAL_EXIT
();

732 
io
 = (
mp
 >> (
nbr
 * 
DEF_OCTET_NBR_BITS
)& 
DEF_OCTET_MASK
;

734 
io
 = 
DEF_INT_16S_MIN_VAL
;

739  (
io
);

740 
	}
}

	@uC-CPU/cpu_core.c

41 
	#MICRIUM_SOURCE


	)

42 
	#CPU_CORE_MODULE


	)

43 
	~<u_ce.h
>

93 #i(!(
defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) || \

94 (
	gCPU_CFG_DATA_SIZE_MAX
 > 
	gCPU_CFG_DATA_SIZE
))

95 cڡ 
CPU_INT08U
 
	gCPU_CLdZosTbl
[256] = {

123 
CPU_INT32U
 cڡ 
	gCPU_EndessTe
 = 0x12345678LU;

132 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

133 
CPU_NameIn
 ();

138 #i ((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

139 (
	gCPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

140 
CPU_TS_In
 ();

144 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


145 
CPU_IDisMsIn
 ();

147 
CPU_TS_TMR
 
CPU_IDisMsMaxCc
(CPU_TS_TMR 
time_t_ts
);

192 
	$CPU_In
 ()

195 #i((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

196 (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

197 
	`CPU_TS_In
();

200 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


201 
	`CPU_IDisMsIn
();

205 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

206 
	`CPU_NameIn
();

208 
	}
}

231 
	$CPU_SW_Exi
 ()

233 
DEF_ON
) {

236 
	}
}

259 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

260 
	$CPU_NameC
 ()

262 
	`CPU_SR_ALLOC
();

265 
	`CPU_CRITICAL_ENTER
();

266 
	`Mem_C
((*)&
CPU_Name
[0],

267 (
CPU_SIZE_T

CPU_CFG_NAME_SIZE
);

268 
	`CPU_CRITICAL_EXIT
();

269 
	}
}

303 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

304 
	$CPU_NameG
 (
CPU_CHAR
 *
p_me
,

305 
CPU_ERR
 *
p_r
)

307 
	`CPU_SR_ALLOC
();

310 i(
p_r
 =(
CPU_ERR
 *)0) {

311 
	`CPU_SW_EXCEPTION
(;);

314 i(
p_me
 =(
CPU_CHAR
 *)0) {

315 *
p_r
 = 
CPU_ERR_NULL_PTR
;

319 
	`CPU_CRITICAL_ENTER
();

320 ()
	`S_Cy_N
(
p_me
,

321 &
CPU_Name
[0],

322 
CPU_CFG_NAME_SIZE
);

323 
	`CPU_CRITICAL_EXIT
();

325 *
p_r
 = 
CPU_ERR_NONE
;

326 
	}
}

356 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

357 
	$CPU_NameS
 (cڡ 
CPU_CHAR
 *
p_me
,

358 
CPU_ERR
 *
p_r
)

360 
CPU_SIZE_T
 
n
;

361 
	`CPU_SR_ALLOC
();

364 i(
p_r
 =(
CPU_ERR
 *)0) {

365 
	`CPU_SW_EXCEPTION
(;);

368 i(
p_me
 =(cڡ 
CPU_CHAR
 *)0) {

369 *
p_r
 = 
CPU_ERR_NULL_PTR
;

373 
n
 = 
	`S_L_N
(
p_me
,

374 
CPU_CFG_NAME_SIZE
);

375 i(
n
 < 
CPU_CFG_NAME_SIZE
) {

376 
	`CPU_CRITICAL_ENTER
();

377 ()
	`S_Cy_N
(&
CPU_Name
[0],

378 
p_me
,

379 
CPU_CFG_NAME_SIZE
);

380 
	`CPU_CRITICAL_EXIT
();

381 *
p_r
 = 
CPU_ERR_NONE
;

384 *
p_r
 = 
CPU_ERR_NAME_SIZE
;

386 
	}
}

442 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

443 
CPU_TS32
 
	$CPU_TS_G32
 ()

445 
CPU_TS32
 
ts
;

446 #i(
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

447 
CPU_TS_TMR
 
tmr_cur
;

448 
CPU_TS_TMR
 
tmr_d
;

449 
	`CPU_SR_ALLOC
();

453 #i(
CPU_CFG_TS_TMR_SIZE
 >
CPU_WORD_SIZE_32
)

454 
ts
 = (
CPU_TS32
)
	`CPU_TS_TmrRd
();

457 
	`CPU_INT_DIS
();

458 
tmr_cur
 = (
CPU_TS_TMR

	`CPU_TS_TmrRd
();

459 
tmr_d
 = (
CPU_TS_TMR
)(
tmr_cur
 - 
CPU_TS_32_TmrPv
);

460 
CPU_TS_32_Accum
 +(
CPU_TS32
 ) 
tmr_d
;

461 
CPU_TS_32_TmrPv
 = (
CPU_TS_TMR

tmr_cur
;

462 
ts
 = (
CPU_TS32
 ) 
CPU_TS_32_Accum
;

463 
	`CPU_INT_EN
();

466  (
ts
);

467 
	}
}

523 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

524 
CPU_TS64
 
	$CPU_TS_G64
 ()

526 
CPU_TS64
 
ts
;

527 #i(
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)

528 
CPU_TS_TMR
 
tmr_cur
;

529 
CPU_TS_TMR
 
tmr_d
;

530 
	`CPU_SR_ALLOC
();

534 #i(
CPU_CFG_TS_TMR_SIZE
 >
CPU_WORD_SIZE_64
)

535 
ts
 = (
CPU_TS64
)
	`CPU_TS_TmrRd
();

538 
	`CPU_INT_DIS
();

539 
tmr_cur
 = (
CPU_TS_TMR

	`CPU_TS_TmrRd
();

540 
tmr_d
 = (
CPU_TS_TMR
)(
tmr_cur
 - 
CPU_TS_64_TmrPv
);

541 
CPU_TS_64_Accum
 +(
CPU_TS64
 ) 
tmr_d
;

542 
CPU_TS_64_TmrPv
 = (
CPU_TS_TMR

tmr_cur
;

543 
ts
 = (
CPU_TS64
 ) 
CPU_TS_64_Accum
;

544 
	`CPU_INT_EN
();

547  (
ts
);

548 
	}
}

577 #i(
CPU_CFG_TS_EN
 =
DEF_ENABLED
)

578 
	$CPU_TS_Upde
 ()

580 #i((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

581 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

582 ()
	`CPU_TS_G32
();

585 #i((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

586 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

587 ()
	`CPU_TS_G64
();

589 
	}
}

619 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

620 
CPU_TS_TMR_FREQ
 
	$CPU_TS_TmrFqG
 (
CPU_ERR
 *
p_r
)

622 
CPU_TS_TMR_FREQ
 
eq_hz
;

625 i(
p_r
 =(
CPU_ERR
 *)0) {

626 
	`CPU_SW_EXCEPTION
(;);

629 
eq_hz
 = 
CPU_TS_TmrFq_Hz
;

630 *
p_r
 = (
eq_hz
 !0u? 
CPU_ERR_NONE
 : 
CPU_ERR_TS_FREQ_INVALID
;

632  (
eq_hz
);

633 
	}
}

670 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

671 
	$CPU_TS_TmrFqS
 (
CPU_TS_TMR_FREQ
 
eq_hz
)

673 
CPU_TS_TmrFq_Hz
 = 
eq_hz
;

674 
	}
}

701 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


702 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCurRet
 ()

704 
CPU_TS_TMR
 
time_max_ts
;

705 
	`CPU_SR_ALLOC
();

708 
time_max_ts
 = 
	`CPU_IDisMsMaxCurG
();

709 
	`CPU_INT_DIS
();

710 
CPU_IDisMsMaxCur_ts
 = 0u;

711 
	`CPU_INT_EN
();

713  (
time_max_ts
);

714 
	}
}

742 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


743 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCurG
 ()

745 
CPU_TS_TMR
 
time_t_ts
;

746 
CPU_TS_TMR
 
time_max_ts
;

747 
	`CPU_SR_ALLOC
();

750 
	`CPU_INT_DIS
();

751 
time_t_ts
 = 
CPU_IDisMsMaxCur_ts
;

752 
	`CPU_INT_EN
();

753 
time_max_ts
 = 
	`CPU_IDisMsMaxCc
(
time_t_ts
);

755  (
time_max_ts
);

756 
	}
}

784 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


785 
CPU_TS_TMR
 
	$CPU_IDisMsMaxG
 ()

787 
CPU_TS_TMR
 
time_t_ts
;

788 
CPU_TS_TMR
 
time_max_ts
;

789 
	`CPU_SR_ALLOC
();

792 
	`CPU_INT_DIS
();

793 
time_t_ts
 = 
CPU_IDisMsMax_ts
;

794 
	`CPU_INT_EN
();

795 
time_max_ts
 = 
	`CPU_IDisMsMaxCc
(
time_t_ts
);

797  (
time_max_ts
);

798 
	}
}

821 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


822 
	$CPU_IDisMsS
 ()

824 
CPU_IDisMsC
++;

825 i(
CPU_IDisNeC
 == 0u) {

826 
CPU_IDisMsS_ts
 = 
	`CPU_TS_TmrRd
();

828 
CPU_IDisNeC
++;

829 
	}
}

1005 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


1006 
	$CPU_IDisMsSt
 ()

1008 
CPU_TS_TMR
 
time_ts_disd_ts
;

1011 
CPU_IDisNeC
--;

1012 i(
CPU_IDisNeC
 == 0u) {

1013 
CPU_IDisMsSt_ts
 = 
	`CPU_TS_TmrRd
();

1015 
time_ts_disd_ts
 = 
CPU_IDisMsSt_ts
 -

1016 
CPU_IDisMsS_ts
;

1018 i(
CPU_IDisMsMaxCur_ts
 < 
time_ts_disd_ts
) {

1019 
CPU_IDisMsMaxCur_ts
 = 
time_ts_disd_ts
;

1021 i(
CPU_IDisMsMax_ts
 < 
time_ts_disd_ts
) {

1022 
CPU_IDisMsMax_ts
 = 
time_ts_disd_ts
;

1025 
	}
}

1125 #ide 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


1126 
CPU_DATA
 
	$CPU_CLdZos
 (
CPU_DATA
 
v
)

1128 
CPU_DATA
 
nbr_ad_zos
;

1131 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_08
)

1132 
nbr_ad_zos
 = 
	`CPU_CLdZos08
((
CPU_INT08U
)
v
);

1134 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

1135 
nbr_ad_zos
 = 
	`CPU_CLdZos16
((
CPU_INT16U
)
v
);

1137 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
)

1138 
nbr_ad_zos
 = 
	`CPU_CLdZos32
((
CPU_INT32U
)
v
);

1140 #i(
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
)

1141 
nbr_ad_zos
 = 
	`CPU_CLdZos64
((
CPU_INT64U
)
v
);

1144 
nbr_ad_zos
 = 
DEF_INT_CPU_U_MAX_VAL
;

1148  (
nbr_ad_zos
);

1149 
	}
}

1189 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

1190 
CPU_DATA
 
	$CPU_CLdZos08
 (
CPU_INT08U
 
v
)

1192 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1193 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
)))

1194 
CPU_DATA
 
ix
;

1196 
CPU_DATA
 
nbr_ad_zos
;

1199 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1200 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
))

1201 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1202 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_08
* 
DEF_OCTET_NBR_BITS
;

1208 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1209 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1213  (
nbr_ad_zos
);

1214 
	}
}

1256 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

1257 
CPU_DATA
 
	$CPU_CLdZos16
 (
CPU_INT16U
 
v
)

1259 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1260 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
)))

1261 
CPU_DATA
 
ix
;

1263 
CPU_DATA
 
nbr_ad_zos
;

1266 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1267 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
))

1268 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1269 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_16
* 
DEF_OCTET_NBR_BITS
;

1273 i(
v
 > 0x00FFu) {

1275 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1276 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1280 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1281 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1286  (
nbr_ad_zos
);

1287 
	}
}

1329 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

1330 
CPU_DATA
 
	$CPU_CLdZos32
 (
CPU_INT32U
 
v
)

1332 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1333 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
)))

1334 
CPU_DATA
 
ix
;

1336 
CPU_DATA
 
nbr_ad_zos
;

1339 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1340 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
))

1341 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1342 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_32
* 
DEF_OCTET_NBR_BITS
;

1346 i(
v
 > 0x0000FFFFu) {

1347 i(
v
 > 0x00FFFFFFu) {

1349 
ix
 = (
CPU_DATA
)(
v
 >> 24u);

1350 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1354 
ix
 = (
CPU_DATA
)(
v
 >> 16u);

1355 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1359 i(
v
 > 0x000000FFu) {

1361 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1362 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 16u);

1366 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1367 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 24u);

1373  (
nbr_ad_zos
);

1374 
	}
}

1416 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

1417 
CPU_DATA
 
	$CPU_CLdZos64
 (
CPU_INT64U
 
v
)

1419 #i (!((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1420 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
)))

1421 
CPU_DATA
 
ix
;

1423 
CPU_DATA
 
nbr_ad_zos
;

1426 #i((
	`defed
(
CPU_CFG_LEAD_ZEROS_ASM_PRESENT
)) && \

1427 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
))

1428 
nbr_ad_zos
 = 
	`CPU_CLdZos
((
CPU_DATA
)
v
);

1429 
nbr_ad_zos
 -(
CPU_CFG_DATA_SIZE
 - 
CPU_WORD_SIZE_64
* 
DEF_OCTET_NBR_BITS
;

1433 i(
v
 > 0x00000000FFFFFFFFu) {

1434 i(
v
 > 0x0000FFFFFFFFFFFFu) {

1435 i(
v
 > 0x00FFFFFFFFFFFFFFu) {

1437 
ix
 = (
CPU_DATA
)(
v
 >> 56u);

1438 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 0u);

1442 
ix
 = (
CPU_DATA
)(
v
 >> 48u);

1443 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 8u);

1447 i(
v
 > 0x000000FFFFFFFFFFu) {

1449 
ix
 = (
CPU_DATA
)(
v
 >> 40u);

1450 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 16u);

1454 
ix
 = (
CPU_DATA
)(
v
 >> 32u);

1455 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 24u);

1460 i(
v
 > 0x000000000000FFFFu) {

1461 i(
v
 > 0x0000000000FFFFFFu) {

1463 
ix
 = (
CPU_DATA
)(
v
 >> 24u);

1464 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 32u);

1468 
ix
 = (
CPU_DATA
)(
v
 >> 16u);

1469 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 40u);

1473 i(
v
 > 0x00000000000000FFu) {

1475 
ix
 = (
CPU_DATA
)(
v
 >> 8u);

1476 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 48u);

1480 
ix
 = (
CPU_DATA
)(
v
 >> 0u);

1481 
nbr_ad_zos
 = (
CPU_DATA
)(
CPU_CLdZosTbl
[
ix
] + 56u);

1488  (
nbr_ad_zos
);

1489 
	}
}

1602 #ide 
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


1603 
CPU_DATA
 
	$CPU_CTZos
 (
CPU_DATA
 
v
)

1605 
CPU_DATA
 
v_b_mask
;

1606 
CPU_DATA
 
nbr_ad_zos
;

1607 
CPU_DATA
 
nbr_a_zos
;

1610 i(
v
 == 0u) {

1611  (
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
);

1615 
v_b_mask
 = 
v
 & ((
CPU_DATA
)~val + 1u);

1616 
nbr_ad_zos
 = 
	`CPU_CLdZos
(
v_b_mask
);

1618 
nbr_a_zos
 = ((
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1621  (
nbr_a_zos
);

1622 
	}
}

1695 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

1696 
CPU_DATA
 
	$CPU_CTZos08
 (
CPU_INT08U
 
v
)

1698 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1699 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
)))

1700 
CPU_INT08U
 
v_b_mask
;

1701 
CPU_DATA
 
nbr_ad_zos
;

1703 
CPU_DATA
 
nbr_a_zos
;

1706 i(
v
 == 0u) {

1707  (
CPU_WORD_SIZE_08
 * 
DEF_OCTET_NBR_BITS
);

1711 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1712 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_08
))

1713 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1716 
v_b_mask
 = 
v
 & ((
CPU_INT08U
)~val + 1u);

1717 
nbr_ad_zos
 = 
	`CPU_CLdZos08
(
v_b_mask
);

1719 
nbr_a_zos
 = ((
CPU_WORD_SIZE_08
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1723  (
nbr_a_zos
);

1724 
	}
}

1799 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

1800 
CPU_DATA
 
	$CPU_CTZos16
 (
CPU_INT16U
 
v
)

1802 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1803 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
)))

1804 
CPU_INT16U
 
v_b_mask
;

1805 
CPU_DATA
 
nbr_ad_zos
;

1807 
CPU_DATA
 
nbr_a_zos
;

1810 i(
v
 == 0u) {

1811  (
CPU_WORD_SIZE_16
 * 
DEF_OCTET_NBR_BITS
);

1815 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1816 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_16
))

1817 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1820 
v_b_mask
 = 
v
 & ((
CPU_INT16U
)~val + 1u);

1821 
nbr_ad_zos
 = 
	`CPU_CLdZos16
(
v_b_mask
);

1823 
nbr_a_zos
 = ((
CPU_WORD_SIZE_16
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1827  (
nbr_a_zos
);

1828 
	}
}

1903 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

1904 
CPU_DATA
 
	$CPU_CTZos32
 (
CPU_INT32U
 
v
)

1906 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1907 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
)))

1908 
CPU_INT32U
 
v_b_mask
;

1909 
CPU_DATA
 
nbr_ad_zos
;

1911 
CPU_DATA
 
nbr_a_zos
;

1914 i(
v
 == 0u) {

1915  (
CPU_WORD_SIZE_32
 * 
DEF_OCTET_NBR_BITS
);

1919 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

1920 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_32
))

1921 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

1924 
v_b_mask
 = 
v
 & ((
CPU_INT32U
)~val + 1u);

1925 
nbr_ad_zos
 = 
	`CPU_CLdZos32
(
v_b_mask
);

1927 
nbr_a_zos
 = ((
CPU_WORD_SIZE_32
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

1931  (
nbr_a_zos
);

1932 
	}
}

2007 #i(
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

2008 
CPU_DATA
 
	$CPU_CTZos64
 (
CPU_INT64U
 
v
)

2010 #i (!((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

2011 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
)))

2012 
CPU_INT64U
 
v_b_mask
;

2013 
CPU_DATA
 
nbr_ad_zos
;

2015 
CPU_DATA
 
nbr_a_zos
;

2018 i(
v
 == 0u) {

2019  (
CPU_WORD_SIZE_64
 * 
DEF_OCTET_NBR_BITS
);

2023 #i((
	`defed
(
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT
)) && \

2024 (
CPU_CFG_DATA_SIZE
 >
CPU_WORD_SIZE_64
))

2025 
nbr_a_zos
 = 
	`CPU_CTZos
((
CPU_DATA
)
v
);

2028 
v_b_mask
 = 
v
 & ((
CPU_INT64U
)~val + 1u);

2029 
nbr_ad_zos
 = 
	`CPU_CLdZos64
(
v_b_mask
);

2031 
nbr_a_zos
 = ((
CPU_WORD_SIZE_64
 * 
DEF_OCTET_NBR_BITS
- 1u- 
nbr_ad_zos
;

2035  (
nbr_a_zos
);

2036 
	}
}

2064 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

2065 
	$CPU_NameIn
 ()

2067 
	`CPU_NameC
();

2068 
	}
}

2099 #i((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

2100 (
	gCPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
))

2101 
	$CPU_TS_In
 ()

2103 #i(((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
 ) && \

2104 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)) || \

2105 ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
 ) && \

2106 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)))

2107 
CPU_TS_TMR
 
ts_tmr_ts
;

2112 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

2113 
CPU_TS_TmrFq_Hz
 = 0u;

2114 
	`CPU_TS_TmrIn
();

2119 #i(((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
 ) && \

2120 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)) || \

2121 ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
 ) && \

2122 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
)))

2123 
ts_tmr_ts
 = 
	`CPU_TS_TmrRd
();

2126 #i ((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

2127 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

2128 
CPU_TS_32_Accum
 = 0u;

2129 
CPU_TS_32_TmrPv
 = 
ts_tmr_ts
;

2132 #i ((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

2133 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

2134 
CPU_TS_64_Accum
 = 0u;

2135 
CPU_TS_64_TmrPv
 = 
ts_tmr_ts
;

2137 
	}
}

2179 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


2180 
	$CPU_IDisMsIn
 ()

2182 
CPU_TS_TMR
 
time_ms_t_ts
;

2183 
CPU_INT16U
 
i
;

2184 
	`CPU_SR_ALLOC
();

2187 
CPU_IDisMsC
 = 0u;

2188 
CPU_IDisNeC
 = 0u;

2189 
CPU_IDisMsS_ts
 = 0u;

2190 
CPU_IDisMsSt_ts
 = 0u;

2191 
CPU_IDisMsMaxCur_ts
 = 0u;

2192 
CPU_IDisMsMax_ts
 = 0u;

2193 
CPU_IDisMsOvrhd_ts
 = 0u;

2196 
time_ms_t_ts
 = 0u;

2197 
	`CPU_INT_DIS
();

2198 
i
 = 0u; i < 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
; i++) {

2199 
CPU_IDisMsMaxCur_ts
 = 0u;

2200 
	`CPU_IDisMsS
();

2201 
	`CPU_IDisMsSt
();

2202 
time_ms_t_ts
 +
CPU_IDisMsMaxCur_ts
;

2205 
CPU_IDisMsOvrhd_ts
 = (
time_ms_t_ts
 + (
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
 / 2u))

2206 / 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
;

2207 
CPU_IDisMsMaxCur_ts
 = 0u;

2208 
CPU_IDisMsMax_ts
 = 0u;

2209 
	`CPU_INT_EN
();

2210 
	}
}

2312 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


2313 
CPU_TS_TMR
 
	$CPU_IDisMsMaxCc
 (
CPU_TS_TMR
 
time_t_ts
)

2315 
CPU_TS_TMR
 
time_max_ts
;

2318 
time_max_ts
 = 
time_t_ts
;

2319 i(
time_max_ts
 > 
CPU_IDisMsOvrhd_ts
) {

2320 
time_max_ts
 -
CPU_IDisMsOvrhd_ts
;

2322 
time_max_ts
 = 0u;

2325  (
time_max_ts
);

2326 
	}
}

	@uC-CPU/cpu_core.h

49 #ide 
CPU_CORE_MODULE_PRESENT


50 
	#CPU_CORE_MODULE_PRESENT


	)

59 #ifde 
CPU_CORE_MODULE


60 
	#CPU_CORE_EXT


	)

62 
	#CPU_CORE_EXT
 

	)

103 
	~<u.h
>

104 
	~<lib_def.h
>

105 
	~<u_cfg.h
>

107 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

108 
	~<lib_mem.h
>

109 
	~<lib_r.h
>

129 #ifde 
CPU_CFG_TS_EN


130 #unde
CPU_CFG_TS_EN


134 #i ((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) || \

135 (
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
))

136 
	#CPU_CFG_TS_EN
 
DEF_ENABLED


	)

138 
	#CPU_CFG_TS_EN
 
DEF_DISABLED


	)

141 #i ((
CPU_CFG_TS_EN
 =
DEF_ENABLED
) || \

142 (
	$defed
(
CPU_CFG_INT_DIS_MEAS_EN
)))

143 
	#CPU_CFG_TS_TMR_EN
 
DEF_ENABLED


	)

145 
	#CPU_CFG_TS_TMR_EN
 
DEF_DISABLED


	)

155 
	#CPU_TIME_MEAS_NBR_MIN
 1u

	)

156 
	#CPU_TIME_MEAS_NBR_MAX
 128u

	)

172 
	eu_r
 {

174 
CPU_ERR_NONE
 = 0u,

175 
CPU_ERR_NULL_PTR
 = 10u,

177 
CPU_ERR_NAME_SIZE
 = 1000u,

179 
CPU_ERR_TS_FREQ_INVALID
 = 2000u

181 } 
	tCPU_ERR
;

193 
CPU_INT32U
 
	tCPU_TS32
;

194 
CPU_INT64U
 
	tCPU_TS64
;

196 
CPU_TS32
 
	tCPU_TS
;

199 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

200 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_08
)

201 
CPU_INT08U
 
	tCPU_TS_TMR
;

202 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_16
)

203 
CPU_INT16U
 
	tCPU_TS_TMR
;

204 #i (
CPU_CFG_TS_TMR_SIZE
 =
CPU_WORD_SIZE_64
)

205 
CPU_INT64U
 
	tCPU_TS_TMR
;

207 
CPU_INT32U
 
	tCPU_TS_TMR
;

218 
CPU_INT32U
 
	tCPU_TS_TMR_FREQ
;

227 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

228 
CPU_CORE_EXT
 
CPU_CHAR
 
CPU_Name
[
CPU_CFG_NAME_SIZE
];

232 #i((
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

233 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
))

234 
CPU_CORE_EXT
 
CPU_TS32
 
CPU_TS_32_Accum
;

235 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_TS_32_TmrPv
;

238 #i((
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
) && \

239 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_64
))

240 
CPU_CORE_EXT
 
CPU_TS64
 
CPU_TS_64_Accum
;

241 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_TS_64_TmrPv
;

244 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

245 
CPU_CORE_EXT
 
CPU_TS_TMR_FREQ
 
CPU_TS_TmrFq_Hz
;

249 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


250 
CPU_CORE_EXT
 
CPU_INT16U
 
CPU_IDisMsC
;

251 
CPU_CORE_EXT
 
CPU_INT16U
 
CPU_IDisNeC
;

253 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsS_ts
;

254 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsSt_ts
;

255 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsOvrhd_ts
;

256 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsMaxCur_ts
;

257 
CPU_CORE_EXT
 
CPU_TS_TMR
 
CPU_IDisMsMax_ts
;

377 #ide 
CPU_SW_EXCEPTION


378 
	#CPU_SW_EXCEPTION
(
r_n_v
d{ \

	)

379 
	`CPU_SW_Exi
(); \

380 
	}
} 0)

401 
	#CPU_VAL_UNUSED
(
v
(()&(v));

	)

404 
	#CPU_VAL_IGNORED
(
v

	`CPU_VAL_UNUSED
(v)

	)

447 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

448 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (3u * 
DEF_OCTET_NBR_BITS
)| \

	)

449 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

450 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

451 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (0u * 
DEF_OCTET_NBR_BITS
)))

455 #i ((
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
) || \

456 (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
))

457 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (0u * 
DEF_OCTET_NBR_BITS
)| \

	)

458 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

459 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

460 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (3u * 
DEF_OCTET_NBR_BITS
)))

463 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

464 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (2u * 
DEF_OCTET_NBR_BITS
)| \

	)

465 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (3u * 
DEF_OCTET_NBR_BITS
)) | \

466 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (0u * 
DEF_OCTET_NBR_BITS
)) | \

467 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (1u * 
DEF_OCTET_NBR_BITS
)))

470 
	#CPU_TYPE_CREATE
(
ch_1
, 
ch_2
, 
ch_3
, 
ch_4
(((
CPU_INT32U
)((
CPU_INT08U
)(ch_1)<< (3u * 
DEF_OCTET_NBR_BITS
)| \

	)

471 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_2
)<< (2u * 
DEF_OCTET_NBR_BITS
)) | \

472 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_3
)<< (1u * 
DEF_OCTET_NBR_BITS
)) | \

473 ((
CPU_INT32U
)((
CPU_INT08U
)(
ch_4
)<< (0u * 
DEF_OCTET_NBR_BITS
)))

503 
	`CPU_In
 ();

505 
	`CPU_SW_Exi
 ();

509 #i(
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

510 
	`CPU_NameC
 ();

512 
	`CPU_NameG
 ( 
CPU_CHAR
 *
p_me
,

513 
CPU_ERR
 *
p_r
);

515 
	`CPU_NameS
 (cڡ 
CPU_CHAR
 *
p_me
,

516 
CPU_ERR
 *
p_r
);

522 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

523 
CPU_TS32
 
	`CPU_TS_G32
 ();

526 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

527 
CPU_TS64
 
	`CPU_TS_G64
 ();

530 #i(
CPU_CFG_TS_EN
 =
DEF_ENABLED
)

531 
	`CPU_TS_Upde
 ();

535 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

536 
CPU_TS_TMR_FREQ
 
	`CPU_TS_TmrFqG
 (
CPU_ERR
 *
p_r
);

538 
	`CPU_TS_TmrFqS
 (
CPU_TS_TMR_FREQ
 
eq_hz
);

543 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


545 
CPU_TS_TMR
 
	`CPU_IDisMsMaxCurRet
();

547 
CPU_TS_TMR
 
	`CPU_IDisMsMaxCurG
 ();

549 
CPU_TS_TMR
 
	`CPU_IDisMsMaxG
 ();

552 
	`CPU_IDisMsS
 ();

554 
	`CPU_IDisMsSt
 ();

560 #ifde 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


561 #ifde
__lulus


566 
CPU_DATA
 
	`CPU_CLdZos
 (CPU_DATA 
v
);

568 #ifde 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


569 #ifde
__lulus


570 
	}
}

574 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

575 
CPU_DATA
 
CPU_CLdZos08
 (
CPU_INT08U
 
v
);

577 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

578 
CPU_DATA
 
CPU_CLdZos16
 (
CPU_INT16U
 
v
);

580 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

581 
CPU_DATA
 
CPU_CLdZos32
 (
CPU_INT32U
 
v
);

583 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

584 
CPU_DATA
 
CPU_CLdZos64
 (
CPU_INT64U
 
v
);

588 #ifde 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


589 #ifde
__lulus


594 
CPU_DATA
 
CPU_CTZos
 (CPU_DATA 
v
);

596 #ifde 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


597 #ifde
__lulus


602 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_08
)

603 
CPU_DATA
 
CPU_CTZos08
 (
CPU_INT08U
 
v
);

605 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_16
)

606 
CPU_DATA
 
CPU_CTZos16
 (
CPU_INT16U
 
v
);

608 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_32
)

609 
CPU_DATA
 
CPU_CTZos32
 (
CPU_INT32U
 
v
);

611 #i (
CPU_CFG_DATA_SIZE_MAX
 >
CPU_WORD_SIZE_64
)

612 
CPU_DATA
 
CPU_CTZos64
 (
CPU_INT64U
 
v
);

675 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

676 
CPU_TS_TmrIn
();

762 #i(
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

763 
CPU_TS_TMR
 
CPU_TS_TmrRd
();

823 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
)

824 
CPU_INT64U
 
CPU_TS32_to_uSec
(
CPU_TS32
 
ts_ts
);

827 #i(
CPU_CFG_TS_64_EN
 =
DEF_ENABLED
)

828 
CPU_INT64U
 
CPU_TS64_to_uSec
(
CPU_TS64
 
ts_ts
);

838 #ide 
CPU_CFG_NAME_EN


843 #i ((
CPU_CFG_NAME_EN
 !
DEF_ENABLED
 ) && \

844 (
CPU_CFG_NAME_EN
 !
DEF_DISABLED
))

850 #i (
CPU_CFG_NAME_EN
 =
DEF_ENABLED
)

852 #ide 
CPU_CFG_NAME_SIZE


857 #i (
DEF_CHK_VAL
(
CPU_CFG_NAME_SIZE
, \

859 
DEF_INT_08U_MAX_VAL
!
DEF_OK
)

870 #ide 
CPU_CFG_TS_32_EN


875 #i ((
CPU_CFG_TS_32_EN
 !
DEF_DISABLED
) && \

876 (
CPU_CFG_TS_32_EN
 !
DEF_ENABLED
 ))

884 #ide 
CPU_CFG_TS_64_EN


889 #i ((
CPU_CFG_TS_64_EN
 !
DEF_DISABLED
) && \

890 (
CPU_CFG_TS_64_EN
 !
DEF_ENABLED
 ))

898 #ide 
CPU_CFG_TS_EN


903 #i ((
CPU_CFG_TS_EN
 !
DEF_DISABLED
) && \

904 (
CPU_CFG_TS_EN
 !
DEF_ENABLED
 ))

913 #ide 
CPU_CFG_TS_TMR_EN


918 #i ((
CPU_CFG_TS_TMR_EN
 !
DEF_DISABLED
) && \

919 (
CPU_CFG_TS_TMR_EN
 !
DEF_ENABLED
 ))

925 #i (
CPU_CFG_TS_TMR_EN
 =
DEF_ENABLED
)

927 #ide 
CPU_CFG_TS_TMR_SIZE


934 #i ((
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_08
) && \

935 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_16
) && \

936 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_32
) && \

937 (
CPU_CFG_TS_TMR_SIZE
 !
CPU_WORD_SIZE_64
))

949 #ide 
CPU_CFG_INT_DIS_MEAS_EN


956 #ide 
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR


961 #i (
DEF_CHK_VAL
(
CPU_CFG_INT_DIS_MEAS_OVRHD_NBR
, \

962 
CPU_TIME_MEAS_NBR_MIN
, \

963 
CPU_TIME_MEAS_NBR_MAX
!
DEF_OK
)

975 #ide 
CPU_CFG_LEAD_ZEROS_ASM_PRESENT


982 #ide 
CPU_CFG_TRAIL_ZEROS_ASM_PRESENT


995 #ide 
CPU_CFG_ADDR_SIZE


999 #ide 
CPU_CFG_DATA_SIZE


1003 #ide 
CPU_CFG_DATA_SIZE_MAX


1015 #i (
LIB_VERSION
 < 13500u)

	@uC-CPU/cpu_def.h

43 #ide 
CPU_DEF_MODULE_PRESENT


44 
	#CPU_DEF_MODULE_PRESENT


	)

74 
	#CPU_CORE_VERSION
 12902u

	)

98 
	#CPU_WORD_SIZE_08
 1

	)

99 
	#CPU_WORD_SIZE_16
 2

	)

100 
	#CPU_WORD_SIZE_32
 4

	)

101 
	#CPU_WORD_SIZE_64
 8

	)

105 
	#CPU_ENDIAN_TYPE_NONE
 0u

	)

106 
	#CPU_ENDIAN_TYPE_BIG
 1u

	)

107 
	#CPU_ENDIAN_TYPE_LITTLE
 2u

	)

124 
	#CPU_STK_GROWTH_NONE
 0u

	)

125 
	#CPU_STK_GROWTH_LO_TO_HI
 1u

	)

126 
	#CPU_STK_GROWTH_HI_TO_LO
 2u

	)

203 
	#CPU_CRITICAL_METHOD_NONE
 0u

	)

204 
	#CPU_CRITICAL_METHOD_INT_DIS_EN
 1u

	)

205 
	#CPU_CRITICAL_METHOD_STATUS_STK
 2u

	)

206 
	#CPU_CRITICAL_METHOD_STATUS_LOCAL
 3u

	)

	@uC-LIB/lib_ascii.c

80 
	#MICRIUM_SOURCE


	)

81 
	#LIB_ASCII_MODULE


	)

82 
	~<lib_ascii.h
>

153 
CPU_BOOLEAN
 
	$ASCII_IsAha
 (
CPU_CHAR
 
c
)

155 
CPU_BOOLEAN
 
pha
;

158 
pha
 = 
	`ASCII_IS_ALPHA
(
c
);

160  (
pha
);

161 
	}
}

183 
CPU_BOOLEAN
 
	$ASCII_IsAhaNum
 (
CPU_CHAR
 
c
)

185 
CPU_BOOLEAN
 
pha_num
;

188 
pha_num
 = 
	`ASCII_IS_ALPHA_NUM
(
c
);

190  (
pha_num
);

191 
	}
}

213 
CPU_BOOLEAN
 
	$ASCII_IsLow
 (
CPU_CHAR
 
c
)

215 
CPU_BOOLEAN
 
low
;

218 
low
 = 
	`ASCII_IS_LOWER
(
c
);

220  (
low
);

221 
	}
}

243 
CPU_BOOLEAN
 
	$ASCII_IsU
 (
CPU_CHAR
 
c
)

245 
CPU_BOOLEAN
 
u
;

248 
u
 = 
	`ASCII_IS_UPPER
(
c
);

250  (
u
);

251 
	}
}

273 
CPU_BOOLEAN
 
	$ASCII_IsDig
 (
CPU_CHAR
 
c
)

275 
CPU_BOOLEAN
 
dig
;

278 
dig
 = 
	`ASCII_IS_DIG
(
c
);

280  (
dig
);

281 
	}
}

302 
CPU_BOOLEAN
 
	$ASCII_IsDigO
 (
CPU_CHAR
 
c
)

304 
CPU_BOOLEAN
 
dig_o
;

307 
dig_o
 = 
	`ASCII_IS_DIG_OCT
(
c
);

309  (
dig_o
);

310 
	}
}

332 
CPU_BOOLEAN
 
	$ASCII_IsDigHex
 (
CPU_CHAR
 
c
)

334 
CPU_BOOLEAN
 
dig_hex
;

337 
dig_hex
 = 
	`ASCII_IS_DIG_HEX
(
c
);

339  (
dig_hex
);

340 
	}
}

365 
CPU_BOOLEAN
 
	$ASCII_IsBnk
 (
CPU_CHAR
 
c
)

367 
CPU_BOOLEAN
 
bnk
;

370 
bnk
 = 
	`ASCII_IS_BLANK
(
c
);

372  (
bnk
);

373 
	}
}

399 
CPU_BOOLEAN
 
	$ASCII_IsS
 (
CPU_CHAR
 
c
)

401 
CPU_BOOLEAN
 
a
;

404 
a
 = 
	`ASCII_IS_SPACE
(
c
);

406  (
a
);

407 
	}
}

433 
CPU_BOOLEAN
 
	$ASCII_IsPrt
 (
CPU_CHAR
 
c
)

435 
CPU_BOOLEAN
 
t
;

438 
t
 = 
	`ASCII_IS_PRINT
(
c
);

440  (
t
);

441 
	}
}

467 
CPU_BOOLEAN
 
	$ASCII_IsGph
 (
CPU_CHAR
 
c
)

469 
CPU_BOOLEAN
 
gph
;

472 
gph
 = 
	`ASCII_IS_GRAPH
(
c
);

474  (
gph
);

475 
	}
}

497 
CPU_BOOLEAN
 
	$ASCII_IsPun
 (
CPU_CHAR
 
c
)

499 
CPU_BOOLEAN
 
pun
;

502 
pun
 = 
	`ASCII_IS_PUNCT
(
c
);

504  (
pun
);

505 
	}
}

531 
CPU_BOOLEAN
 
	$ASCII_IsCl
 (
CPU_CHAR
 
c
)

533 
CPU_BOOLEAN
 

;

536 

 = 
	`ASCII_IS_CTRL
(
c
);

538  (

);

539 
	}
}

569 
CPU_CHAR
 
	$ASCII_ToLow
 (
CPU_CHAR
 
c
)

571 
CPU_CHAR
 
low
;

574 
low
 = 
	`ASCII_TO_LOWER
(
c
);

576  (
low
);

577 
	}
}

607 
CPU_CHAR
 
	$ASCII_ToU
 (
CPU_CHAR
 
c
)

609 
CPU_CHAR
 
u
;

612 
u
 = 
	`ASCII_TO_UPPER
(
c
);

614  (
u
);

615 
	}
}

638 
CPU_BOOLEAN
 
	$ASCII_Cmp
 (
CPU_CHAR
 
c1
,

639 
CPU_CHAR
 
c2
)

641 
CPU_CHAR
 
c1_u
;

642 
CPU_CHAR
 
c2_u
;

643 
CPU_BOOLEAN
 
cmp
;

646 
c1_u
 = 
	`ASCII_ToU
(
c1
);

647 
c2_u
 = 
	`ASCII_ToU
(
c2
);

648 
cmp
 = (
c1_u
 =
c2_u
? (
DEF_YES
: (
DEF_NO
);

650  (
cmp
);

651 
	}
}

	@uC-LIB/lib_ascii.h

82 #ide 
LIB_ASCII_MODULE_PRESENT


83 
	#LIB_ASCII_MODULE_PRESENT


	)

118 
	~<u.h
>

119 
	~<lib_def.h
>

128 #ifde 
LIB_ASCII_MODULE


129 
	#LIB_ASCII_EXT


	)

131 
	#LIB_ASCII_EXT
 

	)

148 
	#ASCII_CHAR_NULL
 0x00

	)

149 
	#ASCII_CHAR_START_OF_HEADING
 0x01

	)

150 
	#ASCII_CHAR_START_OF_TEXT
 0x02

	)

151 
	#ASCII_CHAR_END_OF_TEXT
 0x03

	)

152 
	#ASCII_CHAR_END_OF_TRANSMISSION
 0x04

	)

153 
	#ASCII_CHAR_ENQUIRY
 0x05

	)

154 
	#ASCII_CHAR_ACKNOWLEDGE
 0x06

	)

155 
	#ASCII_CHAR_BELL
 0x07

	)

156 
	#ASCII_CHAR_BACKSPACE
 0x08

	)

157 
	#ASCII_CHAR_CHARACTER_TABULATION
 0x09

	)

158 
	#ASCII_CHAR_LINE_FEED
 0x0A

	)

159 
	#ASCII_CHAR_LINE_TABULATION
 0x0B

	)

160 
	#ASCII_CHAR_FORM_FEED
 0x0C

	)

161 
	#ASCII_CHAR_CARRIAGE_RETURN
 0x0D

	)

162 
	#ASCII_CHAR_SHIFT_OUT
 0x0E

	)

163 
	#ASCII_CHAR_SHIFT_IN
 0x0F

	)

164 
	#ASCII_CHAR_DATA_LINK_ESCAPE
 0x10

	)

165 
	#ASCII_CHAR_DEVICE_CONTROL_ONE
 0x11

	)

166 
	#ASCII_CHAR_DEVICE_CONTROL_TWO
 0x12

	)

167 
	#ASCII_CHAR_DEVICE_CONTROL_THREE
 0x13

	)

168 
	#ASCII_CHAR_DEVICE_CONTROL_FOUR
 0x14

	)

169 
	#ASCII_CHAR_NEGATIVE_ACKNOWLEDGE
 0x15

	)

170 
	#ASCII_CHAR_SYNCHRONOUS_IDLE
 0x16

	)

171 
	#ASCII_CHAR_END_OF_TRANSMISSION_BLOCK
 0x17

	)

172 
	#ASCII_CHAR_CANCEL
 0x18

	)

173 
	#ASCII_CHAR_END_OF_MEDIUM
 0x19

	)

174 
	#ASCII_CHAR_SUBSITUTE
 0x1A

	)

175 
	#ASCII_CHAR_ESCAPE
 0x1B

	)

176 
	#ASCII_CHAR_INFO_SEPARATOR_FOUR
 0x1C

	)

177 
	#ASCII_CHAR_INFO_SEPARATOR_THREE
 0x1D

	)

178 
	#ASCII_CHAR_INFO_SEPARATOR_TWO
 0x1E

	)

179 
	#ASCII_CHAR_INFO_SEPARATOR_ONE
 0x1F

	)

181 
	#ASCII_CHAR_NUL
 
ASCII_CHAR_NULL


	)

182 
	#ASCII_CHAR_SOH
 
ASCII_CHAR_START_OF_HEADING


	)

183 
	#ASCII_CHAR_START_HEADING
 
ASCII_CHAR_START_OF_HEADING


	)

184 
	#ASCII_CHAR_STX
 
ASCII_CHAR_START_OF_TEXT


	)

185 
	#ASCII_CHAR_START_TEXT
 
ASCII_CHAR_START_OF_TEXT


	)

186 
	#ASCII_CHAR_ETX
 
ASCII_CHAR_END_OF_TEXT


	)

187 
	#ASCII_CHAR_END_TEXT
 
ASCII_CHAR_END_OF_TEXT


	)

188 
	#ASCII_CHAR_EOT
 
ASCII_CHAR_END_OF_TRANSMISSION


	)

189 
	#ASCII_CHAR_END_TRANSMISSION
 
ASCII_CHAR_END_OF_TRANSMISSION


	)

190 
	#ASCII_CHAR_ENQ
 
ASCII_CHAR_ENQUIRY


	)

191 
	#ASCII_CHAR_ACK
 
ASCII_CHAR_ACKNOWLEDGE


	)

192 
	#ASCII_CHAR_BEL
 
ASCII_CHAR_BELL


	)

193 
	#ASCII_CHAR_BS
 
ASCII_CHAR_BACKSPACE


	)

194 
	#ASCII_CHAR_HT
 
ASCII_CHAR_CHARACTER_TABULATION


	)

195 
	#ASCII_CHAR_TAB
 
ASCII_CHAR_CHARACTER_TABULATION


	)

196 
	#ASCII_CHAR_LF
 
ASCII_CHAR_LINE_FEED


	)

197 
	#ASCII_CHAR_VT
 
ASCII_CHAR_LINE_TABULATION


	)

198 
	#ASCII_CHAR_FF
 
ASCII_CHAR_FORM_FEED


	)

199 
	#ASCII_CHAR_CR
 
ASCII_CHAR_CARRIAGE_RETURN


	)

200 
	#ASCII_CHAR_SO
 
ASCII_CHAR_SHIFT_OUT


	)

201 
	#ASCII_CHAR_SI
 
ASCII_CHAR_SHIFT_IN


	)

202 
	#ASCII_CHAR_DLE
 
ASCII_CHAR_DATA_LINK_ESCAPE


	)

203 
	#ASCII_CHAR_DC1
 
ASCII_CHAR_DEVICE_CONTROL_ONE


	)

204 
	#ASCII_CHAR_DC2
 
ASCII_CHAR_DEVICE_CONTROL_TWO


	)

205 
	#ASCII_CHAR_DC3
 
ASCII_CHAR_DEVICE_CONTROL_THREE


	)

206 
	#ASCII_CHAR_DC4
 
ASCII_CHAR_DEVICE_CONTROL_FOUR


	)

207 
	#ASCII_CHAR_DEV_CTRL_ONE
 
ASCII_CHAR_DEVICE_CONTROL_ONE


	)

208 
	#ASCII_CHAR_DEV_CTRL_TWO
 
ASCII_CHAR_DEVICE_CONTROL_TWO


	)

209 
	#ASCII_CHAR_DEV_CTRL_THREE
 
ASCII_CHAR_DEVICE_CONTROL_THREE


	)

210 
	#ASCII_CHAR_DEV_CTRL_FOUR
 
ASCII_CHAR_DEVICE_CONTROL_FOUR


	)

211 
	#ASCII_CHAR_NAK
 
ASCII_CHAR_NEGATIVE_ACKNOWLEDGE


	)

212 
	#ASCII_CHAR_NEG_ACK
 
ASCII_CHAR_NEGATIVE_ACKNOWLEDGE


	)

213 
	#ASCII_CHAR_SYN
 
ASCII_CHAR_SYNCHRONOUS_IDLE


	)

214 
	#ASCII_CHAR_SYNC_IDLE
 
ASCII_CHAR_SYNCHRONOUS_IDLE


	)

215 
	#ASCII_CHAR_ETB
 
ASCII_CHAR_END_OF_TRANSMISSION_BLOCK


	)

216 
	#ASCII_CHAR_END_TRANSMISSION_BLK
 
ASCII_CHAR_END_OF_TRANSMISSION_BLOCK


	)

217 
	#ASCII_CHAR_CAN
 
ASCII_CHAR_CANCEL


	)

218 
	#ASCII_CHAR_EM
 
ASCII_CHAR_END_OF_MEDIUM


	)

219 
	#ASCII_CHAR_END_MEDIUM
 
ASCII_CHAR_END_OF_MEDIUM


	)

220 
	#ASCII_CHAR_SUB
 
ASCII_CHAR_SUBSITUTE


	)

221 
	#ASCII_CHAR_ESC
 
ASCII_CHAR_ESCAPE


	)

222 
	#ASCII_CHAR_IS1
 
ASCII_CHAR_INFO_SEPARATOR_ONE


	)

223 
	#ASCII_CHAR_IS2
 
ASCII_CHAR_INFO_SEPARATOR_TWO


	)

224 
	#ASCII_CHAR_IS3
 
ASCII_CHAR_INFO_SEPARATOR_THREE


	)

225 
	#ASCII_CHAR_IS4
 
ASCII_CHAR_INFO_SEPARATOR_FOUR


	)

229 
	#ASCII_CHAR_SPACE
 0x20

	)

230 
	#ASCII_CHAR_EXCLAMATION_MARK
 0x21

	)

231 
	#ASCII_CHAR_QUOTATION_MARK
 0x22

	)

232 
	#ASCII_CHAR_NUMBER_SIGN
 0x23

	)

233 
	#ASCII_CHAR_DOLLAR_SIGN
 0x24

	)

234 
	#ASCII_CHAR_PERCENTAGE_SIGN
 0x25

	)

235 
	#ASCII_CHAR_AMPERSAND
 0x26

	)

236 
	#ASCII_CHAR_APOSTROPHE
 0x27

	)

237 
	#ASCII_CHAR_LEFT_PARENTHESIS
 0x28

	)

238 
	#ASCII_CHAR_RIGHT_PARENTHESIS
 0x29

	)

239 
	#ASCII_CHAR_ASTERISK
 0x2A

	)

240 
	#ASCII_CHAR_PLUS_SIGN
 0x2B

	)

241 
	#ASCII_CHAR_COMMA
 0x2C

	)

242 
	#ASCII_CHAR_HYPHEN_MINUS
 0x2D

	)

243 
	#ASCII_CHAR_FULL_STOP
 0x2E

	)

244 
	#ASCII_CHAR_SOLIDUS
 0x2F

	)

246 
	#ASCII_CHAR_PAREN_LEFT
 
ASCII_CHAR_LEFT_PARENTHESIS


	)

247 
	#ASCII_CHAR_PAREN_RIGHT
 
ASCII_CHAR_RIGHT_PARENTHESIS


	)

251 
	#ASCII_CHAR_DIGIT_ZERO
 0x30

	)

252 
	#ASCII_CHAR_DIGIT_ONE
 0x31

	)

253 
	#ASCII_CHAR_DIGIT_TWO
 0x32

	)

254 
	#ASCII_CHAR_DIGIT_THREE
 0x33

	)

255 
	#ASCII_CHAR_DIGIT_FOUR
 0x34

	)

256 
	#ASCII_CHAR_DIGIT_FIVE
 0x35

	)

257 
	#ASCII_CHAR_DIGIT_SIX
 0x36

	)

258 
	#ASCII_CHAR_DIGIT_SEVEN
 0x37

	)

259 
	#ASCII_CHAR_DIGIT_EIGHT
 0x38

	)

260 
	#ASCII_CHAR_DIGIT_NINE
 0x39

	)

262 
	#ASCII_CHAR_DIG_ZERO
 
ASCII_CHAR_DIGIT_ZERO


	)

263 
	#ASCII_CHAR_DIG_ONE
 
ASCII_CHAR_DIGIT_ONE


	)

264 
	#ASCII_CHAR_DIG_TWO
 
ASCII_CHAR_DIGIT_TWO


	)

265 
	#ASCII_CHAR_DIG_THREE
 
ASCII_CHAR_DIGIT_THREE


	)

266 
	#ASCII_CHAR_DIG_FOUR
 
ASCII_CHAR_DIGIT_FOUR


	)

267 
	#ASCII_CHAR_DIG_FIVE
 
ASCII_CHAR_DIGIT_FIVE


	)

268 
	#ASCII_CHAR_DIG_SIX
 
ASCII_CHAR_DIGIT_SIX


	)

269 
	#ASCII_CHAR_DIG_SEVEN
 
ASCII_CHAR_DIGIT_SEVEN


	)

270 
	#ASCII_CHAR_DIG_EIGHT
 
ASCII_CHAR_DIGIT_EIGHT


	)

271 
	#ASCII_CHAR_DIG_NINE
 
ASCII_CHAR_DIGIT_NINE


	)

275 
	#ASCII_CHAR_COLON
 0x3A

	)

276 
	#ASCII_CHAR_SEMICOLON
 0x3B

	)

277 
	#ASCII_CHAR_LESS_THAN_SIGN
 0x3C

	)

278 
	#ASCII_CHAR_EQUALS_SIGN
 0x3D

	)

279 
	#ASCII_CHAR_GREATER_THAN_SIGN
 0x3E

	)

280 
	#ASCII_CHAR_QUESTION_MARK
 0x3F

	)

281 
	#ASCII_CHAR_COMMERCIAL_AT
 0x40

	)

283 
	#ASCII_CHAR_AT_SIGN
 
ASCII_CHAR_COMMERCIAL_AT


	)

287 
	#ASCII_CHAR_LATIN_UPPER_A
 0x41

	)

288 
	#ASCII_CHAR_LATIN_UPPER_B
 0x42

	)

289 
	#ASCII_CHAR_LATIN_UPPER_C
 0x43

	)

290 
	#ASCII_CHAR_LATIN_UPPER_D
 0x44

	)

291 
	#ASCII_CHAR_LATIN_UPPER_E
 0x45

	)

292 
	#ASCII_CHAR_LATIN_UPPER_F
 0x46

	)

293 
	#ASCII_CHAR_LATIN_UPPER_G
 0x47

	)

294 
	#ASCII_CHAR_LATIN_UPPER_H
 0x48

	)

295 
	#ASCII_CHAR_LATIN_UPPER_I
 0x49

	)

296 
	#ASCII_CHAR_LATIN_UPPER_J
 0x4A

	)

297 
	#ASCII_CHAR_LATIN_UPPER_K
 0x4B

	)

298 
	#ASCII_CHAR_LATIN_UPPER_L
 0x4C

	)

299 
	#ASCII_CHAR_LATIN_UPPER_M
 0x4D

	)

300 
	#ASCII_CHAR_LATIN_UPPER_N
 0x4E

	)

301 
	#ASCII_CHAR_LATIN_UPPER_O
 0x4F

	)

302 
	#ASCII_CHAR_LATIN_UPPER_P
 0x50

	)

303 
	#ASCII_CHAR_LATIN_UPPER_Q
 0x51

	)

304 
	#ASCII_CHAR_LATIN_UPPER_R
 0x52

	)

305 
	#ASCII_CHAR_LATIN_UPPER_S
 0x53

	)

306 
	#ASCII_CHAR_LATIN_UPPER_T
 0x54

	)

307 
	#ASCII_CHAR_LATIN_UPPER_U
 0x55

	)

308 
	#ASCII_CHAR_LATIN_UPPER_V
 0x56

	)

309 
	#ASCII_CHAR_LATIN_UPPER_W
 0x57

	)

310 
	#ASCII_CHAR_LATIN_UPPER_X
 0x58

	)

311 
	#ASCII_CHAR_LATIN_UPPER_Y
 0x59

	)

312 
	#ASCII_CHAR_LATIN_UPPER_Z
 0x5A

	)

316 
	#ASCII_CHAR_LEFT_SQUARE_BRACKET
 0x5B

	)

317 
	#ASCII_CHAR_REVERSE_SOLIDUS
 0x5C

	)

318 
	#ASCII_CHAR_RIGHT_SQUARE_BRACKET
 0x5D

	)

319 
	#ASCII_CHAR_CIRCUMFLEX_ACCENT
 0x5E

	)

320 
	#ASCII_CHAR_LOW_LINE
 0x5F

	)

321 
	#ASCII_CHAR_GRAVE_ACCENT
 0x60

	)

323 
	#ASCII_CHAR_BRACKET_SQUARE_LEFT
 
ASCII_CHAR_LEFT_SQUARE_BRACKET


	)

324 
	#ASCII_CHAR_BRACKET_SQUARE_RIGHT
 
ASCII_CHAR_RIGHT_SQUARE_BRACKET


	)

328 
	#ASCII_CHAR_LATIN_LOWER_A
 0x61

	)

329 
	#ASCII_CHAR_LATIN_LOWER_B
 0x62

	)

330 
	#ASCII_CHAR_LATIN_LOWER_C
 0x63

	)

331 
	#ASCII_CHAR_LATIN_LOWER_D
 0x64

	)

332 
	#ASCII_CHAR_LATIN_LOWER_E
 0x65

	)

333 
	#ASCII_CHAR_LATIN_LOWER_F
 0x66

	)

334 
	#ASCII_CHAR_LATIN_LOWER_G
 0x67

	)

335 
	#ASCII_CHAR_LATIN_LOWER_H
 0x68

	)

336 
	#ASCII_CHAR_LATIN_LOWER_I
 0x69

	)

337 
	#ASCII_CHAR_LATIN_LOWER_J
 0x6A

	)

338 
	#ASCII_CHAR_LATIN_LOWER_K
 0x6B

	)

339 
	#ASCII_CHAR_LATIN_LOWER_L
 0x6C

	)

340 
	#ASCII_CHAR_LATIN_LOWER_M
 0x6D

	)

341 
	#ASCII_CHAR_LATIN_LOWER_N
 0x6E

	)

342 
	#ASCII_CHAR_LATIN_LOWER_O
 0x6F

	)

343 
	#ASCII_CHAR_LATIN_LOWER_P
 0x70

	)

344 
	#ASCII_CHAR_LATIN_LOWER_Q
 0x71

	)

345 
	#ASCII_CHAR_LATIN_LOWER_R
 0x72

	)

346 
	#ASCII_CHAR_LATIN_LOWER_S
 0x73

	)

347 
	#ASCII_CHAR_LATIN_LOWER_T
 0x74

	)

348 
	#ASCII_CHAR_LATIN_LOWER_U
 0x75

	)

349 
	#ASCII_CHAR_LATIN_LOWER_V
 0x76

	)

350 
	#ASCII_CHAR_LATIN_LOWER_W
 0x77

	)

351 
	#ASCII_CHAR_LATIN_LOWER_X
 0x78

	)

352 
	#ASCII_CHAR_LATIN_LOWER_Y
 0x79

	)

353 
	#ASCII_CHAR_LATIN_LOWER_Z
 0x7A

	)

357 
	#ASCII_CHAR_LEFT_CURLY_BRACKET
 0x7B

	)

358 
	#ASCII_CHAR_VERTICAL_LINE
 0x7C

	)

359 
	#ASCII_CHAR_RIGHT_CURLY_BRACKET
 0x7D

	)

360 
	#ASCII_CHAR_TILDE
 0x7E

	)

362 
	#ASCII_CHAR_BRACKET_CURLY_LEFT
 
ASCII_CHAR_LEFT_CURLY_BRACKET


	)

363 
	#ASCII_CHAR_BRACKET_CURLY_RIGHT
 
ASCII_CHAR_RIGHT_CURLY_BRACKET


	)

367 
	#ASCII_CHAR_DELETE
 0x7F

	)

369 
	#ASCII_CHAR_DEL
 
ASCII_CHAR_DELETE


	)

421 
	#ASCII_IS_DIG
(
c
((((c>
ASCII_CHAR_DIG_ZERO
&& ((c<
ASCII_CHAR_DIG_NINE
)? (
DEF_YES
: (
DEF_NO
))

	)

442 
	#ASCII_IS_DIG_OCT
(
c
((((c>
ASCII_CHAR_DIG_ZERO
&& ((c<
ASCII_CHAR_DIG_SEVEN
)? (
DEF_YES
: (
DEF_NO
))

	)

464 
	#ASCII_IS_DIG_HEX
(
c
(((((c>
ASCII_CHAR_DIG_ZERO
 ) && ((c<
ASCII_CHAR_DIG_NINE
 )|| \

	)

465 (((
c
>
ASCII_CHAR_LATIN_UPPER_A
&& ((c<
ASCII_CHAR_LATIN_UPPER_F
)) || \

466 (((
c
>
ASCII_CHAR_LATIN_LOWER_A
&& ((c<
ASCII_CHAR_LATIN_LOWER_F
))? (
DEF_YES
: (
DEF_NO
))

488 
	#ASCII_IS_LOWER
(
c
((((c>
ASCII_CHAR_LATIN_LOWER_A
&& ((c<
ASCII_CHAR_LATIN_LOWER_Z
)? (
DEF_YES
: (
DEF_NO
))

	)

510 
	#ASCII_IS_UPPER
(
c
((((c>
ASCII_CHAR_LATIN_UPPER_A
&& ((c<
ASCII_CHAR_LATIN_UPPER_Z
)? (
DEF_YES
: (
DEF_NO
))

	)

532 
	#ASCII_IS_ALPHA
(
c
((((
	`ASCII_IS_UPPER
(c)=
DEF_YES
|| \

	)

533 ((
ASCII_IS_LOWER
(
c
)=
DEF_YES
)? (DEF_YES: (
DEF_NO
))

555 
	#ASCII_IS_ALPHA_NUM
(
c
((((
	`ASCII_IS_ALPHA
(c)=
DEF_YES
|| \

	)

556 ((
ASCII_IS_DIG
 (
c
)=
DEF_YES
)? (DEF_YES: (
DEF_NO
))

581 
	#ASCII_IS_BLANK
(
c
((((c=
ASCII_CHAR_SPACE
|| ((c=
ASCII_CHAR_HT
)? (
DEF_YES
: (
DEF_NO
))

	)

607 
	#ASCII_IS_SPACE
(
c
((((c=
ASCII_CHAR_SPACE
|| ((c=
ASCII_CHAR_CR
|| \

	)

608 ((
c
=
ASCII_CHAR_LF
 ) || ((c=
ASCII_CHAR_FF
) || \

609 ((
c
=
ASCII_CHAR_HT
 ) || ((c=
ASCII_CHAR_VT
)? (
DEF_YES
: (
DEF_NO
))

635 
	#ASCII_IS_PRINT
(
c
((((c>
ASCII_CHAR_SPACE
&& ((c<
ASCII_CHAR_TILDE
)? (
DEF_YES
: (
DEF_NO
))

	)

661 
	#ASCII_IS_GRAPH
(
c
((((c>
ASCII_CHAR_EXCLAMATION_MARK
&& ((c<
ASCII_CHAR_TILDE
)? (
DEF_YES
: (
DEF_NO
))

	)

683 
	#ASCII_IS_PUNCT
(
c
((((
	`ASCII_IS_PRINT
(c)=
DEF_YES
&& \

	)

684 ((
ASCII_IS_SPACE
(
c
)=
DEF_NO
 ) && \

685 ((
ASCII_IS_ALPHA_NUM
(
c
)=
DEF_NO
 )? (
DEF_YES
) : (DEF_NO))

711 
	#ASCII_IS_CTRL
(
c
(((((
CPU_INT08S
)(c>
ASCII_CHAR_NULL
 ) && ((c<
ASCII_CHAR_IS1
)|| \

	)

712 ((
c
=
ASCII_CHAR_DEL
)? (
DEF_YES
: (
DEF_NO
))

748 
	#ASCII_TO_LOWER
(
c
(((
	`ASCII_IS_UPPER
(c)=
DEF_YES
? ((c+ (
ASCII_CHAR_LATIN_LOWER_A
 - 
ASCII_CHAR_LATIN_UPPER_A
): (c))

	)

778 
	#ASCII_TO_UPPER
(
c
(((
	`ASCII_IS_LOWER
(c)=
DEF_YES
? ((c- (
ASCII_CHAR_LATIN_LOWER_A
 - 
ASCII_CHAR_LATIN_UPPER_A
): (c))

	)

787 
CPU_BOOLEAN
 
ASCII_IsAha
 (
CPU_CHAR
 
c
);

789 
CPU_BOOLEAN
 
ASCII_IsAhaNum
(
CPU_CHAR
 
c
);

791 
CPU_BOOLEAN
 
ASCII_IsLow
 (
CPU_CHAR
 
c
);

793 
CPU_BOOLEAN
 
ASCII_IsU
 (
CPU_CHAR
 
c
);

795 
CPU_BOOLEAN
 
ASCII_IsDig
 (
CPU_CHAR
 
c
);

797 
CPU_BOOLEAN
 
ASCII_IsDigO
 (
CPU_CHAR
 
c
);

799 
CPU_BOOLEAN
 
ASCII_IsDigHex
 (
CPU_CHAR
 
c
);

801 
CPU_BOOLEAN
 
ASCII_IsBnk
 (
CPU_CHAR
 
c
);

803 
CPU_BOOLEAN
 
ASCII_IsS
 (
CPU_CHAR
 
c
);

805 
CPU_BOOLEAN
 
ASCII_IsPrt
 (
CPU_CHAR
 
c
);

807 
CPU_BOOLEAN
 
ASCII_IsGph
 (
CPU_CHAR
 
c
);

809 
CPU_BOOLEAN
 
ASCII_IsPun
 (
CPU_CHAR
 
c
);

811 
CPU_BOOLEAN
 
ASCII_IsCl
 (
CPU_CHAR
 
c
);

814 
CPU_CHAR
 
ASCII_ToLow
 (CPU_CHAR 
c
);

816 
CPU_CHAR
 
ASCII_ToU
 (CPU_CHAR 
c
);

819 
CPU_BOOLEAN
 
ASCII_Cmp
 (
CPU_CHAR
 
c1
,

820 
CPU_CHAR
 
c2
);

	@uC-LIB/lib_def.h

66 #ide 
LIB_DEF_MODULE_PRESENT


67 
	#LIB_DEF_MODULE_PRESENT


	)

97 
	#LIB_VERSION
 13702u

	)

130 
	~<u_def.h
>

131 
	~<u.h
>

140 
	#DEF_NULL
 0

	)

144 
	#DEF_FALSE
 0u

	)

145 
	#DEF_TRUE
 1u

	)

147 
	#DEF_NO
 0u

	)

148 
	#DEF_YES
 1u

	)

150 
	#DEF_DISABLED
 0u

	)

151 
	#DEF_ENABLED
 1u

	)

153 
	#DEF_INACTIVE
 0u

	)

154 
	#DEF_ACTIVE
 1u

	)

156 
	#DEF_INVALID
 0u

	)

157 
	#DEF_VALID
 1u

	)

159 
	#DEF_OFF
 0u

	)

160 
	#DEF_ON
 1u

	)

162 
	#DEF_CLR
 0u

	)

163 
	#DEF_SET
 1u

	)

165 
	#DEF_FAIL
 0u

	)

166 
	#DEF_OK
 1u

	)

170 
	#DEF_BIT_NONE
 0x00u

	)

172 
	#DEF_BIT_00
 0x01u

	)

173 
	#DEF_BIT_01
 0x02u

	)

174 
	#DEF_BIT_02
 0x04u

	)

175 
	#DEF_BIT_03
 0x08u

	)

176 
	#DEF_BIT_04
 0x10u

	)

177 
	#DEF_BIT_05
 0x20u

	)

178 
	#DEF_BIT_06
 0x40u

	)

179 
	#DEF_BIT_07
 0x80u

	)

181 
	#DEF_BIT_08
 0x0100u

	)

182 
	#DEF_BIT_09
 0x0200u

	)

183 
	#DEF_BIT_10
 0x0400u

	)

184 
	#DEF_BIT_11
 0x0800u

	)

185 
	#DEF_BIT_12
 0x1000u

	)

186 
	#DEF_BIT_13
 0x2000u

	)

187 
	#DEF_BIT_14
 0x4000u

	)

188 
	#DEF_BIT_15
 0x8000u

	)

190 
	#DEF_BIT_16
 0x00010000u

	)

191 
	#DEF_BIT_17
 0x00020000u

	)

192 
	#DEF_BIT_18
 0x00040000u

	)

193 
	#DEF_BIT_19
 0x00080000u

	)

194 
	#DEF_BIT_20
 0x00100000u

	)

195 
	#DEF_BIT_21
 0x00200000u

	)

196 
	#DEF_BIT_22
 0x00400000u

	)

197 
	#DEF_BIT_23
 0x00800000u

	)

199 
	#DEF_BIT_24
 0x01000000u

	)

200 
	#DEF_BIT_25
 0x02000000u

	)

201 
	#DEF_BIT_26
 0x04000000u

	)

202 
	#DEF_BIT_27
 0x08000000u

	)

203 
	#DEF_BIT_28
 0x10000000u

	)

204 
	#DEF_BIT_29
 0x20000000u

	)

205 
	#DEF_BIT_30
 0x40000000u

	)

206 
	#DEF_BIT_31
 0x80000000u

	)

207 
	#DEF_BIT_32
 0x0000000100000000u

	)

208 
	#DEF_BIT_33
 0x0000000200000000u

	)

209 
	#DEF_BIT_34
 0x0000000400000000u

	)

210 
	#DEF_BIT_35
 0x0000000800000000u

	)

211 
	#DEF_BIT_36
 0x0000001000000000u

	)

212 
	#DEF_BIT_37
 0x0000002000000000u

	)

213 
	#DEF_BIT_38
 0x0000004000000000u

	)

214 
	#DEF_BIT_39
 0x0000008000000000u

	)

216 
	#DEF_BIT_40
 0x0000010000000000u

	)

217 
	#DEF_BIT_41
 0x0000020000000000u

	)

218 
	#DEF_BIT_42
 0x0000040000000000u

	)

219 
	#DEF_BIT_43
 0x0000080000000000u

	)

220 
	#DEF_BIT_44
 0x0000100000000000u

	)

221 
	#DEF_BIT_45
 0x0000200000000000u

	)

222 
	#DEF_BIT_46
 0x0000400000000000u

	)

223 
	#DEF_BIT_47
 0x0000800000000000u

	)

225 
	#DEF_BIT_48
 0x0001000000000000u

	)

226 
	#DEF_BIT_49
 0x0002000000000000u

	)

227 
	#DEF_BIT_50
 0x0004000000000000u

	)

228 
	#DEF_BIT_51
 0x0008000000000000u

	)

229 
	#DEF_BIT_52
 0x0010000000000000u

	)

230 
	#DEF_BIT_53
 0x0020000000000000u

	)

231 
	#DEF_BIT_54
 0x0040000000000000u

	)

232 
	#DEF_BIT_55
 0x0080000000000000u

	)

234 
	#DEF_BIT_56
 0x0100000000000000u

	)

235 
	#DEF_BIT_57
 0x0200000000000000u

	)

236 
	#DEF_BIT_58
 0x0400000000000000u

	)

237 
	#DEF_BIT_59
 0x0800000000000000u

	)

238 
	#DEF_BIT_60
 0x1000000000000000u

	)

239 
	#DEF_BIT_61
 0x2000000000000000u

	)

240 
	#DEF_BIT_62
 0x4000000000000000u

	)

241 
	#DEF_BIT_63
 0x8000000000000000u

	)

245 
	#DEF_ALIGN_MAX_NBR_OCTETS
 4096u

	)

249 
	#DEF_OCTET_NBR_BITS
 8u

	)

250 
	#DEF_OCTET_MASK
 0xFFu

	)

252 
	#DEF_OCTET_TO_BIT_NBR_BITS
 3u

	)

253 
	#DEF_OCTET_TO_BIT_SHIFT
 
DEF_OCTET_TO_BIT_NBR_BITS


	)

254 
	#DEF_OCTET_TO_BIT_MASK
 0x07u

	)

257 
	#DEF_NIBBLE_NBR_BITS
 4u

	)

258 
	#DEF_NIBBLE_MASK
 0x0Fu

	)

262 
	#DEF_NBR_BASE_BIN
 2u

	)

263 
	#DEF_NBR_BASE_OCT
 8u

	)

264 
	#DEF_NBR_BASE_DEC
 10u

	)

265 
	#DEF_NBR_BASE_HEX
 16u

	)

269 
	#DEF_INT_08_NBR_BITS
 8u

	)

270 
	#DEF_INT_08_MASK
 0xFFu

	)

272 
	#DEF_INT_08U_MIN_VAL
 0u

	)

273 
	#DEF_INT_08U_MAX_VAL
 255u

	)

275 
	#DEF_INT_08S_MIN_VAL_ONES_CPL
 (-127)

	)

276 
	#DEF_INT_08S_MAX_VAL_ONES_CPL
 127

	)

278 
	#DEF_INT_08S_MIN_VAL
 (
DEF_INT_08S_MIN_VAL_ONES_CPL
 - 1)

	)

279 
	#DEF_INT_08S_MAX_VAL
 
DEF_INT_08S_MAX_VAL_ONES_CPL


	)

281 
	#DEF_INT_08U_NBR_DIG_MIN
 1u

	)

282 
	#DEF_INT_08U_NBR_DIG_MAX
 3u

	)

284 
	#DEF_INT_08S_NBR_DIG_MIN
 3u

	)

285 
	#DEF_INT_08S_NBR_DIG_MAX
 3u

	)

289 
	#DEF_INT_16_NBR_BITS
 16u

	)

290 
	#DEF_INT_16_MASK
 0xFFFFu

	)

292 
	#DEF_INT_16U_MIN_VAL
 0u

	)

293 
	#DEF_INT_16U_MAX_VAL
 65535u

	)

295 
	#DEF_INT_16S_MIN_VAL_ONES_CPL
 (-32767)

	)

296 
	#DEF_INT_16S_MAX_VAL_ONES_CPL
 32767

	)

298 
	#DEF_INT_16S_MIN_VAL
 (
DEF_INT_16S_MIN_VAL_ONES_CPL
 - 1)

	)

299 
	#DEF_INT_16S_MAX_VAL
 
DEF_INT_16S_MAX_VAL_ONES_CPL


	)

301 
	#DEF_INT_16U_NBR_DIG_MIN
 1u

	)

302 
	#DEF_INT_16U_NBR_DIG_MAX
 5u

	)

304 
	#DEF_INT_16S_NBR_DIG_MIN
 5u

	)

305 
	#DEF_INT_16S_NBR_DIG_MAX
 5u

	)

309 
	#DEF_INT_32_NBR_BITS
 32u

	)

310 
	#DEF_INT_32_MASK
 0xFFFFFFFFu

	)

312 
	#DEF_INT_32U_MIN_VAL
 0u

	)

313 
	#DEF_INT_32U_MAX_VAL
 4294967295u

	)

315 
	#DEF_INT_32S_MIN_VAL_ONES_CPL
 (-2147483647)

	)

316 
	#DEF_INT_32S_MAX_VAL_ONES_CPL
 2147483647

	)

318 
	#DEF_INT_32S_MIN_VAL
 (
DEF_INT_32S_MIN_VAL_ONES_CPL
 - 1)

	)

319 
	#DEF_INT_32S_MAX_VAL
 
DEF_INT_32S_MAX_VAL_ONES_CPL


	)

321 
	#DEF_INT_32U_NBR_DIG_MIN
 1u

	)

322 
	#DEF_INT_32U_NBR_DIG_MAX
 10u

	)

324 
	#DEF_INT_32S_NBR_DIG_MIN
 10u

	)

325 
	#DEF_INT_32S_NBR_DIG_MAX
 10u

	)

329 
	#DEF_INT_64_NBR_BITS
 64u

	)

330 
	#DEF_INT_64_MASK
 0xFFFFFFFFFFFFFFFFu

	)

332 
	#DEF_INT_64U_MIN_VAL
 0u

	)

333 
	#DEF_INT_64U_MAX_VAL
 18446744073709551615u

	)

335 
	#DEF_INT_64S_MIN_VAL_ONES_CPL
 (-9223372036854775807)

	)

336 
	#DEF_INT_64S_MAX_VAL_ONES_CPL
 9223372036854775807

	)

338 
	#DEF_INT_64S_MIN_VAL
 (
DEF_INT_64S_MIN_VAL_ONES_CPL
 - 1)

	)

339 
	#DEF_INT_64S_MAX_VAL
 
DEF_INT_64S_MAX_VAL_ONES_CPL


	)

341 
	#DEF_INT_64U_NBR_DIG_MIN
 1u

	)

342 
	#DEF_INT_64U_NBR_DIG_MAX
 20u

	)

344 
	#DEF_INT_64S_NBR_DIG_MIN
 19u

	)

345 
	#DEF_INT_64S_NBR_DIG_MAX
 19u

	)

349 
	#DEF_INT_CPU_NBR_BITS
 (
CPU_CFG_DATA_SIZE
 * 
DEF_OCTET_NBR_BITS
)

	)

350 
	#DEF_INT_CPU_NBR_BITS_MAX
 (
CPU_CFG_DATA_SIZE_MAX
 * 
DEF_OCTET_NBR_BITS
)

	)

354 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_08_NBR_BITS
)

357 
	#DEF_INT_CPU_MASK
 
DEF_INT_08_MASK


	)

359 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_08U_MIN_VAL


	)

360 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_08U_MAX_VAL


	)

362 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_08S_MIN_VAL


	)

363 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_08S_MAX_VAL


	)

365 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_08S_MIN_VAL_ONES_CPL


	)

366 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_08S_MAX_VAL_ONES_CPL


	)

370 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_16_NBR_BITS
)

373 
	#DEF_INT_CPU_MASK
 
DEF_INT_16_MASK


	)

375 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_16U_MIN_VAL


	)

376 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_16U_MAX_VAL


	)

378 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_16S_MIN_VAL


	)

379 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_16S_MAX_VAL


	)

381 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_16S_MIN_VAL_ONES_CPL


	)

382 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_16S_MAX_VAL_ONES_CPL


	)

386 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_32_NBR_BITS
)

389 
	#DEF_INT_CPU_MASK
 
DEF_INT_32_MASK


	)

391 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_32U_MIN_VAL


	)

392 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_32U_MAX_VAL


	)

394 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_32S_MIN_VAL


	)

395 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_32S_MAX_VAL


	)

397 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_32S_MIN_VAL_ONES_CPL


	)

398 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_32S_MAX_VAL_ONES_CPL


	)

402 #i (
DEF_INT_CPU_NBR_BITS
 =
DEF_INT_64_NBR_BITS
)

405 
	#DEF_INT_CPU_MASK
 
DEF_INT_64_MASK


	)

407 
	#DEF_INT_CPU_U_MIN_VAL
 
DEF_INT_64U_MIN_VAL


	)

408 
	#DEF_INT_CPU_U_MAX_VAL
 
DEF_INT_64U_MAX_VAL


	)

410 
	#DEF_INT_CPU_S_MIN_VAL
 
DEF_INT_64S_MIN_VAL


	)

411 
	#DEF_INT_CPU_S_MAX_VAL
 
DEF_INT_64S_MAX_VAL


	)

413 
	#DEF_INT_CPU_S_MIN_VAL_ONES_CPL
 
DEF_INT_64S_MIN_VAL_ONES_CPL


	)

414 
	#DEF_INT_CPU_S_MAX_VAL_ONES_CPL
 
DEF_INT_64S_MAX_VAL_ONES_CPL


	)

427 
	#DEF_TIME_NBR_DAY_PER_WK
 7u

	)

428 
	#DEF_TIME_NBR_DAY_PER_YR
 365u

	)

429 
	#DEF_TIME_NBR_DAY_PER_YR_LEAP
 366u

	)

431 
	#DEF_TIME_NBR_HR_PER_DAY
 24u

	)

432 
	#DEF_TIME_NBR_HR_PER_WK
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

433 
	#DEF_TIME_NBR_HR_PER_YR
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

434 
	#DEF_TIME_NBR_HR_PER_YR_LEAP
 (
DEF_TIME_NBR_HR_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

436 
	#DEF_TIME_NBR_MIN_PER_HR
 60u

	)

437 
	#DEF_TIME_NBR_MIN_PER_DAY
 (
DEF_TIME_NBR_MIN_PER_HR
 * 
DEF_TIME_NBR_HR_PER_DAY
 )

	)

438 
	#DEF_TIME_NBR_MIN_PER_WK
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

439 
	#DEF_TIME_NBR_MIN_PER_YR
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

440 
	#DEF_TIME_NBR_MIN_PER_YR_LEAP
 (
DEF_TIME_NBR_MIN_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

442 
	#DEF_TIME_NBR_SEC_PER_MIN
 60u

	)

443 
	#DEF_TIME_NBR_SEC_PER_HR
 (
DEF_TIME_NBR_SEC_PER_MIN
 * 
DEF_TIME_NBR_MIN_PER_HR
 )

	)

444 
	#DEF_TIME_NBR_SEC_PER_DAY
 (
DEF_TIME_NBR_SEC_PER_HR
 * 
DEF_TIME_NBR_HR_PER_DAY
 )

	)

445 
	#DEF_TIME_NBR_SEC_PER_WK
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_WK
 )

	)

446 
	#DEF_TIME_NBR_SEC_PER_YR
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR
 )

	)

447 
	#DEF_TIME_NBR_SEC_PER_YR_LEAP
 (
DEF_TIME_NBR_SEC_PER_DAY
 * 
DEF_TIME_NBR_DAY_PER_YR_LEAP
)

	)

449 
	#DEF_TIME_NBR_mS_PER_SEC
 1000u

	)

450 
	#DEF_TIME_NBR_uS_PER_SEC
 1000000u

	)

451 
	#DEF_TIME_NBR_nS_PER_SEC
 1000000000u

	)

462 
	elib_r
 {

464 
	mLIB_ERR_NONE
 = 0u,

466 
	mLIB_MEM_ERR_NONE
 = 10000u,

467 
	mLIB_MEM_ERR_NULL_PTR
 = 10001u,

469 
	mLIB_MEM_ERR_INVALID_MEM_SIZE
 = 10100u,

470 
	mLIB_MEM_ERR_INVALID_MEM_ALIGN
 = 10101u,

471 
	mLIB_MEM_ERR_INVALID_SEG_SIZE
 = 10110u,

472 
	mLIB_MEM_ERR_INVALID_SEG_OVERLAP
 = 10111u,

473 
	mLIB_MEM_ERR_INVALID_POOL
 = 10120u,

474 
	mLIB_MEM_ERR_INVALID_BLK_NBR
 = 10130u,

475 
	mLIB_MEM_ERR_INVALID_BLK_SIZE
 = 10131u,

476 
	mLIB_MEM_ERR_INVALID_BLK_ALIGN
 = 10132u,

477 
	mLIB_MEM_ERR_INVALID_BLK_IX
 = 10133u,

478 
	mLIB_MEM_ERR_INVALID_BLK_ADDR
 = 10135u,

479 
	mLIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
 = 10136u,

481 
	mLIB_MEM_ERR_SEG_EMPTY
 = 10200u,

482 
	mLIB_MEM_ERR_SEG_OVF
 = 10201u,

483 
	mLIB_MEM_ERR_POOL_FULL
 = 10205u,

484 
	mLIB_MEM_ERR_POOL_EMPTY
 = 10206u,

486 
	mLIB_MEM_ERR_HEAP_EMPTY
 = 10210u,

487 
	mLIB_MEM_ERR_HEAP_OVF
 = 10211u,

488 
	mLIB_MEM_ERR_HEAP_NOT_FOUND
 = 10215u

490 } 
	tLIB_ERR
;

514 #ide 
TRACE_LEVEL_OFF


515 
	#TRACE_LEVEL_OFF
 0u

	)

518 #ide 
TRACE_LEVEL_INFO


519 
	#TRACE_LEVEL_INFO
 1u

	)

522 #ide 
TRACE_LEVEL_DBG


523 
	#TRACE_LEVEL_DBG
 2u

	)

526 #ide 
TRACE_LEVEL_LOG


527 
	#TRACE_LEVEL_LOG
 3u

	)

556 
	#DEF_BIT
(
b
(1u << (b))

	)

584 
	#DEF_BIT08
(
b
((
CPU_INT08U
)((CPU_INT08U)1u << (b)))

	)

586 
	#DEF_BIT16
(
b
((
CPU_INT16U
)((CPU_INT16U)1u << (b)))

	)

588 
	#DEF_BIT32
(
b
((
CPU_INT32U
)((CPU_INT32U)1u << (b)))

	)

590 
	#DEF_BIT64
(
b
((
CPU_INT64U
)((CPU_INT64U)1u << (b)))

	)

616 
	#DEF_BIT_MASK
(
b_mask
, 
b_shi
((b_mask<< (b_shi))

	)

642 
	#DEF_BIT_MASK_08
(
b_mask
, 
b_shi
((
CPU_INT08U
)((CPU_INT08U)(b_mask<< (b_shi)))

	)

644 
	#DEF_BIT_MASK_16
(
b_mask
, 
b_shi
((
CPU_INT16U
)((CPU_INT16U)(b_mask<< (b_shi)))

	)

646 
	#DEF_BIT_MASK_32
(
b_mask
, 
b_shi
((
CPU_INT32U
)((CPU_INT32U)(b_mask<< (b_shi)))

	)

648 
	#DEF_BIT_MASK_64
(
b_mask
, 
b_shi
((
CPU_INT64U
)((CPU_INT64U)(b_mask<< (b_shi)))

	)

684 
	#DEF_BIT_FIELD
(
b_fld
, 
b_shi
((((b_fld>
DEF_INT_CPU_NBR_BITS
? (
DEF_INT_CPU_U_MAX_VAL
\

	)

685 : (
DEF_BIT
(
b_fld
) - 1uL)) \

686 << (
b_shi
))

713 
	#DEF_BIT_FIELD_08
(
b_fld
, 
b_shi
((
CPU_INT08U
)((((CPU_INT08U)(b_fld>(CPU_INT08U)
DEF_INT_08_NBR_BITS
? (CPU_INT08U)(
DEF_INT_08U_MAX_VAL
\

	)

714 : (
CPU_INT08U
)(
DEF_BIT08
(
b_fld
) - (CPU_INT08U)1u)) \

715 << (
b_shi
)))

717 
	#DEF_BIT_FIELD_16
(
b_fld
, 
b_shi
((
CPU_INT16U
)((((CPU_INT16U)(b_fld>(CPU_INT16U)
DEF_INT_16_NBR_BITS
? (CPU_INT16U)(
DEF_INT_16U_MAX_VAL
\

	)

718 : (
CPU_INT16U
)(
DEF_BIT16
(
b_fld
) - (CPU_INT16U)1u)) \

719 << (
b_shi
)))

721 
	#DEF_BIT_FIELD_32
(
b_fld
, 
b_shi
((
CPU_INT32U
)((((CPU_INT32U)(b_fld>(CPU_INT32U)
DEF_INT_32_NBR_BITS
? (CPU_INT32U)(
DEF_INT_32U_MAX_VAL
\

	)

722 : (
CPU_INT32U
)(
DEF_BIT32
(
b_fld
) - (CPU_INT32U)1u)) \

723 << (
b_shi
)))

725 
	#DEF_BIT_FIELD_64
(
b_fld
, 
b_shi
((
CPU_INT64U
)((((CPU_INT64U)(b_fld>(CPU_INT64U)
DEF_INT_64_NBR_BITS
? (CPU_INT64U)(
DEF_INT_64U_MAX_VAL
\

	)

726 : (
CPU_INT64U
)(
DEF_BIT64
(
b_fld
) - (CPU_INT64U)1u)) \

727 << (
b_shi
)))

748 
	#DEF_BIT_SET
(
v
, 
mask
((v((v| (mask)))

	)

771 
	#DEF_BIT_SET_08
(
v
, 
mask

	`DEF_BIT_SET
(v, mask)

	)

773 
	#DEF_BIT_SET_16
(
v
, 
mask

	`DEF_BIT_SET
(v, mask)

	)

775 
	#DEF_BIT_SET_32
(
v
, 
mask

	`DEF_BIT_SET
(v, mask)

	)

777 
	#DEF_BIT_SET_64
(
v
, 
mask

	`DEF_BIT_SET
(v, mask)

	)

798 
	#DEF_BIT_CLR
(
v
, 
mask
((v((v& ~(mask)))

	)

821 
	#DEF_BIT_CLR_08
(
v
, 
mask

	`DEF_BIT_CLR
(v, mask)

	)

823 
	#DEF_BIT_CLR_16
(
v
, 
mask

	`DEF_BIT_CLR
(v, mask)

	)

825 
	#DEF_BIT_CLR_32
(
v
, 
mask

	`DEF_BIT_CLR
(v, mask)

	)

827 
	#DEF_BIT_CLR_64
(
v
, 
mask

	`DEF_BIT_CLR
(v, mask)

	)

852 
	#DEF_BIT_IS_SET
(
v
, 
mask
((((mask!0u&& \

	)

853 (((
	gv
& (
	gmask
)=(
mask
))? (
DEF_YES
: (
DEF_NO
 ))

878 
	#DEF_BIT_IS_CLR
(
v
, 
mask
((((mask!0u&& \

	)

879 (((
	gv
& (
	gmask
)=0u)? (
DEF_YES
: (
DEF_NO
 ))

904 
	#DEF_BIT_IS_SET_ANY
(
v
, 
mask
((((v& (mask)=0u? (
DEF_NO
 ) : (
DEF_YES
))

	)

927 
	#DEF_BIT_IS_CLR_ANY
(
v
, 
mask
((((v& (mask)=(mask)? (
DEF_NO
 ) : (
DEF_YES
))

	)

980 
	#DEF_CHK_VAL_MIN
(
v
, 
v_m
(((!(((v>1&& ((v_m< 1))&& \

	)

981 ((((
	gv_m
>1&& ((
v
) < 1)) || \

982 ((
v
< (
v_m
)))? 
DEF_FAIL
 : 
DEF_OK
)

1029 
	#DEF_CHK_VAL_MAX
(
v
, 
v_max
(((!(((v_max>1&& ((v< 1))&& \

	)

1030 ((((
	gv
>1&& ((
v_max
) < 1)) || \

1031 ((
v
> (
v_max
)))? 
DEF_FAIL
 : 
DEF_OK
)

1082 
	#DEF_CHK_VAL
(
v
, 
v_m
, 
v_max
(((
	`DEF_CHK_VAL_MIN
(v, v_m=
DEF_FAIL
|| \

	)

1083 (
DEF_CHK_VAL_MAX
(
v
, 
v_max
=
DEF_FAIL
)? DEF_FAIL : 
DEF_OK
)

1106 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_08
)

1108 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : 0)

	)

1111 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_16
)

1113 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1114 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : 0))

1117 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_32
)

1119 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1120 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : \

1121 (((
obj
=
CPU_WORD_SIZE_32
? 
DEF_INT_32U_MAX_VAL
 : 0)))

1124 #i (
CPU_CFG_DATA_SIZE_MAX
 =
CPU_WORD_SIZE_64
)

1126 
	#DEF_GET_U_MAX_VAL
(
obj
(((obj=
CPU_WORD_SIZE_08
? 
DEF_INT_08U_MAX_VAL
 : \

	)

1127 (((
obj
=
CPU_WORD_SIZE_16
? 
DEF_INT_16U_MAX_VAL
 : \

1128 (((
obj
=
CPU_WORD_SIZE_32
? 
DEF_INT_32U_MAX_VAL
 : \

1129 (((
obj
=
CPU_WORD_SIZE_64
? 
DEF_INT_64U_MAX_VAL
 : 0))))

1169 
	#DEF_MIN
(
a
, 
b
((< (b)? (a: (b))

	)

1188 
	#DEF_MAX
(
a
, 
b
((> (b)? (a: (b))

	)

1207 
	#DEF_ABS
(
a
((< 0? (-): (a))

	)

1231 #i (
CPU_CORE_VERSION
 < 12900u)

	@uC-LIB/lib_math.c

67 
	#MICRIUM_SOURCE


	)

68 
	#LIB_MATH_MODULE


	)

69 
	~<lib_mh.h
>

106 
RAND_NBR
 
	gMh_RdSdCur
;

144 
	$Mh_In
 ()

146 
	`Mh_RdSSd
((
RAND_NBR
)
RAND_SEED_INIT_VAL
);

147 
	}
}

172 
	$Mh_RdSSd
 (
RAND_NBR
 
ed
)

174 
	`CPU_SR_ALLOC
();

177 
	`CPU_CRITICAL_ENTER
();

178 
Mh_RdSdCur
 = 
ed
;

179 
	`CPU_CRITICAL_EXIT
();

180 
	}
}

212 
RAND_NBR
 
	$Mh_Rd
 ()

214 
RAND_NBR
 
ed
;

215 
RAND_NBR
 
nd_nbr
;

216 
	`CPU_SR_ALLOC
();

219 
	`CPU_CRITICAL_ENTER
();

220 
ed
 = 
Mh_RdSdCur
;

221 
nd_nbr
 = 
	`Mh_RdSd
(
ed
);

222 
Mh_RdSdCur
 = 
nd_nbr
;

223 
	`CPU_CRITICAL_EXIT
();

225  (
nd_nbr
);

226 
	}
}

269 
RAND_NBR
 
	$Mh_RdSd
 (
RAND_NBR
 
ed
)

271 
RAND_NBR
 
nd_nbr
;

274 
nd_nbr
 = (((
RAND_NBR
)
RAND_LCG_PARAM_A
 * 
ed
+ (RAND_NBR)
RAND_LCG_PARAM_B
% ((RAND_NBR)
RAND_LCG_PARAM_M
 + 1u);

276  (
nd_nbr
);

277 
	}
}

	@uC-LIB/lib_math.h

70 #ide 
LIB_MATH_MODULE_PRESENT


71 
	#LIB_MATH_MODULE_PRESENT


	)

106 
	~<u.h
>

107 
	~<u_ce.h
>

109 
	~<lib_def.h
>

118 #ifde 
LIB_MATH_MODULE


119 
	#LIB_MATH_EXT


	)

121 
	#LIB_MATH_EXT
 

	)

165 
	#RAND_SEED_INIT_VAL
 1u

	)

167 
	#RAND_LCG_PARAM_M
 0x7FFFFFFFu

	)

168 
	#RAND_LCG_PARAM_A
 1103515245u

	)

169 
	#RAND_LCG_PARAM_B
 12345u

	)

184 
CPU_INT32U
 
	tRAND_NBR
;

200 
Mh_In
 ();

203 
Mh_RdSSd
(
RAND_NBR
 
ed
);

205 
RAND_NBR
 
Mh_Rd
 ();

207 
RAND_NBR
 
Mh_RdSd
 (RAND_NBR 
ed
);

	@uC-LIB/lib_mem.c

58 
	#MICRIUM_SOURCE


	)

59 
	#LIB_MEM_MODULE


	)

60 
	~<lib_mem.h
>

97 #i (
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

98 
MEM_POOL
 *
	gMem_PoTbl
;

99 
MEM_POOL
 
	gMem_PoHp
;

101 #ide 
LIB_MEM_CFG_HEAP_BASE_ADDR


102 
CPU_INT08U
 
	gMem_Hp
[
LIB_MEM_CFG_HEAP_SIZE
];

113 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

115 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

116 
CPU_BOOLEAN
 
Mem_PoBlkIsVidAddr
(
MEM_POOL
 *
pmem_po
,

117 *
pmem_blk
);

121 
CPU_SIZE_T
 
Mem_SegCcTSize
 (*
pmem_addr
,

122 
MEM_POOL_BLK_QTY
 
blk_nbr
,

123 
CPU_SIZE_T
 
blk_size
,

124 
CPU_SIZE_T
 
blk_ign
);

126 *
Mem_SegAoc
 (
MEM_POOL
 *
pmem_po
,

127 
CPU_SIZE_T
 
size
,

128 
CPU_SIZE_T
 
ign
);

163 
	$Mem_In
 ()

165 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

166 
MEM_POOL
 *
pmem_po
;

169 
pmem_po
 = (
MEM_POOL
 *)&
Mem_PoHp
;

170 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE

LIB_MEM_TYPE_HEAP
;

171 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *)&
Mem_PoHp
;

172 
pmem_po
->
SegPvP
 = (
MEM_POOL
 *) 0;

173 
pmem_po
->
SegNextP
 = (
MEM_POOL
 *) 0;

174 
pmem_po
->
PoPvP
 = (
MEM_POOL
 *) 0;

175 
pmem_po
->
PoNextP
 = (
MEM_POOL
 *) 0;

176 
pmem_po
->
PoAddrS
 = (*) 0;

177 
pmem_po
->
PoAddrEnd
 = (*) 0;

178 
pmem_po
->
PoPs
 = (**) 0;

179 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 ) 0u;

180 
pmem_po
->
BlkNbr
 = (
CPU_SIZE_T
 ) 0u;

181 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 ) 0u;

183 #ifde 
LIB_MEM_CFG_HEAP_BASE_ADDR


184 
pmem_po
->
SegAddr
 = (*
LIB_MEM_CFG_HEAP_BASE_ADDR
;

185 
pmem_po
->
SegAddrNextAva
 = (*
LIB_MEM_CFG_HEAP_BASE_ADDR
;

187 
pmem_po
->
SegAddr
 = (*)&
Mem_Hp
[0];

188 
pmem_po
->
SegAddrNextAva
 = (*)&
Mem_Hp
[0];

191 
pmem_po
->
SegSizeT
 = (
CPU_SIZE_T
 ) 
LIB_MEM_CFG_HEAP_SIZE
;

192 
pmem_po
->
SegSizeRem
 = (
CPU_SIZE_T
 ) 
LIB_MEM_CFG_HEAP_SIZE
;

195 
Mem_PoTbl
 = &
Mem_PoHp
;

197 
	}
}

222 
	$Mem_C
 (*
pmem
,

223 
CPU_SIZE_T
 
size
)

225 
	`Mem_S
(
pmem
,

227 
size
);

228 
	}
}

265 
	$Mem_S
 (*
pmem
,

266 
CPU_INT08U
 
da_v
,

267 
CPU_SIZE_T
 
size
)

269 
CPU_SIZE_T
 
size_m
;

270 
CPU_ALIGN
 
da_ign
;

271 
CPU_ALIGN
 *
pmem_ign
;

272 
CPU_INT08U
 *
pmem_08
;

273 
CPU_DATA
 
mem_ign_mod
;

274 
CPU_DATA
 
i
;

277 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

278 i(
size
 < 1) {

281 i(
pmem
 == (*)0) {

287 
da_ign
 = 0u;

288 
i
 = 0u; i < (
CPU_ALIGN
); i++) {

289 
da_ign
 <<
DEF_OCTET_NBR_BITS
;

290 
da_ign
 |(
CPU_ALIGN
)
da_v
;

293 
size_m
 = 
size
;

294 
mem_ign_mod
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem
 % (
CPU_ALIGN
));

296 
pmem_08
 = (
CPU_INT08U
 *)
pmem
;

297 i(
mem_ign_mod
 != 0u) {

298 
i
 = 
mem_ign_mod
;

299 (
size_m
 > 0) &&

300 (
i
 < (
CPU_ALIGN
 ))) {

301 *
pmem_08
++ = 
da_v
;

302 
size_m
 -(
CPU_INT08U
);

303 
i
++;

307 
pmem_ign
 = (
CPU_ALIGN
 *)
pmem_08
;

308 
size_m
 >(
CPU_ALIGN
)) {

309 *
pmem_ign
++ = 
da_ign
;

310 
size_m
 -(
CPU_ALIGN
);

313 
pmem_08
 = (
CPU_INT08U
 *)
pmem_ign
;

314 
size_m
 > 0) {

315 *
pmem_08
++ = 
da_v
;

316 
size_m
 -(
CPU_INT08U
);

318 
	}
}

374 #i(
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_ENABLED
)

375 
	$Mem_Cy
 ( *
pde
,

376 cڡ *
pc
,

377 
CPU_SIZE_T
 
size
)

379 
CPU_SIZE_T
 
size_m
;

380 
CPU_SIZE_T
 
mem_g_os
;

381 
CPU_ALIGN
 *
pmem_ign_de
;

382 cڡ 
CPU_ALIGN
 *
pmem_ign_c
;

383 
CPU_INT08U
 *
pmem_08_de
;

384 cڡ 
CPU_INT08U
 *
pmem_08_c
;

385 
CPU_DATA
 
i
;

386 
CPU_DATA
 
mem_ign_mod_de
;

387 
CPU_DATA
 
mem_ign_mod_c
;

388 
CPU_BOOLEAN
 
mem_igd
;

391 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

392 i(
size
 < 1) {

395 i(
pde
 == (*)0) {

398 i(
pc
 == (*)0) {

404 
size_m
 = 
size
;

406 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
;

407 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
;

409 
mem_g_os
 = 
pmem_08_c
 - 
pmem_08_de
;

412 i(
mem_g_os
 >(
CPU_ALIGN
)) {

414 
mem_ign_mod_de
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_de
 % (
CPU_ALIGN
));

415 
mem_ign_mod_c
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_c
 % (
CPU_ALIGN
));

417 
mem_igd
 = (
mem_ign_mod_de
 =
mem_ign_mod_c
? 
DEF_YES
 : 
DEF_NO
;

419 i(
mem_igd
 =
DEF_YES
) {

421 i(
mem_ign_mod_de
 != 0u) {

422 
i
 = 
mem_ign_mod_de
;

423 (
size_m
 > 0) &&

424 (
i
 < (
CPU_ALIGN
 ))) {

425 *
pmem_08_de
++ = *
pmem_08_c
++;

426 
size_m
 -(
CPU_INT08U
);

427 
i
++;

431 
pmem_ign_de
 = ( 
CPU_ALIGN
 *)
pmem_08_de
;

432 
pmem_ign_c
 = (cڡ 
CPU_ALIGN
 *)
pmem_08_c
;

433 
size_m
 >(
CPU_ALIGN
)) {

434 *
pmem_ign_de
++ = *
pmem_ign_c
++;

435 
size_m
 -(
CPU_ALIGN
);

438 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pmem_ign_de
;

439 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pmem_ign_c
;

443 
size_m
 > 0) {

444 *
pmem_08_de
++ = *
pmem_08_c
++;

445 
size_m
 -(
CPU_INT08U
);

447 
	}
}

488 
	$Mem_Move
 ( *
pde
,

489 cڡ *
pc
,

490 
CPU_SIZE_T
 
size
)

492 
CPU_SIZE_T
 
size_m
;

493 
CPU_SIZE_T
 
mem_g_os
;

494 
CPU_ALIGN
 *
pmem_ign_de
;

495 cڡ 
CPU_ALIGN
 *
pmem_ign_c
;

496 
CPU_INT08U
 *
pmem_08_de
;

497 cڡ 
CPU_INT08U
 *
pmem_08_c
;

498 
CPU_INT08S
 
i
;

499 
CPU_DATA
 
mem_ign_mod_de
;

500 
CPU_DATA
 
mem_ign_mod_c
;

501 
CPU_BOOLEAN
 
mem_igd
;

504 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

505 i(
size
 < 1) {

508 i(
pde
 == (*)0) {

511 i(
pc
 == (*)0) {

516 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
;

517 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
;

518 i(
pmem_08_c
 > 
pmem_08_de
) {

519 
	`Mem_Cy
(
pde
, 
pc
, 
size
);

523 
size_m
 = 
size
;

525 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pde
 + 
size
 - 1;

526 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pc
 + 
size
 - 1;

528 
mem_g_os
 = 
pmem_08_de
 - 
pmem_08_c
;

531 i(
mem_g_os
 >(
CPU_ALIGN
)) {

534 
mem_ign_mod_de
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_de
 % (
CPU_ALIGN
));

535 
mem_ign_mod_c
 = (
CPU_INT08U
)((
CPU_ADDR
)
pmem_08_c
 % (
CPU_ALIGN
));

537 
mem_igd
 = (
mem_ign_mod_de
 =
mem_ign_mod_c
? 
DEF_YES
 : 
DEF_NO
;

539 i(
mem_igd
 =
DEF_YES
) {

541 i(
mem_ign_mod_de
 !((
CPU_ALIGN
) - 1)) {

542 
i
 = 
mem_ign_mod_de
;

543 (
size_m
 > 0) &&

544 (
i
 >= 0)) {

545 *
pmem_08_de
-- = *
pmem_08_c
--;

546 
size_m
 -(
CPU_INT08U
);

547 
i
--;

552 
pmem_ign_de
 = ( 
CPU_ALIGN
 *)((
CPU_INT08U
 *)
pmem_08_de
 - (CPU_ALIGN) + 1);

553 
pmem_ign_c
 = (cڡ 
CPU_ALIGN
 *)((
CPU_INT08U
 *)
pmem_08_c
 - (CPU_ALIGN) + 1);

554 
size_m
 >(
CPU_ALIGN
)) {

555 *
pmem_ign_de
-- = *
pmem_ign_c
--;

556 
size_m
 -(
CPU_ALIGN
);

559 
pmem_08_de
 = ( 
CPU_INT08U
 *)
pmem_ign_de
 + (
CPU_ALIGN
) - 1;

560 
pmem_08_c
 = (cڡ 
CPU_INT08U
 *)
pmem_ign_c
 + (
CPU_ALIGN
) - 1;

565 
size_m
 > 0) {

566 *
pmem_08_de
-- = *
pmem_08_c
--;

567 
size_m
 -(
CPU_INT08U
);

569 
	}
}

614 
CPU_BOOLEAN
 
	$Mem_Cmp
 (cڡ *
p1_mem
,

615 cڡ *
p2_mem
,

616 
CPU_SIZE_T
 
size
)

618 
CPU_SIZE_T
 
size_m
;

619 
CPU_ALIGN
 *
p1_mem_ign
;

620 
CPU_ALIGN
 *
p2_mem_ign
;

621 cڡ 
CPU_INT08U
 *
p1_mem_08
;

622 cڡ 
CPU_INT08U
 *
p2_mem_08
;

623 
CPU_DATA
 
i
;

624 
CPU_DATA
 
mem_ign_mod_1
;

625 
CPU_DATA
 
mem_ign_mod_2
;

626 
CPU_BOOLEAN
 
mem_igd
;

627 
CPU_BOOLEAN
 
mem_cmp
;

630 i(
size
 < 1) {

631  (
DEF_YES
);

633 i(
p1_mem
 == (*)0) {

634  (
DEF_NO
);

636 i(
p2_mem
 == (*)0) {

637  (
DEF_NO
);

641 
mem_cmp
 = 
DEF_YES
;

642 
size_m
 = 
size
;

644 
p1_mem_08
 = (cڡ 
CPU_INT08U
 *)
p1_mem
 + 
size
;

645 
p2_mem_08
 = (cڡ 
CPU_INT08U
 *)
p2_mem
 + 
size
;

647 
mem_ign_mod_1
 = (
CPU_INT08U
)((
CPU_ADDR
)
p1_mem_08
 % (
CPU_ALIGN
));

648 
mem_ign_mod_2
 = (
CPU_INT08U
)((
CPU_ADDR
)
p2_mem_08
 % (
CPU_ALIGN
));

650 
mem_igd
 = (
mem_ign_mod_1
 =
mem_ign_mod_2
? 
DEF_YES
 : 
DEF_NO
;

652 i(
mem_igd
 =
DEF_YES
) {

654 i(
mem_ign_mod_1
 != 0u) {

655 
i
 = 
mem_ign_mod_1
;

656 (
mem_cmp
 =
DEF_YES
) &&

657 (
size_m
 > 0) &&

658 (
i
 > 0)) {

659 
p1_mem_08
--;

660 
p2_mem_08
--;

661 i(*
p1_mem_08
 !*
p2_mem_08
) {

662 
mem_cmp
 = 
DEF_NO
;

664 
size_m
 -(
CPU_INT08U
);

665 
i
--;

669 i(
mem_cmp
 =
DEF_YES
) {

670 
p1_mem_ign
 = (
CPU_ALIGN
 *)
p1_mem_08
;

671 
p2_mem_ign
 = (
CPU_ALIGN
 *)
p2_mem_08
;

673 (
mem_cmp
 =
DEF_YES
) &&

674 (
size_m
 >(
CPU_ALIGN
))) {

675 
p1_mem_ign
--;

676 
p2_mem_ign
--;

677 i(*
p1_mem_ign
 !*
p2_mem_ign
) {

678 
mem_cmp
 = 
DEF_NO
;

680 
size_m
 -(
CPU_ALIGN
);

683 
p1_mem_08
 = (
CPU_INT08U
 *)
p1_mem_ign
;

684 
p2_mem_08
 = (
CPU_INT08U
 *)
p2_mem_ign
;

688 (
mem_cmp
 =
DEF_YES
) &&

689 (
size_m
 > 0)) {

690 
p1_mem_08
--;

691 
p2_mem_08
--;

692 i(*
p1_mem_08
 !*
p2_mem_08
) {

693 
mem_cmp
 = 
DEF_NO
;

695 
size_m
 -(
CPU_INT08U
);

698  (
mem_cmp
);

699 
	}
}

740 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

741 *
	$Mem_HpAoc
 (
CPU_SIZE_T
 
size
,

742 
CPU_SIZE_T
 
ign
,

743 
CPU_SIZE_T
 *
pos_qd
,

744 
LIB_ERR
 *

)

746 
MEM_POOL
 *
pmem_po_hp
;

747 *
pmem_addr
;

748 *
pmem_blk
;

749 
CPU_SIZE_T
 
os_qd_unud
;

750 
CPU_SIZE_T
 
size_m
;

751 
CPU_SIZE_T
 
size_q
;

752 
	`CPU_SR_ALLOC
();

755 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

756 i(

 =(
LIB_ERR
 *)0) {

757 
	`CPU_SW_EXCEPTION
((*)0);

762 i(
pos_qd
 =(
CPU_SIZE_T
 *) 0) {

763 
pos_qd
 = (
CPU_SIZE_T
 *)&
os_qd_unud
;

764 ()&
os_qd_unud
;

766 *
pos_qd
 = 0u;

769 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

770 i(
size
 < 1) {

771 *

 = 
LIB_MEM_ERR_INVALID_MEM_SIZE
;

775 i(
ign
 < 1) {

776 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

782 
pmem_po_hp
 = &
Mem_PoHp
;

784 
	`CPU_CRITICAL_ENTER
();

786 
pmem_addr
 = 
pmem_po_hp
->
SegAddrNextAva
;

787 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

788 
size_q
 = 
	`Mem_SegCcTSize
(
pmem_addr
,

790 
size
,

791 
ign
);

792 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

793 i(
size_q
 < 1) {

794 
	`CPU_CRITICAL_EXIT
();

795 *
pos_qd
 = 
size
;

796 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

801 i(
size_q
 > 
size_m
) {

802 
	`CPU_CRITICAL_EXIT
();

803 *
pos_qd
 = 
size_q
 - 
size_m
;

804 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

808 
pmem_blk
 = 
	`Mem_SegAoc
(
pmem_po_hp
, 
size
, 
ign
);

809 i(
pmem_blk
 == (*)0) {

810 
	`CPU_CRITICAL_EXIT
();

811 *
pos_qd
 = 
size_q
;

812 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

816 
	`CPU_CRITICAL_EXIT
();

818 *

 = 
LIB_MEM_ERR_NONE
;

820  (
pmem_blk
);

821 
	}
}

852 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

853 
CPU_SIZE_T
 
	$Mem_HpGSizeRem
 (
CPU_SIZE_T
 
ign
,

854 
LIB_ERR
 *

)

856 
CPU_SIZE_T
 
size_m
;

859 
size_m
 = 
	`Mem_SegGSizeRem
(&
Mem_PoHp
, 
ign
, 

);

861  (
size_m
);

862 
	}
}

899 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

900 
CPU_SIZE_T
 
	$Mem_SegGSizeRem
 (
MEM_POOL
 *
pmem_po
,

901 
CPU_SIZE_T
 
ign
,

902 
LIB_ERR
 *

)

904 
MEM_POOL
 *
pmem_g
;

905 
MEM_POOL
 *
pmem_g_size
;

906 
CPU_SIZE_T
 
size_m
;

907 
CPU_SIZE_T
 
size_m_mod
;

908 
CPU_SIZE_T
 
g_addr_mod
;

909 
CPU_ADDR
 
g_addr
;

910 
	`CPU_SR_ALLOC
();

913 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

915 i(

 =(
LIB_ERR
 *)0) {

916 
	`CPU_SW_EXCEPTION
(0u);

919 i(
ign
 < 1) {

920 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

923 i(
ign
 > 
DEF_ALIGN_MAX_NBR_OCTETS
) {

924 *

 = 
LIB_MEM_ERR_INVALID_MEM_ALIGN
;

928 i(
pmem_po
 =(
MEM_POOL
 *)0) {

929 *

 = 
LIB_MEM_ERR_NULL_PTR
;

934 
	`CPU_CRITICAL_ENTER
();

936 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

937 
pmem_po
->
Ty
) {

938 
LIB_MEM_TYPE_HEAP
:

939 
LIB_MEM_TYPE_POOL
:

943 
LIB_MEM_TYPE_NONE
:

945 
	`CPU_CRITICAL_EXIT
();

946 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

952 
pmem_g
 = 
pmem_po
->
SegHdP
;

953 
pmem_g_size
 = (
pmem_g
->
SegAddr
 != (*)0)

954 ? 
pmem_g
 : &
Mem_PoHp
;

955 
size_m
 = 
pmem_g_size
->
SegSizeRem
;

956 
g_addr
 = (
CPU_ADDR
)
pmem_g_size
->
SegAddrNextAva
;

958 
	`CPU_CRITICAL_EXIT
();

960 i(
ign
 > 1) {

961 
g_addr_mod
 = 
g_addr
 % 
ign
;

962 
size_m_mod
 = (
g_addr_mod
 > 0u? (
ign
 - seg_addr_mod) : 0u;

963 
size_m
 -
size_m_mod
;

967 *

 = 
LIB_MEM_ERR_NONE
;

969  (
size_m
);

970 
	}
}

1003 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1004 
	$Mem_PoC
 (
MEM_POOL
 *
pmem_po
,

1005 
LIB_ERR
 *

)

1008 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1009 i(

 =(
LIB_ERR
 *)0) {

1010 
	`CPU_SW_EXCEPTION
(;);

1015 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1016 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1021 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE
)
LIB_MEM_TYPE_NONE
;

1022 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *)0;

1023 
pmem_po
->
SegPvP
 = (
MEM_POOL
 *)0;

1024 
pmem_po
->
SegNextP
 = (
MEM_POOL
 *)0;

1025 
pmem_po
->
PoPvP
 = (
MEM_POOL
 *)0;

1026 
pmem_po
->
PoNextP
 = (
MEM_POOL
 *)0;

1027 
pmem_po
->
PoAddrS
 = (*)0;

1028 
pmem_po
->
PoAddrEnd
 = (*)0;

1029 
pmem_po
->
PoPs
 = (**)0;

1030 
pmem_po
->
PoSize
 = (
CPU_SIZE_T
 )0u;

1031 
pmem_po
->
BlkAlign
 = (
CPU_SIZE_T
 )0u;

1032 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 )0u;

1033 
pmem_po
->
BlkNbr
 = (
CPU_SIZE_T
 )0u;

1034 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 )0u;

1035 
pmem_po
->
SegAddr
 = (*)0;

1036 
pmem_po
->
SegAddrNextAva
 = (*)0;

1037 
pmem_po
->
SegSizeT
 = (
CPU_SIZE_T
 )0u;

1038 
pmem_po
->
SegSizeRem
 = (
CPU_SIZE_T
 )0u;

1041 *

 = 
LIB_MEM_ERR_NONE
;

1042 
	}
}

1197 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1198 
	$Mem_PoCe
 (
MEM_POOL
 *
pmem_po
,

1199 *
pmem_ba_addr
,

1200 
CPU_SIZE_T
 
mem_size
,

1201 
MEM_POOL_BLK_QTY
 
blk_nbr
,

1202 
CPU_SIZE_T
 
blk_size
,

1203 
CPU_SIZE_T
 
blk_ign
,

1204 
CPU_SIZE_T
 *
pos_qd
,

1205 
LIB_ERR
 *

)

1207 
MEM_POOL
 *
pmem_po_hp
;

1208 
MEM_POOL
 *
pmem_po_xt
;

1209 
MEM_POOL
 *
pmem_g
;

1210 
MEM_POOL
 *
pmem_g_ev
;

1211 
MEM_POOL
 *
pmem_g_xt
;

1212 **
o_r
;

1213 *
pmem_blk
;

1214 
CPU_INT08U
 *
pmem_addr_rs
;

1215 
CPU_INT08U
 *
pmem_addr_po
;

1216 
CPU_INT08U
 *
pmem_ba_addr_t
;

1217 
CPU_INT08U
 *
pmem_ba_addr_d
;

1218 
CPU_INT08U
 *
pmem_g_addr_t
;

1219 
CPU_INT08U
 *
pmem_g_addr_d
;

1220 
MEM_POOL_BLK_QTY
 
blk_m
;

1221 
CPU_SIZE_T
 
os_qd_unud
;

1222 
CPU_SIZE_T
 
size_t
;

1223 
CPU_SIZE_T
 
size_t_rs
;

1224 
CPU_SIZE_T
 
size_t_po
;

1225 
CPU_SIZE_T
 
size_m
;

1226 
CPU_SIZE_T
 
size_po_rs
;

1227 
CPU_SIZE_T
 
i
;

1228 
	`CPU_SR_ALLOC
();

1231 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1232 i(

 =(
LIB_ERR
 *)0) {

1233 
	`CPU_SW_EXCEPTION
(;);

1238 i(
pos_qd
 =(
CPU_SIZE_T
 *) 0) {

1239 
pos_qd
 = (
CPU_SIZE_T
 *)&
os_qd_unud
;

1240 ()&
os_qd_unud
;

1242 *
pos_qd
 = 0u;

1246 
	`Mem_PoC
(
pmem_po
, 

);

1247 i(*

 !
LIB_MEM_ERR_NONE
) {

1253 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1254 i(
pmem_ba_addr
 != (*)0) {

1255 i(
mem_size
 < 1) {

1256 *

 = 
LIB_MEM_ERR_INVALID_SEG_SIZE
;

1261 i(
blk_nbr
 < 1) {

1262 *

 = 
LIB_MEM_ERR_INVALID_BLK_NBR
;

1266 i(
blk_size
 < 1) {

1267 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1271 i(
blk_ign
 < 1) {

1272 *

 = 
LIB_MEM_ERR_INVALID_BLK_ALIGN
;

1279 i(
Mem_PoTbl
 =(
MEM_POOL
 *)0) {

1280 *

 = 
LIB_MEM_ERR_HEAP_NOT_FOUND
;

1286 
pmem_po_hp
 = (
MEM_POOL
 *)&
Mem_PoHp
;

1287 
size_t
 = (
CPU_SIZE_T
) 0u;

1289 
	`CPU_CRITICAL_ENTER
();

1291 i(
pmem_ba_addr
 == (*)0) {

1292 
pmem_g
 = 
pmem_po_hp
;

1293 
pmem_g_ev
 = 
pmem_po_hp
;

1294 
pmem_g_xt
 = 
pmem_po_hp
;

1298 
pmem_addr_rs
 = (
CPU_INT08U
 *)
pmem_po_hp
->
SegAddrNextAva
;

1299 
size_t_rs
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_rs
,

1300 (
CPU_SIZE_T
)
blk_nbr
,

1301 (
CPU_SIZE_T
)(*),

1302 (
CPU_SIZE_T
)(*));

1303 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1304 i(
size_t_rs
 < 1) {

1305 
	`CPU_CRITICAL_EXIT
();

1306 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1311 
pmem_addr_po
 = 
pmem_addr_rs
 + 
size_t_rs
;

1312 
size_t_po
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1313 (
CPU_SIZE_T
)
blk_nbr
,

1314 (
CPU_SIZE_T
)
blk_size
,

1315 (
CPU_SIZE_T
)
blk_ign
);

1316 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1317 i(
size_t_po
 < 1) {

1318 
	`CPU_CRITICAL_EXIT
();

1319 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1324 
size_t
 = 
size_t_rs
 + 
size_t_po
;

1326 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1327 i((
size_t
 < 
size_t_rs
) ||

1328 (
size_t
 < 
size_t_po
)) {

1329 
	`CPU_CRITICAL_EXIT
();

1330 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1335 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1336 i(
size_t
 > 
size_m
) {

1337 
	`CPU_CRITICAL_EXIT
();

1338 *
pos_qd
 = 
size_t
 - 
size_m
;

1339 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1345 
pmem_ba_addr_t
 = (
CPU_INT08U
 *)
pmem_ba_addr
;

1346 
pmem_ba_addr_d
 = (
CPU_INT08U
 *)
pmem_ba_addr
 + 
mem_size
 - 1;

1348 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1349 i(
pmem_ba_addr_d
 < 
pmem_ba_addr_t
) {

1350 
	`CPU_CRITICAL_EXIT
();

1351 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

1356 
pmem_g
 = (
MEM_POOL
 *)0;

1357 
pmem_g_ev
 = (
MEM_POOL
 *)0;

1358 
pmem_g_xt
 = 
Mem_PoTbl
;

1360 
pmem_g_xt
 !(
MEM_POOL
 *)0) {

1362 i((
pmem_ba_addr
 =
pmem_g_xt
->
SegAddr
) &&

1363 (
mem_size
 =
pmem_g_xt
->
SegSizeT
)) {

1365 
pmem_g
 = 
pmem_g_xt
;

1369 
pmem_g_addr_t
 = (
CPU_INT08U
 *)
pmem_g_xt
->
SegAddr
;

1370 
pmem_g_addr_d
 = (
CPU_INT08U
 *)
pmem_g_xt
->
SegAddr
 +mem_g_xt->
SegSizeT
 - 1;

1373 i(
pmem_ba_addr_d
 < 
pmem_g_addr_t
) {

1377 } i(((
pmem_ba_addr_t
 <
pmem_g_addr_t
) &&

1378 (
pmem_ba_addr_d
 >
pmem_g_addr_t
)) ||

1379 ((
pmem_ba_addr_t
 >
pmem_g_addr_t
) &&

1380 (
pmem_ba_addr_d
 <
pmem_g_addr_d
 )) ||

1381 ((
pmem_ba_addr_t
 <
pmem_g_addr_d
 ) &&

1382 (
pmem_ba_addr_d
 >
pmem_g_addr_d
 ))) {

1383 
	`CPU_CRITICAL_EXIT
();

1384 *

 = 
LIB_MEM_ERR_INVALID_SEG_OVERLAP
;

1389 
pmem_g_ev
 = 
pmem_g_xt
;

1390 
pmem_g_xt
 =mem_g_xt->
SegNextP
;

1393 i(
pmem_g
 =(
MEM_POOL
 *)0) {

1394 
pmem_g
 = 
pmem_po
;

1395 
pmem_po
->
SegAddr
 = 
pmem_ba_addr
;

1396 
pmem_po
->
SegAddrNextAva
 = 
pmem_ba_addr
;

1397 
pmem_po
->
SegSizeT
 = 
mem_size
;

1398 
pmem_po
->
SegSizeRem
 = 
mem_size
;

1403 
pmem_addr_rs
 = (
CPU_INT08U
 *)
pmem_po_hp
->
SegAddrNextAva
;

1404 
size_t_rs
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_rs
,

1405 (
CPU_SIZE_T
)
blk_nbr
,

1406 (
CPU_SIZE_T
)(*),

1407 (
CPU_SIZE_T
)(*));

1408 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1409 i(
size_t_rs
 < 1) {

1410 
	`CPU_CRITICAL_EXIT
();

1411 *

 = 
LIB_MEM_ERR_HEAP_OVF
;

1416 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1417 i(
size_t_rs
 > 
size_m
) {

1418 
	`CPU_CRITICAL_EXIT
();

1419 *
pos_qd
 = 
size_t_rs
 - 
size_m
;

1420 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1425 
pmem_addr_po
 = (
CPU_INT08U
 *)
pmem_g
->
SegAddrNextAva
;

1426 
size_t_po
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1427 (
CPU_SIZE_T
)
blk_nbr
,

1428 (
CPU_SIZE_T
)
blk_size
,

1429 (
CPU_SIZE_T
)
blk_ign
);

1430 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1431 i(
size_t_po
 < 1) {

1432 
	`CPU_CRITICAL_EXIT
();

1433 *

 = 
LIB_MEM_ERR_SEG_OVF
;

1438 
size_m
 = 
pmem_g
->
SegSizeRem
;

1439 i(
size_t_po
 > 
size_m
) {

1440 
	`CPU_CRITICAL_EXIT
();

1441 *
pos_qd
 = 
size_t_po
 - 
size_m
;

1442 *

 = 
LIB_MEM_ERR_SEG_EMPTY
;

1449 
size_po_rs
 = (
CPU_SIZE_T
)(
blk_nbr
 * (*));

1451 
o_r
 = (**)
	`Mem_SegAoc
((
MEM_POOL
 *)
pmem_po_hp
,

1452 (
CPU_SIZE_T
)
size_po_rs
,

1453 (
CPU_SIZE_T
)(*));

1454 i(
o_r
 == (**)0) {

1455 
size_m
 = 
pmem_po_hp
->
SegSizeRem
;

1456 
	`CPU_CRITICAL_EXIT
();

1458 i(
pmem_ba_addr
 == (*)0) {

1459 i(
size_t
 > 
size_m
) {

1460 *
pos_qd
 = 
size_t
 - 
size_m
;

1462 *
pos_qd
 = 
size_t
;

1465 i(
size_po_rs
 > 
size_m
) {

1466 *
pos_qd
 = 
size_po_rs
 - 
size_m
;

1468 *
pos_qd
 = 
size_po_rs
;

1471 *

 = 
LIB_MEM_ERR_HEAP_EMPTY
;

1475 
i
 = 0u; i < (
CPU_SIZE_T
)
blk_nbr
; i++) {

1476 
pmem_blk
 = (*)
	`Mem_SegAoc
(
pmem_g
, 
blk_size
, 
blk_ign
);

1477 i(
pmem_blk
 == (*)0) {

1478 
pmem_addr_po
 = (
CPU_INT08U
 *)
pmem_g
->
SegAddrNextAva
;

1479 
size_m
 = (
CPU_SIZE_T
 )
pmem_g
->
SegSizeRem
;

1480 
	`CPU_CRITICAL_EXIT
();

1481 
blk_m
 = 
blk_nbr
 - (
MEM_POOL_BLK_QTY
)
i
;

1482 
size_t
 = 
	`Mem_SegCcTSize
((*)
pmem_addr_po
,

1483 (
MEM_POOL_BLK_QTY
)
blk_m
,

1484 (
CPU_SIZE_T
 )
blk_size
,

1485 (
CPU_SIZE_T
 )
blk_ign
);

1487 i(
size_t
 > 
size_m
) {

1488 *
pos_qd
 = 
size_t
 - 
size_m
;

1490 *
pos_qd
 = 
size_t
;

1492 *

 = 
LIB_MEM_ERR_SEG_EMPTY
;

1495 
o_r
[
i
] = 
pmem_blk
;

1500 i(
pmem_g
 =
pmem_po
) {

1502 
pmem_po
->
SegPvP
 = 
pmem_g_ev
;

1503 
pmem_po
->
SegNextP
 = 
pmem_g_xt
;

1505 i(
pmem_g_ev
 !(
MEM_POOL
 *)0) {

1506 
pmem_g_ev
->
SegNextP
 = 
pmem_po
;

1508 
Mem_PoTbl
 = 
pmem_po
;

1511 i(
pmem_g_xt
 !(
MEM_POOL
 *)0) {

1512 
pmem_g_xt
->
SegPvP
 = 
pmem_po
;

1517 
pmem_po_xt
 = 
pmem_g
->
PoNextP
;

1518 
pmem_po
->
PoPvP
 = 
pmem_g
;

1519 
pmem_po
->
PoNextP
 = 
pmem_po_xt
;

1521 
pmem_g
->
PoNextP
 = 
pmem_po
;

1523 i(
pmem_po_xt
 !(
MEM_POOL
 *)0) {

1524 
pmem_po_xt
->
PoPvP
 = 
pmem_po
;

1531 
pmem_po
->
Ty
 = (
LIB_MEM_TYPE
 ) 
LIB_MEM_TYPE_POOL
;

1532 
pmem_po
->
SegHdP
 = (
MEM_POOL
 *
pmem_g
;

1533 
pmem_po
->
PoAddrS
 = (*
pmem_addr_po
;

1534 
pmem_po
->
PoAddrEnd
 = (*)(
pmem_addr_po
 + 
size_t_po
 - 1);

1535 
pmem_po
->
PoPs
 = (**
o_r
;

1536 
pmem_po
->
PoSize
 = (
CPU_SIZE_T
 ) 
size_t_po
;

1537 
pmem_po
->
BlkAlign
 = (
CPU_SIZE_T
 ) 
blk_ign
;

1538 
pmem_po
->
BlkSize
 = (
CPU_SIZE_T
 ) 
blk_size
;

1539 
pmem_po
->
BlkNbr
 = (
MEM_POOL_BLK_QTY

blk_nbr
;

1540 
pmem_po
->
BlkIx
 = (
MEM_POOL_IX
 ) 
blk_nbr
;

1543 
	`CPU_CRITICAL_EXIT
();

1545 *

 = 
LIB_MEM_ERR_NONE
;

1546 
	}
}

1578 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1579 
MEM_POOL_BLK_QTY
 
	$Mem_PoBlkGNbrAva
 (
MEM_POOL
 *
pmem_po
,

1580 
LIB_ERR
 *

)

1582 
MEM_POOL_BLK_QTY
 
nbr_blk_m
;

1583 
	`CPU_SR_ALLOC
();

1586 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1588 i(

 =(
LIB_ERR
 *)0) {

1589 
	`CPU_SW_EXCEPTION
(0u);

1592 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1593 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1598 
	`CPU_CRITICAL_ENTER
();

1600 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1601 
pmem_po
->
Ty
) {

1602 
LIB_MEM_TYPE_POOL
:

1606 
LIB_MEM_TYPE_NONE
:

1607 
LIB_MEM_TYPE_HEAP
:

1609 
	`CPU_CRITICAL_EXIT
();

1610 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1616 
nbr_blk_m
 = 
pmem_po
->
BlkIx
;

1618 
	`CPU_CRITICAL_EXIT
();

1621 *

 = 
LIB_MEM_ERR_NONE
;

1623  (
nbr_blk_m
);

1624 
	}
}

1658 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1659 *
	$Mem_PoBlkG
 (
MEM_POOL
 *
pmem_po
,

1660 
CPU_SIZE_T
 
size
,

1661 
LIB_ERR
 *

)

1663 *
pmem_blk
;

1664 
	`CPU_SR_ALLOC
();

1667 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1668 i(

 =(
LIB_ERR
 *)0) {

1669 
	`CPU_SW_EXCEPTION
((*)0);

1674 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1675 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1676 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1680 i(
size
 < 1) {

1681 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1686 
	`CPU_CRITICAL_ENTER
();

1688 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1689 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1690 
	`CPU_CRITICAL_EXIT
();

1691 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1695 i(
size
 > 
pmem_po
->
BlkSize
) {

1696 
	`CPU_CRITICAL_EXIT
();

1697 *

 = 
LIB_MEM_ERR_INVALID_BLK_SIZE
;

1702 ()&
size
;

1704 i(
pmem_po
->
BlkIx
 < 1) {

1705 
	`CPU_CRITICAL_EXIT
();

1706 *

 = 
LIB_MEM_ERR_POOL_EMPTY
;

1710 i(
pmem_po
->
BlkIx
 >mem_po->
BlkNbr
) {

1711 
	`CPU_CRITICAL_EXIT
();

1712 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1717 
pmem_po
->
BlkIx
--;

1718 
pmem_blk
 = 
pmem_po
->
PoPs
[pmem_po->
BlkIx
];

1720 
	`CPU_CRITICAL_EXIT
();

1722 *

 = 
LIB_MEM_ERR_NONE
;

1724  (
pmem_blk
);

1725 
	}
}

1762 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1763 *
	$Mem_PoBlkGUdAtIx
 (
MEM_POOL
 *
pmem_po
,

1764 
MEM_POOL_IX
 
ud_ix
,

1765 
LIB_ERR
 *

)

1767 
MEM_POOL_IX
 
blk_ix
;

1768 *
pmem_blk
;

1769 
	`CPU_SR_ALLOC
();

1772 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1773 i(

 =(
LIB_ERR
 *)0) {

1774 
	`CPU_SW_EXCEPTION
((*)0);

1779 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1780 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1781 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1786 
	`CPU_CRITICAL_ENTER
();

1788 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1789 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1790 
	`CPU_CRITICAL_EXIT
();

1791 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1795 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

1796 
	`CPU_CRITICAL_EXIT
();

1797 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1802 
blk_ix
 = 
pmem_po
->
BlkNbr
 - 
ud_ix
 - 1u;

1804 i(
blk_ix
 >
pmem_po
->
BlkNbr
) {

1805 
	`CPU_CRITICAL_EXIT
();

1806 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1810 i(
blk_ix
 < 
pmem_po
->
BlkIx
) {

1811 
	`CPU_CRITICAL_EXIT
();

1812 *

 = 
LIB_MEM_ERR_INVALID_BLK_IX
;

1816 
pmem_blk
 = 
pmem_po
->
PoPs
[
blk_ix
];

1818 
	`CPU_CRITICAL_EXIT
();

1820 *

 = 
LIB_MEM_ERR_NONE
;

1822  (
pmem_blk
);

1823 
	}
}

1858 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1859 
	$Mem_PoBlkFe
 (
MEM_POOL
 *
pmem_po
,

1860 *
pmem_blk
,

1861 
LIB_ERR
 *

)

1863 *
p_addr
;

1864 
CPU_BOOLEAN
 
addr_vid
;

1865 
MEM_POOL_IX
 
i
;

1866 
	`CPU_SR_ALLOC
();

1869 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1870 i(

 =(
LIB_ERR
 *)0) {

1871 
	`CPU_SW_EXCEPTION
(;);

1876 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1877 i(
pmem_po
 =(
MEM_POOL
 *)0) {

1878 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1882 i(
pmem_blk
 == (*)0) {

1883 *

 = 
LIB_MEM_ERR_NULL_PTR
;

1888 
	`CPU_CRITICAL_ENTER
();

1890 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1891 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

1892 
	`CPU_CRITICAL_EXIT
();

1893 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1897 
addr_vid
 = 
	`Mem_PoBlkIsVidAddr
(
pmem_po
, 
pmem_blk
);

1898 i(
addr_vid
 !
DEF_OK
) {

1899 
	`CPU_CRITICAL_EXIT
();

1900 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

1904 
i
 = 0u; i < 
pmem_po
->
BlkIx
; i++) {

1905 i(
pmem_blk
 =
pmem_po
->
PoPs
[
i
]) {

1906 
	`CPU_CRITICAL_EXIT
();

1907 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
;

1913 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

1914 
	`CPU_CRITICAL_EXIT
();

1915 *

 = 
LIB_MEM_ERR_POOL_FULL
;

1920 
addr_vid
 = 
DEF_NO
;

1921 
i
 = 
pmem_po
->
BlkIx
; i <mem_po->
BlkNbr
; i++) {

1922 
p_addr
 = 
pmem_po
->
PoPs
[
i
];

1923 i(
p_addr
 =
pmem_blk
) {

1924 
addr_vid
 = 
DEF_YES
;

1929 i(
addr_vid
 =
DEF_YES
) {

1930 
pmem_po
->
PoPs
[
i
] =mem_po->PoPs[pmem_po->
BlkIx
];

1932 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

1933 
	`CPU_CRITICAL_EXIT
();

1934 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

1940 
pmem_po
->
PoPs
[pmem_po->
BlkIx
] = 
pmem_blk
;

1941 
pmem_po
->
BlkIx
++;

1943 
	`CPU_CRITICAL_EXIT
();

1945 *

 = 
LIB_MEM_ERR_NONE
;

1946 
	}
}

1985 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1986 
MEM_POOL_IX
 
	$Mem_PoBlkIxG
 (
MEM_POOL
 *
pmem_po
,

1987 *
pmem_blk
,

1988 
LIB_ERR
 *

)

1990 *
p_addr
;

1991 
CPU_BOOLEAN
 
addr_vid
;

1992 
MEM_POOL_IX
 
i
;

1993 
MEM_POOL_IX
 
po_ix
;

1994 
MEM_POOL_IX
 
vid_ix
;

1995 
	`CPU_SR_ALLOC
();

1998 
vid_ix
 = 
	`DEF_GET_U_MAX_VAL
(
MEM_POOL_IX
);

1999 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2000 i(

 =(
LIB_ERR
 *)0) {

2001 
	`CPU_SW_EXCEPTION
(
vid_ix
);

2006 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2007 i(
pmem_po
 =(
MEM_POOL
 *)0) {

2008 *

 = 
LIB_MEM_ERR_NULL_PTR
;

2009  (
vid_ix
);

2012 i(
pmem_blk
 == (*)0) {

2013 *

 = 
LIB_MEM_ERR_NULL_PTR
;

2014  (
vid_ix
);

2018 
	`CPU_CRITICAL_ENTER
();

2020 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2021 i(
pmem_po
->
Ty
 !
LIB_MEM_TYPE_POOL
) {

2022 
	`CPU_CRITICAL_EXIT
();

2023 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

2024 (
vid_ix
);

2027 
addr_vid
 = 
	`Mem_PoBlkIsVidAddr
(
pmem_po
, 
pmem_blk
);

2028 i(
addr_vid
 !
DEF_OK
) {

2029 
	`CPU_CRITICAL_EXIT
();

2030 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR
;

2031  (
vid_ix
);

2034 
i
 = 0u; i < 
pmem_po
->
BlkIx
; i++) {

2035 i(
pmem_blk
 =
pmem_po
->
PoPs
[
i
]) {

2036 
	`CPU_CRITICAL_EXIT
();

2037 *

 = 
LIB_MEM_ERR_INVALID_BLK_ADDR_IN_POOL
;

2038  (
vid_ix
);

2043 i(
pmem_po
->
BlkIx
 >pmem_po->
BlkNbr
) {

2044 
	`CPU_CRITICAL_EXIT
();

2045 *

 = 
LIB_MEM_ERR_POOL_FULL
;

2046  (
vid_ix
);

2049 
addr_vid
 = 
DEF_NO
;

2050 
i
 = 
pmem_po
->
BlkIx
; i <mem_po->
BlkNbr
; i++) {

2051 
p_addr
 = 
pmem_po
->
PoPs
[
i
];

2052 i(
p_addr
 =
pmem_blk
) {

2053 
addr_vid
 = 
DEF_YES
;

2058 i(
addr_vid
 =
DEF_YES
) {

2059 
po_ix
 = 
pmem_po
->
BlkNbr
 - 1 - 
i
;

2060 
	`CPU_CRITICAL_EXIT
();

2061 *

 = 
LIB_MEM_ERR_NONE
;

2062  (
po_ix
);

2064 
	`CPU_CRITICAL_EXIT
();

2065 *

 = 
LIB_MEM_ERR_INVALID_POOL
;

2066  (
vid_ix
);

2069 
	}
}

2103 #i((
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
) && \

2104 (
	gLIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
))

2105 
CPU_BOOLEAN
 
	$Mem_PoBlkIsVidAddr
 (
MEM_POOL
 *
pmem_po
,

2106 *
pmem_blk
)

2108 
CPU_INT08U
 *
o_addr_f
;

2109 *
o_addr_t
;

2110 *
o_addr_d
;

2111 
CPU_SIZE_T
 
ign_offt
;

2112 
CPU_SIZE_T
 
blk_ign
;

2113 
CPU_SIZE_T
 
blk_ign_offt
;

2114 
CPU_SIZE_T
 
blk_size
;

2115 
CPU_SIZE_T
 
mem_ign
;

2116 
CPU_SIZE_T
 
mem_ign_offt
;

2117 
CPU_SIZE_T
 
mem_diff
;

2118 
CPU_BOOLEAN
 
addr_vid
;

2121 
o_addr_t
 = 
pmem_po
->
PoAddrS
;

2122 
o_addr_d
 = 
pmem_po
->
PoAddrEnd
;

2124 i((
pmem_blk
 < 
o_addr_t
) ||

2125 (
pmem_blk
 > 
o_addr_d
)) {

2126  (
DEF_NO
);

2129 
blk_ign
 = (
CPU_SIZE_T
)
pmem_po
->
BlkAlign
;

2130 
ign_offt
 = (
CPU_SIZE_T
)((
CPU_ADDR
)
o_addr_t
 % 
blk_ign
);

2131 i(
ign_offt
 != 0u) {

2132 
mem_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2134 
mem_ign_offt
 = 0u;

2137 
blk_size
 = 
pmem_po
->
BlkSize
;

2138 
ign_offt
 = 
blk_size
 % 
blk_ign
;

2139 i(
ign_offt
 != 0u) {

2140 
blk_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2142 
blk_ign_offt
 = 0u;

2145 
o_addr_f
 = (
CPU_INT08U
 *)((CPU_INT08U *)
o_addr_t
 + 
mem_ign_offt
);

2146 
mem_diff
 = (
CPU_SIZE_T
 )((
CPU_INT08U
 *)
pmem_blk
 - 
o_addr_f
);

2147 
mem_ign
 = (
CPU_SIZE_T
 )
blk_size
 + 
blk_ign_offt
);

2149 
addr_vid
 = ((
mem_diff
 % 
mem_ign
=0u? 
DEF_YES
 : 
DEF_NO
;

2151  (
addr_vid
);

2152 
	}
}

2259 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

2260 
CPU_SIZE_T
 
	$Mem_SegCcTSize
 (*
pmem_addr
,

2261 
MEM_POOL_BLK_QTY
 
blk_nbr
,

2262 
CPU_SIZE_T
 
blk_size
,

2263 
CPU_SIZE_T
 
blk_ign
)

2265 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2266 
CPU_SIZE_T
 
blk_size_mem_igd
;

2267 
CPU_SIZE_T
 
blk_size_igd
;

2268 
CPU_SIZE_T
 
blk_size_igd_nbr
;

2269 
CPU_SIZE_T
 
blk_size_t
;

2271 
CPU_SIZE_T
 
ign_offt
;

2272 
CPU_SIZE_T
 
mem_ign_offt
;

2273 
CPU_SIZE_T
 
blk_ign_offt
;

2274 
CPU_SIZE_T
 
size_t
;

2277 
ign_offt
 = (
CPU_ADDR
)
pmem_addr
 % 
blk_ign
;

2278 i(
ign_offt
 != 0u) {

2279 
mem_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2281 
mem_ign_offt
 = 0u;

2284 
ign_offt
 = 
blk_size
 % 
blk_ign
;

2285 i(
ign_offt
 != 0u) {

2286 
blk_ign_offt
 = 
blk_ign
 - 
ign_offt
;

2288 
blk_ign_offt
 = 0u;

2291 
size_t
 = 
mem_ign_offt
 + ((
blk_size
 + 
blk_ign_offt
* ((
CPU_SIZE_T
)
blk_nbr
 - 1)) + blk_size;

2293 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2294 
blk_size_mem_igd
 = 
mem_ign_offt
 + 
blk_size
;

2295 i((
blk_size_mem_igd
 < 
mem_ign_offt
) ||

2296 (
blk_size_mem_igd
 < 
blk_size
)) {

2300 i(
blk_nbr
 > 1) {

2301 
blk_size_igd
 = 
blk_size
 + 
blk_ign_offt
;

2302 i((
blk_size_igd
 < 
blk_ign_offt
) ||

2303 (
blk_size_igd
 < 
blk_size
)) {

2307 
blk_size_igd_nbr
 = 
blk_size_igd
 * ((
CPU_SIZE_T
)
blk_nbr
 - 1);

2308 i((
blk_size_igd_nbr
 < 
blk_size_igd
) ||

2309 (
blk_size_igd_nbr
 < 
blk_ign_offt
) ||

2310 (
blk_size_igd_nbr
 < 
blk_size
)) {

2314 
blk_size_t
 = 
blk_size_igd_nbr
 + 
blk_size
;

2315 i((
blk_size_t
 < 
blk_size_igd_nbr
) ||

2316 (
blk_size_t
 < 
blk_size
)) {

2320 i((
size_t
 < 
blk_size_mem_igd
) ||

2321 (
size_t
 < 
blk_size_igd_nbr
) ||

2322 (
size_t
 < 
blk_size_t
)) {

2328  (
size_t
);

2329 
	}
}

2366 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

2367 *
	$Mem_SegAoc
 (
MEM_POOL
 *
pmem_po
,

2368 
CPU_SIZE_T
 
size
,

2369 
CPU_SIZE_T
 
ign
)

2371 
CPU_INT08U
 *
pmem_addr
;

2372 
CPU_INT08U
 *
pmem_addr_xt
;

2373 
CPU_SIZE_T
 
mem_ign
;

2374 
CPU_SIZE_T
 
ign_offt
;

2375 
CPU_SIZE_T
 
size_t
;

2378 
pmem_addr
 = (
CPU_INT08U
 *)
pmem_po
->
SegAddrNextAva
;

2380 
mem_ign
 = (
CPU_SIZE_T
)((
CPU_ADDR
)
pmem_addr
 % 
ign
);

2382 i(
mem_ign
 != 0u) {

2383 
ign_offt
 = 
ign
 - 
mem_ign
;

2385 
ign_offt
 = 0u;

2388 
size_t
 = 
ign_offt
 + 
size
;

2389 i(
size_t
 > 
pmem_po
->
SegSizeRem
) {

2393 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2394 i((
size_t
 < 
ign_offt
) ||

2395 (
size_t
 < 
size
)) {

2400 
pmem_addr_xt
 = 
pmem_addr
 + 
size_t
;

2402 #i(
LIB_MEM_CFG_ARG_CHK_EXT_EN
 =
DEF_ENABLED
)

2403 i(
pmem_addr_xt
 < 
pmem_addr
) {

2408 
pmem_addr
 +
ign_offt
;

2410 
pmem_po
->
SegAddrNextAva
 = (*)
pmem_addr_xt
;

2411 
pmem_po
->
SegSizeRem
 -(
CPU_SIZE_T
)
size_t
;

2413  ((*)
pmem_addr
);

2414 
	}
}

	@uC-LIB/lib_mem.h

64 #ide 
LIB_MEM_MODULE_PRESENT


65 
	#LIB_MEM_MODULE_PRESENT


	)

105 
	~<u.h
>

106 
	~<u_ce.h
>

108 
	~<lib_def.h
>

109 
	~<lib_cfg.h
>

118 #ifde 
LIB_MEM_MODULE


119 
	#LIB_MEM_EXT


	)

121 
	#LIB_MEM_EXT
 

	)

147 #ide 
LIB_MEM_CFG_ARG_CHK_EXT_EN


148 
	#LIB_MEM_CFG_ARG_CHK_EXT_EN
 
DEF_DISABLED


	)

163 #ide 
LIB_MEM_CFG_OPTIMIZE_ASM_EN


164 
	#LIB_MEM_CFG_OPTIMIZE_ASM_EN
 
DEF_DISABLED


	)

179 #ide 
LIB_MEM_CFG_ALLOC_EN


180 
	#LIB_MEM_CFG_ALLOC_EN
 
DEF_DISABLED


	)

203 
	#LIB_MEM_TYPE_NONE
 
	`CPU_TYPE_CREATE
('N', 'O', 'N', 'E')

	)

204 
	#LIB_MEM_TYPE_HEAP
 
	`CPU_TYPE_CREATE
('H', 'E', 'A', 'P')

	)

205 
	#LIB_MEM_TYPE_POOL
 
	`CPU_TYPE_CREATE
('P', 'O', 'O', 'L')

	)

223 
CPU_INT32U
 
	tLIB_MEM_TYPE
;

232 
CPU_SIZE_T
 
	tMEM_POOL_BLK_QTY
;

241 
MEM_POOL_BLK_QTY
 
	tMEM_POOL_IX
;

288 
mem_po
 
	tMEM_POOL
;

291 
	smem_po
 {

292 
LIB_MEM_TYPE
 
	mTy
;

294 
MEM_POOL
 *
	mSegHdP
;

295 
MEM_POOL
 *
	mSegPvP
;

296 
MEM_POOL
 *
	mSegNextP
;

297 
MEM_POOL
 *
	mPoPvP
;

298 
MEM_POOL
 *
	mPoNextP
;

300 *
	mPoAddrS
;

301 *
	mPoAddrEnd
;

302 **
	mPoPs
;

303 
MEM_POOL_IX
 
	mBlkIx
;

304 
CPU_SIZE_T
 
	mPoSize
;

305 
MEM_POOL_BLK_QTY
 
	mBlkNbr
;

306 
CPU_SIZE_T
 
	mBlkSize
;

307 
CPU_SIZE_T
 
	mBlkAlign
;

310 *
	mSegAddr
;

311 *
	mSegAddrNextAva
;

312 
CPU_SIZE_T
 
	mSegSizeT
;

313 
CPU_SIZE_T
 
	mSegSizeRem
;

403 #i ((
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_64
) || \

404 (
	gCPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_32
))

406 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
((
CPU_INT16U
)(((CPU_INT16U)((((CPU_INT16U)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

407 ((
CPU_INT16U
)((((CPU_INT16U)(
v
)& (CPU_INT16U0x00FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

409 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
((
CPU_INT32U
)(((CPU_INT32U)((((CPU_INT32U)(v)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))| \

	)

410 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x00FF0000u>> (1u * 
DEF_OCTET_NBR_BITS
))) | \

411 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x0000FF00u<< (1u * 
DEF_OCTET_NBR_BITS
))) | \

412 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x000000FFu<< (3u * 
DEF_OCTET_NBR_BITS
)))))

414 #i (
CPU_CFG_DATA_SIZE
 =
CPU_WORD_SIZE_16
)

416 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
((
CPU_INT16U
)(((CPU_INT16U)((((CPU_INT16U)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

417 ((
CPU_INT16U
)((((CPU_INT16U)(
v
)& (CPU_INT16U0x00FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

419 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
((
CPU_INT32U
)(((CPU_INT32U)((((CPU_INT32U)(v)& (CPU_INT32U)0xFF000000u>> (1u * 
DEF_OCTET_NBR_BITS
))| \

	)

420 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x00FF0000u<< (1u * 
DEF_OCTET_NBR_BITS
))) | \

421 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))) | \

422 ((
CPU_INT32U
)((((CPU_INT32U)(
v
)& (CPU_INT32U)0x000000FFu<< (1u * 
DEF_OCTET_NBR_BITS
)))))

426 
	#MEM_VAL_BIG_TO_LITTLE_16
(
v
(v)

	)

427 
	#MEM_VAL_BIG_TO_LITTLE_32
(
v
(v)

	)

432 
	#MEM_VAL_LITTLE_TO_BIG_16
(
v

	`MEM_VAL_BIG_TO_LITTLE_16
(v)

	)

433 
	#MEM_VAL_LITTLE_TO_BIG_32
(
v

	`MEM_VAL_BIG_TO_LITTLE_32
(v)

	)

437 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

439 
	#MEM_VAL_BIG_TO_HOST_16
(
v
(v)

	)

440 
	#MEM_VAL_BIG_TO_HOST_32
(
v
(v)

	)

441 
	#MEM_VAL_LITTLE_TO_HOST_16
(
v

	`MEM_VAL_LITTLE_TO_BIG_16
(v)

	)

442 
	#MEM_VAL_LITTLE_TO_HOST_32
(
v

	`MEM_VAL_LITTLE_TO_BIG_32
(v)

	)

444 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

446 
	#MEM_VAL_BIG_TO_HOST_16
(
v

	`MEM_VAL_BIG_TO_LITTLE_16
(v)

	)

447 
	#MEM_VAL_BIG_TO_HOST_32
(
v

	`MEM_VAL_BIG_TO_LITTLE_32
(v)

	)

448 
	#MEM_VAL_LITTLE_TO_HOST_16
(
v
(v)

	)

449 
	#MEM_VAL_LITTLE_TO_HOST_32
(
v
(v)

	)

459 
	#MEM_VAL_HOST_TO_BIG_16
(
v

	`MEM_VAL_BIG_TO_HOST_16
(v)

	)

460 
	#MEM_VAL_HOST_TO_BIG_32
(
v

	`MEM_VAL_BIG_TO_HOST_32
(v)

	)

461 
	#MEM_VAL_HOST_TO_LITTLE_16
(
v

	`MEM_VAL_LITTLE_TO_HOST_16
(v)

	)

462 
	#MEM_VAL_HOST_TO_LITTLE_32
(
v

	`MEM_VAL_LITTLE_TO_HOST_32
(v)

	)

516 
	#MEM_VAL_GET_INT08U_BIG
(
addr
((
CPU_INT08U
((CPU_INT08U)(((CPU_INT08U)(*(((CPU_INT08U *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))))

	)

518 
	#MEM_VAL_GET_INT16U_BIG
(
addr
((
CPU_INT16U
)(((CPU_INT16U)(((CPU_INT16U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (1u * 
DEF_OCTET_NBR_BITS
))+ \

	)

519 ((
CPU_INT16U
)(((CPU_INT16U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (0u * 
DEF_OCTET_NBR_BITS
)))))

521 
	#MEM_VAL_GET_INT32U_BIG
(
addr
((
CPU_INT32U
)(((CPU_INT32U)(((CPU_INT32U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (3u * 
DEF_OCTET_NBR_BITS
))+ \

	)

522 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (2u * 
DEF_OCTET_NBR_BITS
))) + \

523 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 2))<< (1u * 
DEF_OCTET_NBR_BITS
))) + \

524 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 3))<< (0u * 
DEF_OCTET_NBR_BITS
)))))

528 
	#MEM_VAL_GET_INT08U_LITTLE
(
addr
((
CPU_INT08U
((CPU_INT08U)(((CPU_INT08U)(*(((CPU_INT08U *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))))

	)

530 
	#MEM_VAL_GET_INT16U_LITTLE
(
addr
((
CPU_INT16U
)(((CPU_INT16U)(((CPU_INT16U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))+ \

	)

531 ((
CPU_INT16U
)(((CPU_INT16U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (1u * 
DEF_OCTET_NBR_BITS
)))))

533 
	#MEM_VAL_GET_INT32U_LITTLE
(
addr
((
CPU_INT32U
)(((CPU_INT32U)(((CPU_INT32U)(*(((
CPU_INT08U
 *)ddr)+ 0))<< (0u * 
DEF_OCTET_NBR_BITS
))+ \

	)

534 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 1))<< (1u * 
DEF_OCTET_NBR_BITS
))) + \

535 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 2))<< (2u * 
DEF_OCTET_NBR_BITS
))) + \

536 ((
CPU_INT32U
)(((CPU_INT32U)(*(((
CPU_INT08U
 *)(
addr
)+ 3))<< (3u * 
DEF_OCTET_NBR_BITS
)))))

540 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

542 
	#MEM_VAL_GET_INT08U
(
addr

	`MEM_VAL_GET_INT08U_BIG
ddr)

	)

543 
	#MEM_VAL_GET_INT16U
(
addr

	`MEM_VAL_GET_INT16U_BIG
ddr)

	)

544 
	#MEM_VAL_GET_INT32U
(
addr

	`MEM_VAL_GET_INT32U_BIG
ddr)

	)

546 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

548 
	#MEM_VAL_GET_INT08U
(
addr

	`MEM_VAL_GET_INT08U_LITTLE
ddr)

	)

549 
	#MEM_VAL_GET_INT16U
(
addr

	`MEM_VAL_GET_INT16U_LITTLE
ddr)

	)

550 
	#MEM_VAL_GET_INT32U
(
addr

	`MEM_VAL_GET_INT32U_LITTLE
ddr)

	)

612 
	#MEM_VAL_SET_INT08U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((CPU_INT08U)(v)& (CPU_INT08U0xFFu>> (0u * 
DEF_OCTET_NBR_BITS
))); } 0)

	)

614 
	#MEM_VAL_SET_INT16U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT16U
)(v)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

	)

615 (*(((
	gCPU_INT08U
 *)(
	gaddr
)+ 1)((
CPU_INT08U
)((((
CPU_INT16U
)(
v
)& (CPU_INT16U0x00FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); } 0)

617 
	#MEM_VAL_SET_INT32U_BIG
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT32U
)(v)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))); \

	)

618 (*(((
CPU_INT08U
 *)(
addr
)+ 1)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x00FF0000u>> (2u * 
DEF_OCTET_NBR_BITS
))); \

619 (*(((
CPU_INT08U
 *)(
addr
)+ 2)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

620 (*(((
CPU_INT08U
 *)(
addr
)+ 3)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x000000FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

624 
	#MEM_VAL_SET_INT08U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((CPU_INT08U)(v)& (CPU_INT08U0xFFu>> (0u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

	)

626 
	#MEM_VAL_SET_INT16U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT16U
)(v)& (CPU_INT16U0x00FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); \

	)

627 (*(((
	gCPU_INT08U
 *)(
	gaddr
)+ 1)((
CPU_INT08U
)((((
CPU_INT16U
)(
v
)& (CPU_INT16U0xFF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); } 0)

629 
	#MEM_VAL_SET_INT32U_LITTLE
(
addr
, 
v
d{ (*(((
CPU_INT08U
 *)ddr)+ 0)((CPU_INT08U)((((
CPU_INT32U
)(v)& (CPU_INT32U)0x000000FFu>> (0u * 
DEF_OCTET_NBR_BITS
))); \

	)

630 (*(((
CPU_INT08U
 *)(
addr
)+ 1)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x0000FF00u>> (1u * 
DEF_OCTET_NBR_BITS
))); \

631 (*(((
CPU_INT08U
 *)(
addr
)+ 2)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0x00FF0000u>> (2u * 
DEF_OCTET_NBR_BITS
))); \

632 (*(((
CPU_INT08U
 *)(
addr
)+ 3)((CPU_INT08U)((((
CPU_INT32U
)(
v
)& (CPU_INT32U)0xFF000000u>> (3u * 
DEF_OCTET_NBR_BITS
))); 
	}
} 0)

636 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

638 
	#MEM_VAL_SET_INT08U
(
addr
, 
v

	`MEM_VAL_SET_INT08U_BIG
ddr, v)

	)

639 
	#MEM_VAL_SET_INT16U
(
addr
, 
v

	`MEM_VAL_SET_INT16U_BIG
ddr, v)

	)

640 
	#MEM_VAL_SET_INT32U
(
addr
, 
v

	`MEM_VAL_SET_INT32U_BIG
ddr, v)

	)

642 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

644 
	#MEM_VAL_SET_INT08U
(
addr
, 
v

	`MEM_VAL_SET_INT08U_LITTLE
ddr, v)

	)

645 
	#MEM_VAL_SET_INT16U
(
addr
, 
v

	`MEM_VAL_SET_INT16U_LITTLE
ddr, v)

	)

646 
	#MEM_VAL_SET_INT32U
(
addr
, 
v

	`MEM_VAL_SET_INT32U_LITTLE
ddr, v)

	)

718 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

721 
	#MEM_VAL_COPY_GET_INT08U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

723 
	#MEM_VAL_COPY_GET_INT16U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

724 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

726 
	#MEM_VAL_COPY_GET_INT32U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

727 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

728 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

729 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

733 
	#MEM_VAL_COPY_GET_INT08U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

735 
	#MEM_VAL_COPY_GET_INT16U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 1)); \

	)

736 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 0)); } 0)

738 
	#MEM_VAL_COPY_GET_INT32U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 3)); \

	)

739 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

740 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

741 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 0)); 
	}
} 0)

745 
	#MEM_VAL_COPY_GET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_BIG
ddr_de,ddr_c)

	)

746 
	#MEM_VAL_COPY_GET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_BIG
ddr_de,ddr_c)

	)

747 
	#MEM_VAL_COPY_GET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_BIG
ddr_de,ddr_c)

	)

752 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

755 
	#MEM_VAL_COPY_GET_INT08U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

757 
	#MEM_VAL_COPY_GET_INT16U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 1)); \

	)

758 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 0)); } 0)

760 
	#MEM_VAL_COPY_GET_INT32U_BIG
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 3)); \

	)

761 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

762 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

763 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 0)); 
	}
} 0)

767 
	#MEM_VAL_COPY_GET_INT08U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

769 
	#MEM_VAL_COPY_GET_INT16U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

770 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

772 
	#MEM_VAL_COPY_GET_INT32U_LITTLE
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

773 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

774 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

775 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

779 
	#MEM_VAL_COPY_GET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_LITTLE
ddr_de,ddr_c)

	)

780 
	#MEM_VAL_COPY_GET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_LITTLE
ddr_de,ddr_c)

	)

781 
	#MEM_VAL_COPY_GET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_LITTLE
ddr_de,ddr_c)

	)

866 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_BIG
)

869 
	#MEM_VAL_COPY_GET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

870 
CPU_SIZE_T
 
_i
; \

872 
_i
 = 0; _< (
v_size
); _i++) { \

873 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)) + _i)); \

875 
	}
} 0)

878 
	#MEM_VAL_COPY_GET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

879 
CPU_SIZE_T
 
_i
; \

880 
CPU_SIZE_T
 
_j
; \

883 
_j
 = (
v_size
) - 1; \

885 
_i
 = 0; _< (
v_size
); _i++) { \

886 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)+ 
_j
)); \

887 
_j
--; \

889 
	}
} 0)

892 
	#MEM_VAL_COPY_GET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_BIG
ddr_de,ddr_c, v_size)

	)

897 #i (
CPU_CFG_ENDIAN_TYPE
 =
CPU_ENDIAN_TYPE_LITTLE
)

900 
	#MEM_VAL_COPY_GET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

901 
CPU_SIZE_T
 
_i
; \

902 
CPU_SIZE_T
 
_j
; \

905 
_j
 = (
v_size
) - 1; \

907 
_i
 = 0; _< (
v_size
); _i++) { \

908 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)+ 
_j
)); \

909 
_j
--; \

911 
	}
} 0)

914 
	#MEM_VAL_COPY_GET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

915 
CPU_SIZE_T
 
_i
; \

917 
_i
 = 0; _< (
v_size
); _i++) { \

918 (*(((
CPU_INT08U
 *)(
addr_de
)+ 
_i
)(*(((CPU_INT08U *)(
addr_c
)) + _i)); \

920 
	}
} 0)

923 
	#MEM_VAL_COPY_GET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_LITTLE
ddr_de,ddr_c, v_size)

	)

993 
	#MEM_VAL_COPY_SET_INT08U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_BIG
ddr_de,ddr_c)

	)

994 
	#MEM_VAL_COPY_SET_INT16U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_BIG
ddr_de,ddr_c)

	)

995 
	#MEM_VAL_COPY_SET_INT32U_BIG
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_BIG
ddr_de,ddr_c)

	)

997 
	#MEM_VAL_COPY_SET_INT08U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U_LITTLE
ddr_de,ddr_c)

	)

998 
	#MEM_VAL_COPY_SET_INT16U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U_LITTLE
ddr_de,ddr_c)

	)

999 
	#MEM_VAL_COPY_SET_INT32U_LITTLE
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U_LITTLE
ddr_de,ddr_c)

	)

1002 
	#MEM_VAL_COPY_SET_INT08U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT08U
ddr_de,ddr_c)

	)

1003 
	#MEM_VAL_COPY_SET_INT16U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT16U
ddr_de,ddr_c)

	)

1004 
	#MEM_VAL_COPY_SET_INT32U
(
addr_de
, 
addr_c

	`MEM_VAL_COPY_GET_INT32U
ddr_de,ddr_c)

	)

1067 
	#MEM_VAL_COPY_SET_INTU_BIG
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_BIG
ddr_de,ddr_c, v_size)

	)

1068 
	#MEM_VAL_COPY_SET_INTU_LITTLE
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU_LITTLE
ddr_de,ddr_c, v_size)

	)

1069 
	#MEM_VAL_COPY_SET_INTU
(
addr_de
, 
addr_c
, 
v_size

	`MEM_VAL_COPY_GET_INTU
ddr_de,ddr_c, v_size)

	)

1120 
	#MEM_VAL_COPY_08
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); 
	}
} 0)

	)

1122 
	#MEM_VAL_COPY_16
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

1123 (*(((
	gCPU_INT08U
 *)(
	gaddr_de
)+ 1)(*(((
CPU_INT08U
 *)(
addr_c
)) + 1)); } 0)

1125 
	#MEM_VAL_COPY_32
(
addr_de
, 
addr_c
d{ (*(((
CPU_INT08U
 *)ddr_de)+ 0)(*(((CPU_INT08U *)ddr_c)+ 0)); \

	)

1126 (*(((
CPU_INT08U
 *)(
addr_de
)+ 1)(*(((CPU_INT08U *)(
addr_c
)) + 1)); \

1127 (*(((
CPU_INT08U
 *)(
addr_de
)+ 2)(*(((CPU_INT08U *)(
addr_c
)) + 2)); \

1128 (*(((
CPU_INT08U
 *)(
addr_de
)+ 3)(*(((CPU_INT08U *)(
addr_c
)+ 3)); 
	}
} 0)

1131 
	#MEM_VAL_COPY
(
addr_de
, 
addr_c
, 
v_size
d{ \

	)

1132 
CPU_SIZE_T
 
_i
; \

1134 
_i
 = 0; _< (
v_size
); _i++) { \

1135 (*(((
CPU_INT08U
 *)(
addr_de
)+
_i
)(*(((CPU_INT08U *)(
addr_c
)) +_i)); \

1137 
	}
} 0)

1146 
	`Mem_In
 ( );

1149 
	`Mem_C
 ( *
pmem
,

1150 
CPU_SIZE_T
 
size
);

1152 
	`Mem_S
 ( *
pmem
,

1153 
CPU_INT08U
 
da_v
,

1154 
CPU_SIZE_T
 
size
);

1156 
	`Mem_Cy
 ( *
pde
,

1157 cڡ *
pc
,

1158 
CPU_SIZE_T
 
size
);

1160 
	`Mem_Move
 ( *
pde
,

1161 cڡ *
pc
,

1162 
CPU_SIZE_T
 
size
);

1164 
CPU_BOOLEAN
 
	`Mem_Cmp
 (cڡ *
p1_mem
,

1165 cڡ *
p2_mem
,

1166 
CPU_SIZE_T
 
size
);

1170 #i(
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1172 *
	`Mem_HpAoc
 ( 
CPU_SIZE_T
 
size
,

1173 
CPU_SIZE_T
 
ign
,

1174 
CPU_SIZE_T
 *
pos_qd
,

1175 
LIB_ERR
 *

);

1177 
CPU_SIZE_T
 
	`Mem_HpGSizeRem
 ( CPU_SIZE_T 
ign
,

1178 
LIB_ERR
 *

);

1181 
CPU_SIZE_T
 
	`Mem_SegGSizeRem
 ( 
MEM_POOL
 *
pmem_po
,

1182 
CPU_SIZE_T
 
ign
,

1183 
LIB_ERR
 *

);

1186 
	`Mem_PoC
 ( 
MEM_POOL
 *
pmem_po
,

1187 
LIB_ERR
 *

);

1189 
	`Mem_PoCe
 ( 
MEM_POOL
 *
pmem_po
,

1190 *
pmem_ba_addr
,

1191 
CPU_SIZE_T
 
mem_size
,

1192 
MEM_POOL_BLK_QTY
 
blk_nbr
,

1193 
CPU_SIZE_T
 
blk_size
,

1194 
CPU_SIZE_T
 
blk_ign
,

1195 
CPU_SIZE_T
 *
pos_qd
,

1196 
LIB_ERR
 *

);

1199 
MEM_POOL_BLK_QTY
 
	`Mem_PoBlkGNbrAva

MEM_POOL
 *
pmem_po
,

1200 
LIB_ERR
 *

);

1202 *
	`Mem_PoBlkG
 ( 
MEM_POOL
 *
pmem_po
,

1203 
CPU_SIZE_T
 
size
,

1204 
LIB_ERR
 *

);

1206 *
	`Mem_PoBlkGUdAtIx

MEM_POOL
 *
pmem_po
,

1207 
MEM_POOL_IX
 
ud_ix
,

1208 
LIB_ERR
 *

);

1210 
	`Mem_PoBlkFe
 ( 
MEM_POOL
 *
pmem_po
,

1211 *
pmem_blk
,

1212 
LIB_ERR
 *

);

1214 
MEM_POOL_IX
 
	`Mem_PoBlkIxG
 ( 
MEM_POOL
 *
pmem_po
,

1215 *
pmem_blk
,

1216 
LIB_ERR
 *

);

1227 #ide 
LIB_MEM_CFG_ARG_CHK_EXT_EN


1232 #i ((
LIB_MEM_CFG_ARG_CHK_EXT_EN
 !
DEF_DISABLED
) && \

1233 (
LIB_MEM_CFG_ARG_CHK_EXT_EN
 !
DEF_ENABLED
 ))

1241 #ide 
LIB_MEM_CFG_OPTIMIZE_ASM_EN


1246 #i ((
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_DISABLED
) && \

1247 (
LIB_MEM_CFG_OPTIMIZE_ASM_EN
 !
DEF_ENABLED
 ))

1256 #ide 
LIB_MEM_CFG_ALLOC_EN


1261 #i ((
LIB_MEM_CFG_ALLOC_EN
 !
DEF_DISABLED
) && \

1262 (
LIB_MEM_CFG_ALLOC_EN
 !
DEF_ENABLED
 ))

1268 #i (
LIB_MEM_CFG_ALLOC_EN
 =
DEF_ENABLED
)

1271 #ide 
LIB_MEM_CFG_HEAP_SIZE


1275 #i (
	`DEF_CHK_VAL_MIN
(
LIB_MEM_CFG_HEAP_SIZE
, 1!
DEF_OK
)

1281 #ifde 
LIB_MEM_CFG_HEAP_BASE_ADDR


1282 #i (
LIB_MEM_CFG_HEAP_BASE_ADDR
 == 0x0)

1299 #i (
CPU_CORE_VERSION
 < 127u)

	@uC-LIB/lib_str.c

68 
	#MICRIUM_SOURCE


	)

69 
	#LIB_STR_MODULE


	)

70 
	~<lib_r.h
>

100 cڡ 
CPU_INT32U
 
	gS_MuOvfThTbl_I32U
[] = {

101 (
CPU_INT32U

DEF_INT_32U_MAX_VAL
,

102 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 1u),

103 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 2u),

104 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 3u),

105 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 4u),

106 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 5u),

107 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 6u),

108 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 7u),

109 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 8u),

110 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 9u),

111 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 10u),

112 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 11u),

113 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 12u),

114 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 13u),

115 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 14u),

116 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 15u),

117 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 16u),

118 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 17u),

119 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 18u),

120 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 19u),

121 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 20u),

122 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 21u),

123 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 22u),

124 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 23u),

125 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 24u),

126 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 25u),

127 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 26u),

128 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 27u),

129 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 28u),

130 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 29u),

131 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 30u),

132 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 31u),

133 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 32u),

134 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 33u),

135 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 34u),

136 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 35u),

137 (
CPU_INT32U
)(
DEF_INT_32U_MAX_VAL
 / 36u)

154 
CPU_CHAR
 *
S_FmtNbr_I32
 ( 
CPU_INT32U
 
nbr
,

155 
CPU_INT08U
 
nbr_dig
,

156 
CPU_INT08U
 
nbr_ba
,

157 
CPU_BOOLEAN
 
nbr_g
,

158 
CPU_CHAR
 
ad_ch
,

159 
CPU_BOOLEAN
 
low_
,

160 
CPU_BOOLEAN
 
nul
,

161 
CPU_CHAR
 *
pr
);

163 
CPU_INT32U
 
S_PNbr_I32
(cڡ 
CPU_CHAR
 *
pr
,

164 
CPU_CHAR
 **
pr_xt
,

165 
CPU_INT08U
 
nbr_ba
,

166 
CPU_BOOLEAN
 
nbr_sigd
,

167 
CPU_BOOLEAN
 *
br_g
);

216 
CPU_SIZE_T
 
	$S_L
 (cڡ 
CPU_CHAR
 *
pr
)

218 
CPU_SIZE_T
 
n
;

221 
n
 = 
	`S_L_N
(
pr
,

222 
DEF_INT_CPU_U_MAX_VAL
);

224  (
n
);

225 
	}
}

275 
CPU_SIZE_T
 
	$S_L_N
 (cڡ 
CPU_CHAR
 *
pr
,

276 
CPU_SIZE_T
 
n_max
)

278 cڡ 
CPU_CHAR
 *
pr_n
;

279 
CPU_SIZE_T
 
n
;

282 
pr_n
 = 
pr
;

283 
n
 = 0u;

284 
pr_n
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

285 (*
pr_n
 !
CPU_CHAR
 )'\0') &&

286 
n
 < ( 
CPU_SIZE_T
)
n_max
)) {

287 
pr_n
++;

288 
n
++;

291  (
n
);

292 
	}
}

347 
CPU_CHAR
 *
	$S_Cy
 ( 
CPU_CHAR
 *
pr_de
,

348 cڡ 
CPU_CHAR
 *
pr_c
)

350 
CPU_CHAR
 *
pr_n
;

353 
pr_n
 = 
	`S_Cy_N
(
pr_de
,

354 
pr_c
,

355 
DEF_INT_CPU_U_MAX_VAL
);

357  (
pr_n
);

358 
	}
}

437 
CPU_CHAR
 *
	$S_Cy_N
 ( 
CPU_CHAR
 *
pr_de
,

438 cڡ 
CPU_CHAR
 *
pr_c
,

439 
CPU_SIZE_T
 
n_max
)

441 
CPU_CHAR
 *
pr_cy_de
;

442 cڡ 
CPU_CHAR
 *
pr_cy_c
;

443 
CPU_SIZE_T
 
n_cy
;

446 i(
pr_de
 =(
CPU_CHAR
 *)0) {

447  ((
CPU_CHAR
 *)0);

449 i(
pr_c
 =(cڡ 
CPU_CHAR
 *)0) {

450  ((
CPU_CHAR
 *)0);

454 
pr_cy_de
 = 
pr_de
;

455 
pr_cy_c
 = 
pr_c
;

456 
n_cy
 = 0u;

458 
pr_cy_de
 !
CPU_CHAR
 *) 0 ) &&

459 
pr_cy_c
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

460 (*
pr_cy_c
 !
CPU_CHAR
 )'\0') &&

461 
n_cy
 < ( 
CPU_SIZE_T
)
n_max
)) {

462 *
pr_cy_de
 = *
pr_cy_c
;

463 
pr_cy_de
++;

464 
pr_cy_c
++;

465 
n_cy
++;

468 i((
pr_cy_de
 =
CPU_CHAR
 *)0) ||

469 (
pr_cy_c
 =(cڡ 
CPU_CHAR
 *)0)) {

470  ((
CPU_CHAR
 *)0);

473 i(
n_cy
 < 
n_max
) {

474 *
pr_cy_de
 = (
CPU_CHAR
)'\0';

478  (
pr_de
);

479 
	}
}

538 
CPU_CHAR
 *
	$S_C
 ( 
CPU_CHAR
 *
pr_de
,

539 cڡ 
CPU_CHAR
 *
pr_t
)

541 
CPU_CHAR
 *
pr_n
;

544 
pr_n
 = 
	`S_C_N
(
pr_de
,

545 
pr_t
,

546 
DEF_INT_CPU_U_MAX_VAL
);

548  (
pr_n
);

549 
	}
}

620 
CPU_CHAR
 *
	$S_C_N
 ( 
CPU_CHAR
 *
pr_de
,

621 cڡ 
CPU_CHAR
 *
pr_t
,

622 
CPU_SIZE_T
 
n_max
)

624 
CPU_CHAR
 *
pr_t_de
;

625 cڡ 
CPU_CHAR
 *
pr_t_c
;

626 
CPU_SIZE_T
 
n_t
;

629 i(
pr_de
 =(
CPU_CHAR
 *)0) {

630  ((
CPU_CHAR
 *)0);

632 i(
pr_t
 =(cڡ 
CPU_CHAR
 *)0) {

633  ((
CPU_CHAR
 *)0);

636 i(
n_max
 < 1) {

637  ((
CPU_CHAR
 *)
pr_de
);

641 
pr_t_de
 = 
pr_de
;

642 
pr_t_de
 !(
CPU_CHAR
 *) 0 ) &&

643 (*
pr_t_de
 !(
CPU_CHAR
 )'\0')) {

644 
pr_t_de
++;

646 i(
pr_t_de
 =(
CPU_CHAR
 *)0) {

647  ((
CPU_CHAR
 *)0);

650 
pr_t_c
 = 
pr_t
;

651 
n_t
 = 0u;

653 
pr_t_de
 !
CPU_CHAR
 *) 0 ) &&

654 
pr_t_c
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

655 (*
pr_t_c
 !
CPU_CHAR
 )'\0') &&

656 
n_t
 < ( 
CPU_SIZE_T
)
n_max
)) {

657 *
pr_t_de
 = *
pr_t_c
;

658 
pr_t_de
++;

659 
pr_t_c
++;

660 
n_t
++;

663 i((
pr_t_de
 =
CPU_CHAR
 *)0) ||

664 (
pr_t_c
 =(cڡ 
CPU_CHAR
 *)0)) {

665  ((
CPU_CHAR
 *)0);

668 *
pr_t_de
 = (
CPU_CHAR
)'\0';

671  (
pr_de
);

672 
	}
}

750 
CPU_INT16S
 
	$S_Cmp
 (cڡ 
CPU_CHAR
 *
p1_r
,

751 cڡ 
CPU_CHAR
 *
p2_r
)

753 
CPU_INT16S
 
cmp_v
;

756 
cmp_v
 = 
	`S_Cmp_N
(
p1_r
,

757 
p2_r
,

758 
DEF_INT_CPU_U_MAX_VAL
);

760  (
cmp_v
);

761 
	}
}

851 
CPU_INT16S
 
	$S_Cmp_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

852 cڡ 
CPU_CHAR
 *
p2_r
,

853 
CPU_SIZE_T
 
n_max
)

855 cڡ 
CPU_CHAR
 *
p1_r_cmp
;

856 cڡ 
CPU_CHAR
 *
p2_r_cmp
;

857 cڡ 
CPU_CHAR
 *
p1_r_cmp_xt
;

858 cڡ 
CPU_CHAR
 *
p2_r_cmp_xt
;

859 
CPU_INT16S
 
cmp_v
;

860 
CPU_SIZE_T
 
cmp_n
;

863 i(
n_max
 < 1) {

867 i(
p1_r
 =(cڡ 
CPU_CHAR
 *)0) {

868 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

871 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)(*
p2_r
);

872  (
cmp_v
);

874 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

875 
cmp_v
 = (
CPU_INT16S
)(*
p1_r
);

876  (
cmp_v
);

880 
p1_r_cmp
 = 
p1_r
;

881 
p2_r_cmp
 = 
p2_r
;

882 
p1_r_cmp_xt
 = 
p1_r_cmp
;

883 
p2_r_cmp_xt
 = 
p2_r_cmp
;

884 
p1_r_cmp_xt
++;

885 
p2_r_cmp_xt
++;

886 
cmp_n
 = 0u;

888 (*
p1_r_cmp
 =*
p2_r_cmp
) &&

889 (*
p1_r_cmp
 !
CPU_CHAR
 )'\0') &&

890 
p1_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

891 
p2_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

892 
cmp_n
 < ( 
CPU_SIZE_T
)
n_max
)) {

893 
p1_r_cmp
++;

894 
p2_r_cmp
++;

895 
p1_r_cmp_xt
++;

896 
p2_r_cmp_xt
++;

897 
cmp_n
++;

901 i(
cmp_n
 =
n_max
) {

905 i(*
p1_r_cmp
 !*
p2_r_cmp
) {

907 
cmp_v
 = (
CPU_INT16S
)(*
p1_r_cmp
- (CPU_INT16S)(*
p2_r_cmp
);

909 } i(*
p1_r_cmp
 =(
CPU_CHAR
)'\0') {

910 
cmp_v
 = (
CPU_INT16S
)0;

913 i(
p1_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

914 i(
p2_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

915 
cmp_v
 = (
CPU_INT16S
)0;

918 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)(*
p2_r_cmp_xt
);

921 
cmp_v
 = (
CPU_INT16S
)(*
p1_r_cmp_xt
);

926  (
cmp_v
);

927 
	}
}

1015 
CPU_INT16S
 
	$S_CmpIgneCa
 (cڡ 
CPU_CHAR
 *
p1_r
,

1016 cڡ 
CPU_CHAR
 *
p2_r
)

1018 
CPU_INT16S
 
cmp_v
;

1021 
cmp_v
 = 
	`S_CmpIgneCa_N
(
p1_r
,

1022 
p2_r
,

1023 
DEF_INT_CPU_U_MAX_VAL
);

1025  (
cmp_v
);

1026 
	}
}

1126 
CPU_INT16S
 
	$S_CmpIgneCa_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

1127 cڡ 
CPU_CHAR
 *
p2_r
,

1128 
CPU_SIZE_T
 
n_max
)

1130 cڡ 
CPU_CHAR
 *
p1_r_cmp
;

1131 cڡ 
CPU_CHAR
 *
p2_r_cmp
;

1132 cڡ 
CPU_CHAR
 *
p1_r_cmp_xt
;

1133 cڡ 
CPU_CHAR
 *
p2_r_cmp_xt
;

1134 
CPU_CHAR
 
ch_1
;

1135 
CPU_CHAR
 
ch_2
;

1136 
CPU_INT16S
 
cmp_v
;

1137 
CPU_SIZE_T
 
cmp_n
;

1140 i(
n_max
 < 1) {

1144 i(
p1_r
 =(cڡ 
CPU_CHAR
 *)0) {

1145 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

1148 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r
);

1149 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)
ch_2
;

1150  (
cmp_v
);

1152 i(
p2_r
 =(cڡ 
CPU_CHAR
 *)0) {

1153 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r
);

1154 
cmp_v
 = (
CPU_INT16S
)
ch_1
;

1155  (
cmp_v
);

1159 
p1_r_cmp
 = 
p1_r
;

1160 
p2_r_cmp
 = 
p2_r
;

1161 
p1_r_cmp_xt
 = 
p1_r_cmp
;

1162 
p2_r_cmp_xt
 = 
p2_r_cmp
;

1163 
p1_r_cmp_xt
++;

1164 
p2_r_cmp_xt
++;

1165 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp
);

1166 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp
);

1167 
cmp_n
 = 0u;

1169 
ch_1
 =
ch_2
) &&

1170 (*
p1_r_cmp
 !
CPU_CHAR
 )'\0') &&

1171 
p1_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1172 
p2_r_cmp_xt
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1173 
cmp_n
 < ( 
CPU_SIZE_T
)
n_max
)) {

1174 
p1_r_cmp
++;

1175 
p2_r_cmp
++;

1176 
p1_r_cmp_xt
++;

1177 
p2_r_cmp_xt
++;

1178 
cmp_n
++;

1179 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp
);

1180 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp
);

1184 i(
cmp_n
 =
n_max
) {

1188 i(
ch_1
 !
ch_2
) {

1189 
cmp_v
 = (
CPU_INT16S
)
ch_1
 - (CPU_INT16S)
ch_2
;

1191 } i(
ch_1
 =(
CPU_CHAR
)'\0') {

1192 
cmp_v
 = (
CPU_INT16S
)0;

1195 i(
p1_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

1196 i(
p2_r_cmp_xt
 =(cڡ 
CPU_CHAR
 *)0) {

1197 
cmp_v
 = (
CPU_INT16S
)0;

1199 
ch_2
 = 
	`ASCII_ToLow
(*
p2_r_cmp_xt
);

1200 
cmp_v
 = (
CPU_INT16S
)0 - (CPU_INT16S)
ch_2
;

1203 
ch_1
 = 
	`ASCII_ToLow
(*
p1_r_cmp_xt
);

1204 
cmp_v
 = (
CPU_INT16S
)
ch_1
;

1209  (
cmp_v
);

1210 
	}
}

1265 
CPU_CHAR
 *
	$S_Ch
 (cڡ 
CPU_CHAR
 *
pr
,

1266 
CPU_CHAR
 
ch_ch
)

1268 
CPU_CHAR
 *
pr_n
;

1271 
pr_n
 = 
	`S_Ch_N
(
pr
,

1272 
DEF_INT_CPU_U_MAX_VAL
,

1273 
ch_ch
);

1275  (
pr_n
);

1276 
	}
}

1345 
CPU_CHAR
 *
	$S_Ch_N
 (cڡ 
CPU_CHAR
 *
pr
,

1346 
CPU_SIZE_T
 
n_max
,

1347 
CPU_CHAR
 
ch_ch
)

1349 cڡ 
CPU_CHAR
 *
pr_ch
;

1350 
CPU_SIZE_T
 
n_ch
;

1353 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1354  ((
CPU_CHAR
 *)0);

1357 i(
n_max
 < 1) {

1358  ((
CPU_CHAR
 *)0);

1362 
pr_ch
 = 
pr
;

1363 
n_ch
 = 0u;

1365 
pr_ch
 !(cڡ 
CPU_CHAR
 *) 0 ) &&

1366 (*
pr_ch
 !
CPU_CHAR
 )'\0') &&

1367 (*
pr_ch
 !
CPU_CHAR
 )
ch_ch
) &&

1368 
n_ch
 < ( 
CPU_SIZE_T
)
n_max
)) {

1369 
pr_ch
++;

1370 
n_ch
++;

1374 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1375  ((
CPU_CHAR
 *)0);

1378 i(
n_ch
 >
n_max
) {

1379  ((
CPU_CHAR
 *)0);

1382 i(*
pr_ch
 !
ch_ch
) {

1383  ((
CPU_CHAR
 *)0);

1387  ((
CPU_CHAR
 *)
pr_ch
);

1388 
	}
}

1442 
CPU_CHAR
 *
	$S_Ch_La
 (cڡ 
CPU_CHAR
 *
pr
,

1443 
CPU_CHAR
 
ch_ch
)

1445 
CPU_CHAR
 *
pr_n
;

1448 
pr_n
 = 
	`S_Ch_La_N
(
pr
,

1449 
DEF_INT_CPU_U_MAX_VAL
,

1450 
ch_ch
);

1452  (
pr_n
);

1453 
	}
}

1524 
CPU_CHAR
 *
	$S_Ch_La_N
 (cڡ 
CPU_CHAR
 *
pr
,

1525 
CPU_SIZE_T
 
n_max
,

1526 
CPU_CHAR
 
ch_ch
)

1528 cڡ 
CPU_CHAR
 *
pr_ch
;

1529 
CPU_SIZE_T
 
r_n_max
;

1530 
CPU_SIZE_T
 
r_n
;

1533 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1534  ((
CPU_CHAR
 *)0);

1537 i(
n_max
 < 1) {

1538  ((
CPU_CHAR
 *)0);

1542 
pr_ch
 = 
pr
;

1543 
r_n_max
 = 
n_max
 - ((
CPU_CHAR
)'\0');

1544 
r_n
 = 
	`S_L_N
(
pr_ch
, 
r_n_max
);

1545 
pr_ch
 +
r_n
;

1547 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1548  ((
CPU_CHAR
 *)0);

1551 
pr_ch
 !
pr
) &&

1552 (*
pr_ch
 !
ch_ch
)) {

1553 
pr_ch
--;

1557 i(*
pr_ch
 !
ch_ch
) {

1558  ((
CPU_CHAR
 *)0);

1562  ((
CPU_CHAR
 *)
pr_ch
);

1563 
	}
}

1603 
CPU_CHAR
 *
	$S_Ch_R
 (
CPU_CHAR
 *
pr
,

1604 
CPU_CHAR
 
ch_ch
,

1605 
CPU_CHAR
 
ch_a
)

1607 
CPU_CHAR
 *
pr_n
;

1610 
pr_n
 = 
	`S_Ch_R_N
(
pr
,

1611 
ch_ch
,

1612 
ch_a
,

1613 
DEF_INT_CPU_U_MAX_VAL
);

1615  (
pr_n
);

1616 
	}
}

1665 
CPU_CHAR
 *
	$S_Ch_R_N
 (
CPU_CHAR
 *
pr
,

1666 
CPU_CHAR
 
ch_ch
,

1667 
CPU_CHAR
 
ch_a
,

1668 
CPU_SIZE_T
 
n_max
)

1670 
CPU_CHAR
 *
pr_ch
;

1671 
CPU_SIZE_T
 
n
;

1674 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1675  ((
CPU_CHAR
 *)0);

1678 i(
n_max
 < 1) {

1679  ((
CPU_CHAR
 *)0);

1682 
pr_ch
 = 
pr
;

1683 
n
 = 
n_max
;

1685 
pr_ch
 !(cڡ 
CPU_CHAR
 *)0) &&

1686 (*
pr_ch
 !
ASCII_CHAR_NULL
 ) &&

1687 
n
 > 0)) {

1689 i(*
pr_ch
 =
ch_ch
) {

1690 *
pr_ch
 = 
ch_a
;

1693 
pr_ch
++;

1694 
n
--;

1697  (
pr
);

1698 
	}
}

1761 
CPU_CHAR
 *
	$S_S
 (cڡ 
CPU_CHAR
 *
pr
,

1762 cڡ 
CPU_CHAR
 *
pr_ch
)

1764 
CPU_CHAR
 *
pr_n
;

1767 
pr_n
 = 
	`S_S_N
(
pr
,

1768 
pr_ch
,

1769 
DEF_INT_CPU_U_MAX_VAL
);

1771  (
pr_n
);

1772 
	}
}

1845 
CPU_CHAR
 *
	$S_S_N
 (cڡ 
CPU_CHAR
 *
pr
,

1846 cڡ 
CPU_CHAR
 *
pr_ch
,

1847 
CPU_SIZE_T
 
n_max
)

1849 
CPU_SIZE_T
 
r_n
;

1850 
CPU_SIZE_T
 
r_n_ch
;

1851 
CPU_SIZE_T
 
n_max_ch
;

1852 
CPU_SIZE_T
 
ch_n
;

1853 
CPU_SIZE_T
 
ch_ix
;

1854 
CPU_BOOLEAN
 
ch_de
;

1855 
CPU_INT16S
 
ch_cmp
;

1856 cڡ 
CPU_CHAR
 *
pr_r
;

1857 cڡ 
CPU_CHAR
 *
pr_ch_ix
;

1860 i(
pr
 =(cڡ 
CPU_CHAR
 *)0) {

1861  ((
CPU_CHAR
 *)0);

1863 i(
pr_ch
 =(cڡ 
CPU_CHAR
 *)0) {

1864  ((
CPU_CHAR
 *)0);

1867 i(
n_max
 < 1) {

1868  ((
CPU_CHAR
 *)0);

1872 
n_max_ch
 = (
n_max
 < 
DEF_INT_CPU_U_MAX_VAL
)

1873 ? (
n_max
 + 1u: 
DEF_INT_CPU_U_MAX_VAL
;

1875 
r_n
 = 
	`S_L_N
(
pr
, 
n_max
);

1876 
r_n_ch
 = 
	`S_L_N
(
pr_ch
, 
n_max_ch
);

1877 i(
r_n_ch
 < 1) {

1878  ((
CPU_CHAR
 *)
pr
);

1880 i(
r_n_ch
 > 
r_n
) {

1881  ((
CPU_CHAR
 *)0);

1884 
pr_r
 = 
pr
 + 
r_n
;

1885 i(
pr_r
 =(cڡ 
CPU_CHAR
 *)0) {

1886  ((
CPU_CHAR
 *)0);

1888 
pr_r
 = 
pr_ch
 + 
r_n_ch
;

1889 i(
pr_r
 =(cڡ 
CPU_CHAR
 *)0) {

1890  ((
CPU_CHAR
 *)0);

1894 
ch_n
 = 
r_n
 - 
r_n_ch
;

1895 
ch_ix
 = 0u;

1896 
ch_de
 = 
DEF_NO
;

1899 
pr_ch_ix
 = (cڡ 
CPU_CHAR
 *)(
pr
 + 
ch_ix
);

1900 
ch_cmp
 = 
	`S_Cmp_N
(
pr_ch_ix
, 
pr_ch
, 
r_n_ch
);

1901 
ch_de
 = (
ch_cmp
 =0? 
DEF_YES
 : 
DEF_NO
;

1902 
ch_ix
++;

1903 } (
ch_de
 =
DEF_NO
&& (
ch_ix
 <
ch_n
));

1906 i(
ch_cmp
 != 0) {

1907  ((
CPU_CHAR
 *)0);

1910  ((
CPU_CHAR
 *)
pr_ch_ix
);

1911 
	}
}

2038 
CPU_CHAR
 *
	$S_FmtNbr_I32U
 (
CPU_INT32U
 
nbr
,

2039 
CPU_INT08U
 
nbr_dig
,

2040 
CPU_INT08U
 
nbr_ba
,

2041 
CPU_CHAR
 
ad_ch
,

2042 
CPU_BOOLEAN
 
low_
,

2043 
CPU_BOOLEAN
 
nul
,

2044 
CPU_CHAR
 *
pr
)

2046 
CPU_CHAR
 *
pr_fmt
;

2049 
pr_fmt
 = 
	`S_FmtNbr_I32
(
nbr
,

2050 
nbr_dig
,

2051 
nbr_ba
,

2052 
DEF_NO
,

2053 
ad_ch
,

2054 
low_
,

2055 
nul
,

2056 
pr
);

2058  (
pr_fmt
);

2059 
	}
}

2254 
CPU_CHAR
 *
	$S_FmtNbr_I32S
 (
CPU_INT32S
 
nbr
,

2255 
CPU_INT08U
 
nbr_dig
,

2256 
CPU_INT08U
 
nbr_ba
,

2257 
CPU_CHAR
 
ad_ch
,

2258 
CPU_BOOLEAN
 
low_
,

2259 
CPU_BOOLEAN
 
nul
,

2260 
CPU_CHAR
 *
pr
)

2262 
CPU_CHAR
 *
pr_fmt
;

2263 
CPU_INT32S
 
nbr_fmt
;

2264 
CPU_BOOLEAN
 
nbr_g
;

2267 i(
nbr
 < 0) {

2268 
nbr_fmt
 = -
nbr
;

2269 
nbr_g
 = 
DEF_YES
;

2271 
nbr_fmt
 = 
nbr
;

2272 
nbr_g
 = 
DEF_NO
;

2275 
pr_fmt
 = 
	`S_FmtNbr_I32
((
CPU_INT32U
)
nbr_fmt
,

2276 
nbr_dig
,

2277 
nbr_ba
,

2278 
nbr_g
,

2279 
ad_ch
,

2280 
low_
,

2281 
nul
,

2282 
pr
);

2284  (
pr_fmt
);

2285 
	}
}

2567 #i(
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

2568 
CPU_CHAR
 *
	$S_FmtNbr_32
 (
CPU_FP32
 
nbr
,

2569 
CPU_INT08U
 
nbr_dig
,

2570 
CPU_INT08U
 
nbr_dp
,

2571 
CPU_CHAR
 
ad_ch
,

2572 
CPU_BOOLEAN
 
nul
,

2573 
CPU_CHAR
 *
pr
)

2575 
CPU_CHAR
 *
pr_fmt
;

2576 
CPU_DATA
 
i
;

2577 
CPU_FP32
 
nbr_fmt
;

2578 
CPU_FP32
 
nbr_log
;

2579 
CPU_INT32U
 
nbr_shid
;

2580 
CPU_INT16U
 
nbr_dig_max
;

2581 
CPU_INT16U
 
nbr_dig_sig
;

2582 
CPU_INT08U
 
nbr_g_sign
;

2583 
CPU_INT08U
 
dig_v
;

2584 
CPU_FP32
 
dig_exp
;

2585 
CPU_FP32
 
dp_exp
;

2586 
CPU_BOOLEAN
 
ad_ch_dig
;

2587 
CPU_BOOLEAN
 
ad_ch_fmtd
;

2588 
CPU_BOOLEAN
 
ad_ch_0
;

2589 
CPU_BOOLEAN
 
fmt_vid
;

2590 
CPU_BOOLEAN
 
t_ch
;

2591 
CPU_BOOLEAN
 
nbr_g
;

2592 
CPU_BOOLEAN
 
nbr_g_fmtd
;

2596 i(
pr
 =(
CPU_CHAR
 *)0) {

2597  ((
CPU_CHAR
 *)0);

2600 
dig_exp
 = 1.0f;

2601 
fmt_vid
 = 
DEF_NO
;

2602 
ad_ch_0
 = (
ad_ch
 ='0'? 
DEF_YES
 : 
DEF_NO
;

2603 
nbr_fmt
 = 0.0f;

2604 
nbr_g
 = 
DEF_NO
;

2606 i((
nbr_dig
 < 1&& (
nbr_dp
 < 1)) {

2607 
fmt_vid
 = 
DEF_YES
;

2610 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

2611 
t_ch
 = 
	`ASCII_IsPrt
(
ad_ch
);

2612 i(
t_ch
 !
DEF_YES
) {

2613 
fmt_vid
 = 
DEF_YES
;

2615 } i(
ad_ch
 != '0') {

2616 
ad_ch_dig
 = 
	`ASCII_IsDig
(
ad_ch
);

2617 i(
ad_ch_dig
 =
DEF_YES
) {

2618 
fmt_vid
 = 
DEF_YES
;

2625 
pr_fmt
 = 
pr
;

2627 i(
fmt_vid
 =
DEF_NO
) {

2628 i(
nbr
 < 0.0f) {

2629 
nbr_fmt
 = -
nbr
;

2630 
nbr_g_sign
 = 1u;

2631 
nbr_g
 = 
DEF_YES
;

2633 
nbr_fmt
 = 
nbr
;

2634 
nbr_g_sign
 = 0u;

2635 
nbr_g
 = 
DEF_NO
;

2638 
nbr_log
 = 
nbr_fmt
;

2639 
nbr_dig_max
 = 0u;

2640 
nbr_log
 >= 1.0f) {

2641 
nbr_dig_max
++;

2642 
nbr_log
 /= 10.0f;

2645 i(((
nbr_dig
 >(
nbr_dig_max
 + 
nbr_g_sign
)) ||

2646 (
nbr_dig_max
 < 1)) &&

2647 ((
nbr_dig
 > 1) ||

2648 (
nbr_dp
 > 0) ||

2649 (
nbr_g
 =
DEF_NO
))) {

2651 
i
 = 1u; i < 
nbr_dig
; i++) {

2652 
dig_exp
 *= 10.0f;

2655 
nbr_g_fmtd
 = 
DEF_NO
;

2656 
nbr_dig_sig
 = 0u;

2657 
ad_ch_fmtd
 = 
DEF_NO
;

2659 
fmt_vid
 = 
DEF_YES
;

2665 
i
 = 
nbr_dig
; i > 0; i--) {

2666 i(
fmt_vid
 =
DEF_NO
) {

2667 i(
nbr_dig_sig
 < 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
) {

2668 
nbr_shid
 = (
CPU_INT32U
)(
nbr_fmt
 / 
dig_exp
);

2669 i((
nbr_shid
 > 0) ||

2670 (
i
 == 1u)) {

2672 i((
nbr_g
 =
DEF_YES
) &&

2673 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2675 i(
ad_ch_fmtd
 =
DEF_YES
) {

2676 
pr_fmt
--;

2678 *
pr_fmt
++ = '-';

2679 
nbr_g_fmtd
 = 
DEF_YES
;

2682 i(
nbr_shid
 > 0) {

2683 
dig_v
 = (
CPU_INT08U
)(
nbr_shid
 % 10u);

2684 *
pr_fmt
++ = (
CPU_CHAR
 )(
dig_v
 + '0');

2686 
nbr_dig_sig
++;

2688 } i((
nbr_dig
 > 1) ||

2689 (
nbr_g
 =
DEF_NO
)) {

2690 *
pr_fmt
++ = '0';

2693 } i((
nbr_g
 =
DEF_YES
) &&

2694 (
ad_ch_0
 =
DEF_YES
) &&

2695 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2697 *
pr_fmt
++ = '-';

2698 
nbr_g_fmtd
 = 
DEF_YES
;

2700 } i(
ad_ch
 !(
CPU_CHAR
)'\0') {

2701 *
pr_fmt
++ = 
ad_ch
;

2702 
ad_ch_fmtd
 = 
DEF_YES
;

2705 
dig_exp
 /= 10.0f;

2708 *
pr_fmt
++ = '0';

2712 *
pr_fmt
++ = '?';

2717 i(
nbr_dp
 > 0) {

2718 i(
nbr_dig
 < 1) {

2719 i(
fmt_vid
 =
DEF_NO
) {

2720 i((
nbr_g
 =
DEF_YES
) &&

2721 (
nbr_g_fmtd
 =
DEF_NO
 )) {

2722 *
pr_fmt
++ = '-';

2724 *
pr_fmt
++ = '0';

2727 *
pr_fmt
++ = '?';

2731 i(
fmt_vid
 =
DEF_NO
) {

2732 *
pr_fmt
++ = '.';

2734 *
pr_fmt
++ = '?';

2737 
dp_exp
 = 10.0f;

2738 
i
 = 0u; i < 
nbr_dp
; i++) {

2739 i(
fmt_vid
 =
DEF_NO
) {

2741 i(
nbr_dig_sig
 < 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
) {

2742 
nbr_shid
 = (
CPU_INT32U
)(
nbr_fmt
 * 
dp_exp
);

2743 
dig_v
 = (
CPU_INT32U
)(
nbr_shid
 % 10u);

2744 *
pr_fmt
++ = (
CPU_CHAR
 )(
dig_v
 + '0');

2745 
dp_exp
 *= 10.0f;

2747 i((
nbr_shid
 > 0) ||

2748 (
nbr_dig_sig
 > 0)) {

2749 
nbr_dig_sig
++;

2753 *
pr_fmt
++ = '0';

2757 *
pr_fmt
++ = '?';

2763 i(
nul
 !
DEF_NO
) {

2764 *
pr_fmt
 = (
CPU_CHAR
)'\0';

2768 i(
fmt_vid
 !
DEF_NO
) {

2769  ((
CPU_CHAR
 *)0);

2773  (
pr
);

2774 
	}
}

2972 
CPU_INT32U
 
	$S_PNbr_I32U
 (cڡ 
CPU_CHAR
 *
pr
,

2973 
CPU_CHAR
 **
pr_xt
,

2974 
CPU_INT08U
 
nbr_ba
)

2976 
CPU_INT32U
 
nbr
;

2979 
nbr
 = 
	`S_PNbr_I32

pr
,

2980 
pr_xt
,

2981 
nbr_ba
,

2982 
DEF_NO
,

2983 (
CPU_BOOLEAN
 *)0);

2985  (
nbr
);

2986 
	}
}

3188 
CPU_INT32S
 
	$S_PNbr_I32S
 (cڡ 
CPU_CHAR
 *
pr
,

3189 
CPU_CHAR
 **
pr_xt
,

3190 
CPU_INT08U
 
nbr_ba
)

3192 
CPU_INT32S
 
nbr
;

3193 
CPU_INT32U
 
nbr_abs
;

3194 
CPU_BOOLEAN
 
nbr_g
;

3197 
nbr_abs
 = 
	`S_PNbr_I32
(
pr
,

3198 
pr_xt
,

3199 
nbr_ba
,

3200 
DEF_YES
,

3201 &
nbr_g
);

3203 i(
nbr_g
 =
DEF_NO
) {

3204 
nbr
 = (
nbr_abs
 > (
CPU_INT32U

DEF_INT_32S_MAX_VAL
? (
CPU_INT32S
)DEF_INT_32S_MAX_VAL

3205 : (
CPU_INT32S
)
nbr_abs
;

3207 
nbr
 = (
nbr_abs
 > (
CPU_INT32U
)-
DEF_INT_32S_MIN_VAL_ONES_CPL
? (
CPU_INT32S
)
DEF_INT_32S_MIN_VAL


3208 : -(
CPU_INT32S
)
nbr_abs
;

3211  (
nbr
);

3212 
	}
}

3443 
CPU_CHAR
 *
	$S_FmtNbr_I32
 (
CPU_INT32U
 
nbr
,

3444 
CPU_INT08U
 
nbr_dig
,

3445 
CPU_INT08U
 
nbr_ba
,

3446 
CPU_BOOLEAN
 
nbr_g
,

3447 
CPU_CHAR
 
ad_ch
,

3448 
CPU_BOOLEAN
 
low_
,

3449 
CPU_BOOLEAN
 
nul
,

3450 
CPU_CHAR
 *
pr
)

3452 
CPU_CHAR
 *
pr_fmt
;

3453 
CPU_DATA
 
i
;

3454 
CPU_INT32U
 
nbr_fmt
;

3455 
CPU_INT32U
 
nbr_log
;

3456 
CPU_INT08U
 
nbr_dig_max
;

3457 
CPU_INT08U
 
nbr_dig_m
;

3458 
CPU_INT08U
 
nbr_dig_fmtd
;

3459 
CPU_INT08U
 
nbr_g_sign
;

3460 
CPU_INT08U
 
nbr_ad_ch
;

3461 
CPU_INT08U
 
dig_v
;

3462 
CPU_INT08U
 
ad_ch_d_0
;

3463 
CPU_INT08U
 
ad_ch_d_a
;

3464 
CPU_BOOLEAN
 
ad_ch_dig
;

3465 
CPU_BOOLEAN
 
ad_ch_0
;

3466 
CPU_BOOLEAN
 
fmt_vid
;

3467 
CPU_BOOLEAN
 
t_ch
;

3468 
CPU_BOOLEAN
 
nbr_g_fmtd
;

3472 i(
pr
 =(
CPU_CHAR
 *)0) {

3473  ((
CPU_CHAR
 *)0);

3476 
fmt_vid
 = 
DEF_NO
;

3477 
ad_ch_0
 = 
DEF_NO
;

3479 i(
nbr_dig
 < 1) {

3480 
fmt_vid
 = 
DEF_YES
;

3483 i((
nbr_ba
 < 2u) ||

3484 (
nbr_ba
 > 36u)) {

3485 
fmt_vid
 = 
DEF_YES
;

3488 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3489 
t_ch
 = 
	`ASCII_IsPrt
(
ad_ch
);

3490 i(
t_ch
 !
DEF_YES
) {

3491 
fmt_vid
 = 
DEF_YES
;

3493 } i(
ad_ch
 != '0') {

3494 
ad_ch_d_0
 = (
CPU_INT08U
)(
ad_ch
 - '0');

3495 i(
low_
 !
DEF_YES
) {

3496 
ad_ch_d_a
 = (
CPU_INT08U
)(
ad_ch
 - 'A');

3498 
ad_ch_d_a
 = (
CPU_INT08U
)(
ad_ch
 - 'a');

3501 
ad_ch_dig
 = (((
nbr_ba
 <10u&& (
ad_ch_d_0
 <br_base)) ||

3502 ((
nbr_ba
 > 10u&& ((
ad_ch_d_0
 < 10u) ||

3503 (
ad_ch_d_a
 < (
nbr_ba
 - 10u))))? 
DEF_YES
 : 
DEF_NO
;

3505 i(
ad_ch_dig
 =
DEF_YES
) {

3506 
fmt_vid
 = 
DEF_YES
;

3513 
pr_fmt
 = 
pr
;

3515 i(
fmt_vid
 =
DEF_NO
) {

3516 
nbr_fmt
 = 
nbr
;

3517 
nbr_log
 = 
nbr
;

3518 
nbr_dig_max
 = 1u;

3519 
nbr_log
 >
nbr_ba
) {

3520 
nbr_dig_max
++;

3521 
nbr_log
 /
nbr_ba
;

3524 
nbr_g_sign
 = (
nbr_g
 =
DEF_YES
) ? 1u : 0u;

3525 i(
nbr_dig
 >(
nbr_dig_max
 + 
nbr_g_sign
)) {

3526 
nbr_g_fmtd
 = 
DEF_NO
;

3527 
nbr_dig_m
 = 
	`DEF_MIN
(
nbr_dig_max
, 
nbr_dig
);

3529 i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3530 
nbr_dig_fmtd
 = 
nbr_dig
;

3531 
nbr_ad_ch
 = 
nbr_dig
 -

3532 
nbr_dig_m
 - 
nbr_g_sign
;

3534 
nbr_dig_fmtd
 = 
nbr_dig_m
 + 
nbr_g_sign
;

3535 
nbr_ad_ch
 = 0u;

3538 i(
nbr_ad_ch
 > 0) {

3539 
ad_ch_0
 = (
ad_ch
 == '0')

3540 ? 
DEF_YES
 : 
DEF_NO
;

3542 
ad_ch_0
 = 
DEF_NO
;

3546 
fmt_vid
 = 
DEF_YES
;

3550 i(
fmt_vid
 !
DEF_NO
) {

3551 
nbr_dig_fmtd
 = 
nbr_dig
;

3556 
pr_fmt
 +
nbr_dig_fmtd
;

3558 i(
nul
 !
DEF_NO
) {

3559 *
pr_fmt
 = (
CPU_CHAR
)'\0';

3561 
pr_fmt
--;

3564 
i
 = 0u; i < 
nbr_dig_fmtd
; i++) {

3565 i(
fmt_vid
 =
DEF_NO
) {

3566 i((
nbr_fmt
 > 0) ||

3567 (
i
 == 0u)) {

3569 
dig_v
 = (
CPU_INT08U
)(
nbr_fmt
 % 
nbr_ba
);

3570 i(
dig_v
 < 10u) {

3571 *
pr_fmt
-- = (
CPU_CHAR
)(
dig_v
 + '0');

3573 i(
low_
 !
DEF_YES
) {

3574 *
pr_fmt
-- = (
CPU_CHAR
)((
dig_v
 - 10u) + 'A');

3576 *
pr_fmt
-- = (
CPU_CHAR
)((
dig_v
 - 10u) + 'a');

3580 
nbr_fmt
 /
nbr_ba
;

3582 } i((
nbr_g
 =
DEF_YES
) &&

3583 (((
ad_ch_0
 =
DEF_NO
 ) &&

3584 (
nbr_g_fmtd
 =
DEF_NO
 )) ||

3585 ((
ad_ch_0
 !
DEF_NO
 ) &&

3586 (
i
 =(
nbr_dig_fmtd
 - 1u))))) {

3588 *
pr_fmt
-- = '-';

3589 
nbr_g_fmtd
 = 
DEF_YES
;

3591 } i(
ad_ch
 !(
CPU_CHAR
)'\0') {

3592 *
pr_fmt
-- = 
ad_ch
;

3596 *
pr_fmt
-- = '?';

3601 i(
fmt_vid
 !
DEF_NO
) {

3602  ((
CPU_CHAR
 *)0);

3606  (
pr
);

3607 
	}
}

3836 
CPU_INT32U
 
	$S_PNbr_I32
 (cڡ 
CPU_CHAR
 *
pr
,

3837 
CPU_CHAR
 **
pr_xt
,

3838 
CPU_INT08U
 
nbr_ba
,

3839 
CPU_BOOLEAN
 
nbr_sigd
,

3840 
CPU_BOOLEAN
 *
br_g
)

3842 cڡ 
CPU_CHAR
 *
pr_r
;

3843 cڡ 
CPU_CHAR
 *
pr_r_nbr
;

3844 
CPU_CHAR
 *
pr_r_unud
;

3845 
CPU_CHAR
 
r_ch
;

3846 
CPU_INT08U
 
r_dig
;

3847 
CPU_INT32U
 
nbr
;

3848 
CPU_BOOLEAN
 
nbr_g_unud
;

3849 
CPU_BOOLEAN
 
nbr_dig
;

3850 
CPU_BOOLEAN
 
nbr_pha
;

3851 
CPU_BOOLEAN
 
nbr_hex
;

3852 
CPU_BOOLEAN
 
nbr_hex_low
;

3853 
CPU_BOOLEAN
 
whea
;

3854 
CPU_BOOLEAN
 
g
;

3855 
CPU_BOOLEAN
 
ovf
;

3856 
CPU_BOOLEAN
 
de
;

3859 i(
pr_xt
 =(
CPU_CHAR
 **) 0) {

3860 
pr_xt
 = (
CPU_CHAR
 **)&
pr_r_unud
;

3861 ()&
pr_r_unud
;

3863 *
pr_xt
 = (
CPU_CHAR
 *)
pr
;

3865 i(
br_g
 =(
CPU_BOOLEAN
 *) 0) {

3866 
br_g
 = (
CPU_BOOLEAN
 *)&
nbr_g_unud
;

3867 ()&
nbr_g_unud
;

3869 *
br_g
 = 
DEF_NO
;

3872 i(
pr
 =(
CPU_CHAR
 *)0) {

3876 i((
nbr_ba
 == 1u) ||

3877 (
nbr_ba
 > 36u)) {

3883 
pr_r
 = 
pr
;

3885 
whea
 = 
	`ASCII_IsS
(*
pr_r
);

3886 
whea
 =
DEF_YES
) {

3887 
pr_r
++;

3888 
whea
 = 
	`ASCII_IsS
(*
pr_r
);

3891 *
pr_r
) {

3893 
pr_r
++;

3894 
g
 = 
DEF_NO
;

3899 i(
nbr_sigd
 =
DEF_YES
) {

3900 
pr_r
++;

3902 
g
 = 
DEF_YES
;

3907 
g
 = 
DEF_NO
;

3913 
pr_r_nbr
 = 
pr_r
;

3915 
nbr_ba
) {

3917 i(*
pr_r
 == '0') {

3918 
pr_r
++;

3919 *
pr_r
) {

3922 
nbr_ba
 = 16u;

3923 
r_ch
 = (
CPU_CHAR
)(*(
pr_r
 + 1));

3924 
nbr_hex
 = 
	`ASCII_IsDigHex
(
r_ch
);

3925 i(
nbr_hex
 =
DEF_YES
) {

3926 
pr_r
++;

3932 
nbr_ba
 = 8u;

3937 
nbr_ba
 = 10u;

3943 i(*
pr_r
 == '0') {

3944 
pr_r
++;

3950 i(*
pr_r
 == '0') {

3951 
pr_r
++;

3952 *
pr_r
) {

3955 
r_ch
 = (
CPU_CHAR
)(*(
pr_r
 + 1));

3956 
nbr_hex
 = 
	`ASCII_IsDigHex
(
r_ch
);

3957 i(
nbr_hex
 =
DEF_YES
) {

3958 
pr_r
++;

3976 
nbr
 = 0u;

3977 
ovf
 = 
DEF_NO
;

3978 
de
 = 
DEF_NO
;

3980 
de
 =
DEF_NO
) {

3981 
r_ch
 = (
CPU_CHAR
)*
pr_r
;

3982 
nbr_pha
 = 
	`ASCII_IsAhaNum
(
r_ch
);

3983 i(
nbr_pha
 =
DEF_YES
) {

3985 
nbr_dig
 = 
	`ASCII_IsDig
(
r_ch
);

3986 i(
nbr_dig
 =
DEF_YES
) {

3987 
r_dig
 = (
CPU_INT08U
)(
r_ch
 - '0');

3989 
nbr_hex_low
 = 
	`ASCII_IsLow
(
r_ch
);

3990 i(
nbr_hex_low
 =
DEF_YES
) {

3991 
r_dig
 = (
CPU_INT08U
)((
r_ch
 - 'a') + 10u);

3993 
r_dig
 = (
CPU_INT08U
)((
r_ch
 - 'A') + 10u);

3997 i(
r_dig
 < 
nbr_ba
) {

3998 i(
ovf
 =
DEF_NO
) {

3999 i(
nbr
 <
S_MuOvfThTbl_I32U
[
nbr_ba
]) {

4001 
nbr
 *
nbr_ba
;

4002 
nbr
 +
r_dig
;

4003 i(
nbr
 < 
r_dig
) {

4004 
ovf
 = 
DEF_YES
;

4007 
ovf
 = 
DEF_YES
;

4010 
pr_r
++;

4013 
de
 = 
DEF_YES
;

4017 
de
 = 
DEF_YES
;

4021 i(
ovf
 =
DEF_YES
) {

4022 
nbr
 = 
DEF_INT_32U_MAX_VAL
;

4026 i(
pr_r
 !
pr_r_nbr
) {

4027 *
pr_xt
 = (
CPU_CHAR
 *)
pr_r
;

4029 *
pr_xt
 = (
CPU_CHAR
 *)
pr
;

4032 *
br_g
 = 
g
;

4035  (
nbr
);

4036 
	}
}

	@uC-LIB/lib_str.h

59 #ide 
LIB_STR_MODULE_PRESENT


60 
	#LIB_STR_MODULE_PRESENT


	)

106 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_MIN
 1u

	)

107 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_MAX
 9u

	)

108 
	#LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT
 7u

	)

153 
	~<u.h
>

155 
	~<lib_def.h
>

156 
	~<lib_ascii.h
>

158 
	~<lib_cfg.h
>

161 
	~<dio.h
>

171 #ifde 
LIB_STR_MODULE


172 
	#LIB_STR_EXT


	)

174 
	#LIB_STR_EXT
 

	)

198 #ide 
LIB_STR_CFG_FP_EN


199 
	#LIB_STR_CFG_FP_EN
 
DEF_DISABLED


	)

206 #ide 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG


207 
	#LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
 
LIB_STR_FP_MAX_NBR_DIG_SIG_DFLT


	)

217 
	#STR_CR_LF
 "\r\n"

	)

218 
	#STR_LF_CR
 "\n\r"

	)

219 
	#STR_NEW_LINE
 
STR_CR_LF


	)

220 
	#STR_PARENT_PATH
 ".."

	)

222 
	#STR_CR_LF_LEN
 ((
STR_CR_LF
- 1)

	)

223 
	#STR_LF_CR_LEN
 ((
STR_LF_CR
- 1)

	)

224 
	#STR_NEW_LINE_LEN
 ((
STR_NEW_LINE
- 1)

	)

225 
	#STR_PARENT_PATH_LEN
 ((
STR_PARENT_PATH
- 1)

	)

262 
	#S_FmtPrt
 
tf


	)

263 
	#S_FmtSn
 
ssnf


	)

273 
CPU_SIZE_T
 
S_L
 (cڡ 
CPU_CHAR
 *
pr
);

275 
CPU_SIZE_T
 
S_L_N
 (cڡ 
CPU_CHAR
 *
pr
,

276 
CPU_SIZE_T
 
n_max
);

280 
CPU_CHAR
 *
S_Cy
 ( CPU_CHAR *
pr_de
,

281 cڡ 
CPU_CHAR
 *
pr_c
);

283 
CPU_CHAR
 *
S_Cy_N
 ( CPU_CHAR *
pr_de
,

284 cڡ 
CPU_CHAR
 *
pr_c
,

285 
CPU_SIZE_T
 
n_max
);

288 
CPU_CHAR
 *
S_C
 ( CPU_CHAR *
pr_de
,

289 cڡ 
CPU_CHAR
 *
pr_t
);

291 
CPU_CHAR
 *
S_C_N
 ( CPU_CHAR *
pr_de
,

292 cڡ 
CPU_CHAR
 *
pr_t
,

293 
CPU_SIZE_T
 
n_max
);

297 
CPU_INT16S
 
S_Cmp
 (cڡ 
CPU_CHAR
 *
p1_r
,

298 cڡ 
CPU_CHAR
 *
p2_r
);

300 
CPU_INT16S
 
S_Cmp_N
 (cڡ 
CPU_CHAR
 *
p1_r
,

301 cڡ 
CPU_CHAR
 *
p2_r
,

302 
CPU_SIZE_T
 
n_max
);

304 
CPU_INT16S
 
S_CmpIgneCa
 (cڡ 
CPU_CHAR
 *
p1_r
,

305 cڡ 
CPU_CHAR
 *
p2_r
);

307 
CPU_INT16S
 
S_CmpIgneCa_N
(cڡ 
CPU_CHAR
 *
p1_r
,

308 cڡ 
CPU_CHAR
 *
p2_r
,

309 
CPU_SIZE_T
 
n_max
);

313 
CPU_CHAR
 *
S_Ch
 (cڡ CPU_CHAR *
pr
,

314 
CPU_CHAR
 
ch_ch
);

316 
CPU_CHAR
 *
S_Ch_N
 (cڡ CPU_CHAR *
pr
,

317 
CPU_SIZE_T
 
n_max
,

318 
CPU_CHAR
 
ch_ch
);

320 
CPU_CHAR
 *
S_Ch_La
 (cڡ CPU_CHAR *
pr
,

321 
CPU_CHAR
 
ch_ch
);

323 
CPU_CHAR
 *
S_Ch_La_N
 (cڡ CPU_CHAR *
pr
,

324 
CPU_SIZE_T
 
n_max
,

325 
CPU_CHAR
 
ch_ch
);

327 
CPU_CHAR
 *
S_Ch_R
 ( CPU_CHAR *
pr
,

328 
CPU_CHAR
 
ch_ch
,

329 
CPU_CHAR
 
ch_a
);

331 
CPU_CHAR
 *
S_Ch_R_N
 ( CPU_CHAR *
pr
,

332 
CPU_CHAR
 
ch_ch
,

333 
CPU_CHAR
 
ch_a
,

334 
CPU_SIZE_T
 
n_max
);

336 
CPU_CHAR
 *
S_S
 (cڡ CPU_CHAR *
pr
,

337 cڡ 
CPU_CHAR
 *
pr_ch
);

339 
CPU_CHAR
 *
S_S_N
 (cڡ CPU_CHAR *
pr
,

340 cڡ 
CPU_CHAR
 *
pr_ch
,

341 
CPU_SIZE_T
 
n_max
);

345 
CPU_CHAR
 *
S_FmtNbr_I32U
 ( 
CPU_INT32U
 
nbr
,

346 
CPU_INT08U
 
nbr_dig
,

347 
CPU_INT08U
 
nbr_ba
,

348 
CPU_CHAR
 
ad_ch
,

349 
CPU_BOOLEAN
 
low_
,

350 
CPU_BOOLEAN
 
nul
,

351 
CPU_CHAR
 *
pr
);

353 
CPU_CHAR
 *
S_FmtNbr_I32S
 ( 
CPU_INT32S
 
nbr
,

354 
CPU_INT08U
 
nbr_dig
,

355 
CPU_INT08U
 
nbr_ba
,

356 
CPU_CHAR
 
ad_ch
,

357 
CPU_BOOLEAN
 
low_
,

358 
CPU_BOOLEAN
 
nul
,

359 
CPU_CHAR
 *
pr
);

361 #i(
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

362 
CPU_CHAR
 *
S_FmtNbr_32
 ( 
CPU_FP32
 
nbr
,

363 
CPU_INT08U
 
nbr_dig
,

364 
CPU_INT08U
 
nbr_dp
,

365 
CPU_CHAR
 
ad_ch
,

366 
CPU_BOOLEAN
 
nul
,

367 
CPU_CHAR
 *
pr
);

372 
CPU_INT32U
 
S_PNbr_I32U
(cڡ 
CPU_CHAR
 *
pr
,

373 
CPU_CHAR
 **
pr_xt
,

374 
CPU_INT08U
 
nbr_ba
);

376 
CPU_INT32S
 
S_PNbr_I32S
(cڡ 
CPU_CHAR
 *
pr
,

377 
CPU_CHAR
 **
pr_xt
,

378 
CPU_INT08U
 
nbr_ba
);

387 #ide 
LIB_STR_CFG_FP_EN


392 #i ((
LIB_STR_CFG_FP_EN
 !
DEF_DISABLED
) && \

393 (
	gLIB_STR_CFG_FP_EN
 !
DEF_ENABLED
 ))

399 #i (
LIB_STR_CFG_FP_EN
 =
DEF_ENABLED
)

401 #ide 
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG


406 #i (
DEF_CHK_VAL
(
LIB_STR_CFG_FP_MAX_NBR_DIG_SIG
, \

407 
LIB_STR_FP_MAX_NBR_DIG_SIG_MIN
, \

408 
LIB_STR_FP_MAX_NBR_DIG_SIG_MAX
!
DEF_OK
)

	@uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu.h

39 #ide 
OS_CPU_H


40 
	#OS_CPU_H


	)

42 #ifde 
OS_CPU_GLOBALS


43 
	#OS_CPU_EXT


	)

45 
	#OS_CPU_EXT
 

	)

48 #ifde
__lulus


59 #i(
defed
(
__VFP_FP__
&& !defed(
__SOFTFP__
))

60 
	#OS_CPU_ARM_FP_EN
 
DEF_ENABLED


	)

62 
	#OS_CPU_ARM_FP_EN
 
DEF_DISABLED


	)

64 
	#OS_CPU_ARM_FP_REG_NBR
 32u

	)

73 
	#OS_TASK_SW
(
	`OSCtxSw
()

	)

94 #i 
OS_CFG_TS_EN
 == 1u

95 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

97 
	#OS_TS_GET
((
CPU_TS
)0u

	)

100 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

101 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

130 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

139 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

148 
OSCtxSw
 ();

149 
OSICtxSw
 ();

150 
OSSHighRdy
 ();

152 
OS_CPU_PdSVHdr
 ();

155 
OS_CPU_SysTickHdr
();

156 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

158 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

159 
OS_CPU_FP_Reg_Push
 (
CPU_STK
 *
kP
);

160 
OS_CPU_FP_Reg_P
 (
CPU_STK
 *
kP
);

164 #ifde
__lulus


	@uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c

40 
	#OS_CPU_GLOBALS


	)

42 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


43 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

53 
	~<os.h
>

56 #ifde
__lulus


74 
OSIdTaskHook
 ()

76 #i
OS_CFG_APP_HOOKS_EN
 > 0u

77 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

78 (*
OS_AIdTaskHookP
)();

96 
OSInHook
 ()

99 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
);

100 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)((CPU_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);

117 
OSStTaskHook
 ()

119 #i
OS_CFG_APP_HOOKS_EN
 > 0u

120 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

121 (*
OS_AStTaskHookP
)();

139 
OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

141 #i
OS_CFG_APP_HOOKS_EN
 > 0u

142 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

143 (*
OS_ATaskCeHookP
)(
p_tcb
);

146 ()
p_tcb
;

163 
OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

165 #i
OS_CFG_APP_HOOKS_EN
 > 0u

166 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

167 (*
OS_ATaskDHookP
)(
p_tcb
);

170 ()
p_tcb
;

188 
OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

190 #i
OS_CFG_APP_HOOKS_EN
 > 0u

191 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

192 (*
OS_ATaskRuHookP
)(
p_tcb
);

195 ()
p_tcb
;

349 
CPU_STK
 *
OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

350 *
p_g
,

351 
CPU_STK
 *
p_k_ba
,

352 
CPU_STK
 *
p_k_lim
,

353 
CPU_STK_SIZE
 
k_size
,

354 
OS_OPT
 
t
)

356 
CPU_STK
 *
p_k
;

359 ()
t
;

361 
p_k
 = &
p_k_ba
[
k_size
];

363 
p_k
 = (
CPU_STK
 *)((CPU_STK)(p_stk) & 0xFFFFFFF8);

365 *--
p_k
 = (
CPU_STK
)0x01000000u;

366 *--
p_k
 = (
CPU_STK
)
p_sk
;

367 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

368 *--
p_k
 = (
CPU_STK
)0x12121212u;

369 *--
p_k
 = (
CPU_STK
)0x03030303u;

370 *--
p_k
 = (
CPU_STK
)0x02020202u;

371 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

372 *--
p_k
 = (
CPU_STK
)
p_g
;

374 *--
p_k
 = (
CPU_STK
)0x11111111u;

375 *--
p_k
 = (
CPU_STK
)0x10101010u;

376 *--
p_k
 = (
CPU_STK
)0x09090909u;

377 *--
p_k
 = (
CPU_STK
)0x08080808u;

378 *--
p_k
 = (
CPU_STK
)0x07070707u;

379 *--
p_k
 = (
CPU_STK
)0x06060606u;

380 *--
p_k
 = (
CPU_STK
)0x05050505u;

381 *--
p_k
 = (
CPU_STK
)0x04040404u;

383 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

384 i((
t
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

385 *--
p_k
 = (
CPU_STK
)0x02000000u;

387 *--
p_k
 = (
CPU_STK
)0x41F80000u;

388 *--
p_k
 = (
CPU_STK
)0x41F00000u;

389 *--
p_k
 = (
CPU_STK
)0x41E80000u;

390 *--
p_k
 = (
CPU_STK
)0x41E00000u;

391 *--
p_k
 = (
CPU_STK
)0x41D80000u;

392 *--
p_k
 = (
CPU_STK
)0x41D00000u;

393 *--
p_k
 = (
CPU_STK
)0x41C80000u;

394 *--
p_k
 = (
CPU_STK
)0x41C00000u;

395 *--
p_k
 = (
CPU_STK
)0x41B80000u;

396 *--
p_k
 = (
CPU_STK
)0x41B00000u;

397 *--
p_k
 = (
CPU_STK
)0x41A80000u;

398 *--
p_k
 = (
CPU_STK
)0x41A00000u;

399 *--
p_k
 = (
CPU_STK
)0x41980000u;

400 *--
p_k
 = (
CPU_STK
)0x41900000u;

401 *--
p_k
 = (
CPU_STK
)0x41880000u;

402 *--
p_k
 = (
CPU_STK
)0x41800000u;

403 *--
p_k
 = (
CPU_STK
)0x41700000u;

404 *--
p_k
 = (
CPU_STK
)0x41600000u;

405 *--
p_k
 = (
CPU_STK
)0x41500000u;

406 *--
p_k
 = (
CPU_STK
)0x41400000u;

407 *--
p_k
 = (
CPU_STK
)0x41300000u;

408 *--
p_k
 = (
CPU_STK
)0x41200000u;

409 *--
p_k
 = (
CPU_STK
)0x41100000u;

410 *--
p_k
 = (
CPU_STK
)0x41000000u;

411 *--
p_k
 = (
CPU_STK
)0x40E00000u;

412 *--
p_k
 = (
CPU_STK
)0x40C00000u;

413 *--
p_k
 = (
CPU_STK
)0x40A00000u;

414 *--
p_k
 = (
CPU_STK
)0x40800000u;

415 *--
p_k
 = (
CPU_STK
)0x40400000u;

416 *--
p_k
 = (
CPU_STK
)0x40000000u;

417 *--
p_k
 = (
CPU_STK
)0x3F800000u;

418 *--
p_k
 = (
CPU_STK
)0x00000000u;

422  (
p_k
);

442 
OSTaskSwHook
 ()

444 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

445 
CPU_TS
 
ts
;

447 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


448 
CPU_TS
 
t_dis_time
;

452 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

453 i((
OSTCBCurP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

454 
OS_CPU_FP_Reg_Push
(
OSTCBCurP
->
StkP
);

457 i((
OSTCBHighRdyP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

458 
OS_CPU_FP_Reg_P
(
OSTCBHighRdyP
->
StkP
);

462 #i
OS_CFG_APP_HOOKS_EN
 > 0u

463 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

464 (*
OS_ATaskSwHookP
)();

468 #i(
defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

469 
TRACE_OS_TASK_SWITCHED_IN
(
OSTCBHighRdyP
);

472 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

473 
ts
 = 
OS_TS_GET
();

474 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

475 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

476 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

479 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

482 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


483 
t_dis_time
 = 
CPU_IDisMsMaxCurRet
();

484 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

485 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

489 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

491 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

492 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

494 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

511 
OSTimeTickHook
 ()

513 #i
OS_CFG_APP_HOOKS_EN
 > 0u

514 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

515 (*
OS_ATimeTickHookP
)();

534 
OS_CPU_SysTickHdr
 ()

536 
CPU_SR_ALLOC
();

539 
CPU_CRITICAL_ENTER
();

540 
OSINegC
++;

541 
CPU_CRITICAL_EXIT
();

543 
OSTimeTick
();

545 
OSIEx
();

561 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

563 
CPU_INT32U
 
io
;

566 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

569 
io
 = 
CPU_REG_NVIC_SHPRI3
;

570 
io
 &
DEF_BIT_FIELD
(24, 0);

571 
io
 |
DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

573 
CPU_REG_NVIC_SHPRI3
 = 
io
;

576 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

577 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

579 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

582 #ifde
__lulus


	@uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR/os_cpu.h

39 #ide 
OS_CPU_H


40 
	#OS_CPU_H


	)

42 #ifde 
OS_CPU_GLOBALS


43 
	#OS_CPU_EXT


	)

45 
	#OS_CPU_EXT
 

	)

48 #ifde
__lulus


59 #ifde
__ARMVFP__


60 
	#OS_CPU_ARM_FP_EN
 
DEF_ENABLED


	)

62 
	#OS_CPU_ARM_FP_EN
 
DEF_DISABLED


	)

64 
	#OS_CPU_ARM_FP_REG_NBR
 32u

	)

72 
	#OS_TASK_SW
(
	`OSCtxSw
()

	)

93 #i 
OS_CFG_TS_EN
 == 1u

94 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

96 
	#OS_TS_GET
((
CPU_TS
)0u

	)

99 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

100 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

129 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

138 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

147 
OSCtxSw
 ();

148 
OSICtxSw
 ();

149 
OSSHighRdy
 ();

151 
OS_CPU_PdSVHdr
 ();

154 
OS_CPU_SysTickHdr
();

155 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

157 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

158 
OS_CPU_FP_Reg_Push
 (
CPU_STK
 *
kP
);

159 
OS_CPU_FP_Reg_P
 (
CPU_STK
 *
kP
);

163 #ifde
__lulus


	@uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR/os_cpu_c.c

40 
	#OS_CPU_GLOBALS


	)

42 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


43 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

53 
	~<os.h
>

56 #ifde
__lulus


74 
OSIdTaskHook
 ()

76 #i
OS_CFG_APP_HOOKS_EN
 > 0u

77 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

78 (*
OS_AIdTaskHookP
)();

96 
OSInHook
 ()

99 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
);

100 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)((CPU_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);

117 
OSStTaskHook
 ()

119 #i
OS_CFG_APP_HOOKS_EN
 > 0u

120 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

121 (*
OS_AStTaskHookP
)();

139 
OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

141 #i
OS_CFG_APP_HOOKS_EN
 > 0u

142 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

143 (*
OS_ATaskCeHookP
)(
p_tcb
);

146 ()
p_tcb
;

163 
OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

165 #i
OS_CFG_APP_HOOKS_EN
 > 0u

166 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

167 (*
OS_ATaskDHookP
)(
p_tcb
);

170 ()
p_tcb
;

188 
OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

190 #i
OS_CFG_APP_HOOKS_EN
 > 0u

191 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

192 (*
OS_ATaskRuHookP
)(
p_tcb
);

195 ()
p_tcb
;

349 
CPU_STK
 *
OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

350 *
p_g
,

351 
CPU_STK
 *
p_k_ba
,

352 
CPU_STK
 *
p_k_lim
,

353 
CPU_STK_SIZE
 
k_size
,

354 
OS_OPT
 
t
)

356 
CPU_STK
 *
p_k
;

359 ()
t
;

361 
p_k
 = &
p_k_ba
[
k_size
];

363 
p_k
 = (
CPU_STK
 *)((CPU_STK)(p_stk) & 0xFFFFFFF8);

365 *--
p_k
 = (
CPU_STK
)0x01000000u;

366 *--
p_k
 = (
CPU_STK
)
p_sk
;

367 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

368 *--
p_k
 = (
CPU_STK
)0x12121212u;

369 *--
p_k
 = (
CPU_STK
)0x03030303u;

370 *--
p_k
 = (
CPU_STK
)0x02020202u;

371 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

372 *--
p_k
 = (
CPU_STK
)
p_g
;

374 *--
p_k
 = (
CPU_STK
)0x11111111u;

375 *--
p_k
 = (
CPU_STK
)0x10101010u;

376 *--
p_k
 = (
CPU_STK
)0x09090909u;

377 *--
p_k
 = (
CPU_STK
)0x08080808u;

378 *--
p_k
 = (
CPU_STK
)0x07070707u;

379 *--
p_k
 = (
CPU_STK
)0x06060606u;

380 *--
p_k
 = (
CPU_STK
)0x05050505u;

381 *--
p_k
 = (
CPU_STK
)0x04040404u;

383 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

384 i((
t
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

385 *--
p_k
 = (
CPU_STK
)0x02000000u;

387 *--
p_k
 = (
CPU_STK
)0x41F80000u;

388 *--
p_k
 = (
CPU_STK
)0x41F00000u;

389 *--
p_k
 = (
CPU_STK
)0x41E80000u;

390 *--
p_k
 = (
CPU_STK
)0x41E00000u;

391 *--
p_k
 = (
CPU_STK
)0x41D80000u;

392 *--
p_k
 = (
CPU_STK
)0x41D00000u;

393 *--
p_k
 = (
CPU_STK
)0x41C80000u;

394 *--
p_k
 = (
CPU_STK
)0x41C00000u;

395 *--
p_k
 = (
CPU_STK
)0x41B80000u;

396 *--
p_k
 = (
CPU_STK
)0x41B00000u;

397 *--
p_k
 = (
CPU_STK
)0x41A80000u;

398 *--
p_k
 = (
CPU_STK
)0x41A00000u;

399 *--
p_k
 = (
CPU_STK
)0x41980000u;

400 *--
p_k
 = (
CPU_STK
)0x41900000u;

401 *--
p_k
 = (
CPU_STK
)0x41880000u;

402 *--
p_k
 = (
CPU_STK
)0x41800000u;

403 *--
p_k
 = (
CPU_STK
)0x41700000u;

404 *--
p_k
 = (
CPU_STK
)0x41600000u;

405 *--
p_k
 = (
CPU_STK
)0x41500000u;

406 *--
p_k
 = (
CPU_STK
)0x41400000u;

407 *--
p_k
 = (
CPU_STK
)0x41300000u;

408 *--
p_k
 = (
CPU_STK
)0x41200000u;

409 *--
p_k
 = (
CPU_STK
)0x41100000u;

410 *--
p_k
 = (
CPU_STK
)0x41000000u;

411 *--
p_k
 = (
CPU_STK
)0x40E00000u;

412 *--
p_k
 = (
CPU_STK
)0x40C00000u;

413 *--
p_k
 = (
CPU_STK
)0x40A00000u;

414 *--
p_k
 = (
CPU_STK
)0x40800000u;

415 *--
p_k
 = (
CPU_STK
)0x40400000u;

416 *--
p_k
 = (
CPU_STK
)0x40000000u;

417 *--
p_k
 = (
CPU_STK
)0x3F800000u;

418 *--
p_k
 = (
CPU_STK
)0x00000000u;

422  (
p_k
);

442 
OSTaskSwHook
 ()

444 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

445 
CPU_TS
 
ts
;

447 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


448 
CPU_TS
 
t_dis_time
;

452 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

453 i((
OSTCBCurP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

454 
OS_CPU_FP_Reg_Push
(
OSTCBCurP
->
StkP
);

457 i((
OSTCBHighRdyP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

458 
OS_CPU_FP_Reg_P
(
OSTCBHighRdyP
->
StkP
);

462 #i
OS_CFG_APP_HOOKS_EN
 > 0u

463 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

464 (*
OS_ATaskSwHookP
)();

468 #i(
defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

469 
TRACE_OS_TASK_SWITCHED_IN
(
OSTCBHighRdyP
);

472 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

473 
ts
 = 
OS_TS_GET
();

474 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

475 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

476 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

479 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

482 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


483 
t_dis_time
 = 
CPU_IDisMsMaxCurRet
();

484 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

485 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

489 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

491 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

492 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

494 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

511 
OSTimeTickHook
 ()

513 #i
OS_CFG_APP_HOOKS_EN
 > 0u

514 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

515 (*
OS_ATimeTickHookP
)();

534 
OS_CPU_SysTickHdr
 ()

536 
CPU_SR_ALLOC
();

539 
CPU_CRITICAL_ENTER
();

540 
OSINegC
++;

541 
CPU_CRITICAL_EXIT
();

543 
OSTimeTick
();

545 
OSIEx
();

561 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

563 
CPU_INT32U
 
io
;

566 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

569 
io
 = 
CPU_REG_NVIC_SHPRI3
;

570 
io
 &
DEF_BIT_FIELD
(24, 0);

571 
io
 |
DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

573 
CPU_REG_NVIC_SHPRI3
 = 
io
;

576 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

577 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

579 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

582 #ifde
__lulus


	@uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView/os_cpu.h

39 #ide 
OS_CPU_H


40 
	#OS_CPU_H


	)

42 #ifde 
OS_CPU_GLOBALS


43 
	#OS_CPU_EXT


	)

45 
	#OS_CPU_EXT
 

	)

48 #ifde
__lulus


59 #ide 
__TARGET_FPU_SOFTVFP


60 
	#OS_CPU_ARM_FP_EN
 
DEF_ENABLED


	)

62 
	#OS_CPU_ARM_FP_EN
 
DEF_DISABLED


	)

65 
	#OS_CPU_ARM_FP_REG_NBR
 32u

	)

74 
	#OS_TASK_SW
(
	`OSCtxSw
()

	)

95 #i 
OS_CFG_TS_EN
 == 1u

96 
	#OS_TS_GET
((
CPU_TS
)
	`CPU_TS_TmrRd
(

	)

98 
	#OS_TS_GET
((
CPU_TS
)0u

	)

101 #i(
CPU_CFG_TS_32_EN
 =
DEF_ENABLED
) && \

102 (
CPU_CFG_TS_TMR_SIZE
 < 
CPU_WORD_SIZE_32
)

131 
	#OS_CPU_CFG_SYSTICK_PRIO
 0u

	)

140 
OS_CPU_EXT
 
CPU_STK
 *
OS_CPU_ExStkBa
;

149 
OSCtxSw
 ();

150 
OSICtxSw
 ();

151 
OSSHighRdy
 ();

153 
OS_CPU_PdSVHdr
 ();

156 
OS_CPU_SysTickHdr
();

157 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
);

159 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

160 
OS_CPU_FP_Reg_Push
 (
CPU_STK
 *
kP
);

161 
OS_CPU_FP_Reg_P
 (
CPU_STK
 *
kP
);

165 #ifde
__lulus


	@uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView/os_cpu_c.c

40 
	#OS_CPU_GLOBALS


	)

42 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


43 cڡ 
CPU_CHAR
 *
	gos_u_c__c
 = "$Id: $";

53 
	~<os.h
>

56 #ifde
__lulus


74 
OSIdTaskHook
 ()

76 #i
OS_CFG_APP_HOOKS_EN
 > 0u

77 i(
OS_AIdTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

78 (*
OS_AIdTaskHookP
)();

96 
OSInHook
 ()

99 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)(
OSCfg_ISRStkBaP
 + 
OSCfg_ISRStkSize
);

100 
OS_CPU_ExStkBa
 = (
CPU_STK
 *)((CPU_STK)(OS_CPU_ExceptStkBase) & 0xFFFFFFF8);

117 
OSStTaskHook
 ()

119 #i
OS_CFG_APP_HOOKS_EN
 > 0u

120 i(
OS_AStTaskHookP
 !(
OS_APP_HOOK_VOID
)0) {

121 (*
OS_AStTaskHookP
)();

139 
OSTaskCeHook
 (
OS_TCB
 *
p_tcb
)

141 #i
OS_CFG_APP_HOOKS_EN
 > 0u

142 i(
OS_ATaskCeHookP
 !(
OS_APP_HOOK_TCB
)0) {

143 (*
OS_ATaskCeHookP
)(
p_tcb
);

146 ()
p_tcb
;

163 
OSTaskDHook
 (
OS_TCB
 *
p_tcb
)

165 #i
OS_CFG_APP_HOOKS_EN
 > 0u

166 i(
OS_ATaskDHookP
 !(
OS_APP_HOOK_TCB
)0) {

167 (*
OS_ATaskDHookP
)(
p_tcb
);

170 ()
p_tcb
;

188 
OSTaskRuHook
 (
OS_TCB
 *
p_tcb
)

190 #i
OS_CFG_APP_HOOKS_EN
 > 0u

191 i(
OS_ATaskRuHookP
 !(
OS_APP_HOOK_TCB
)0) {

192 (*
OS_ATaskRuHookP
)(
p_tcb
);

195 ()
p_tcb
;

228 
CPU_STK
 *
OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

229 *
p_g
,

230 
CPU_STK
 *
p_k_ba
,

231 
CPU_STK
 *
p_k_lim
,

232 
CPU_STK_SIZE
 
k_size
,

233 
OS_OPT
 
t
)

235 
CPU_STK
 *
p_k
;

238 ()
t
;

240 
p_k
 = &
p_k_ba
[
k_size
];

242 
p_k
 = (
CPU_STK
 *)((CPU_STK)(p_stk) & 0xFFFFFFF8);

244 *--
p_k
 = (
CPU_STK
)0x01000000u;

245 *--
p_k
 = (
CPU_STK
)
p_sk
;

246 *--
p_k
 = (
CPU_STK
)
OS_TaskRu
;

247 *--
p_k
 = (
CPU_STK
)0x12121212u;

248 *--
p_k
 = (
CPU_STK
)0x03030303u;

249 *--
p_k
 = (
CPU_STK
)0x02020202u;

250 *--
p_k
 = (
CPU_STK
)
p_k_lim
;

251 *--
p_k
 = (
CPU_STK
)
p_g
;

253 *--
p_k
 = (
CPU_STK
)0x11111111u;

254 *--
p_k
 = (
CPU_STK
)0x10101010u;

255 *--
p_k
 = (
CPU_STK
)0x09090909u;

256 *--
p_k
 = (
CPU_STK
)0x08080808u;

257 *--
p_k
 = (
CPU_STK
)0x07070707u;

258 *--
p_k
 = (
CPU_STK
)0x06060606u;

259 *--
p_k
 = (
CPU_STK
)0x05050505u;

260 *--
p_k
 = (
CPU_STK
)0x04040404u;

262 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

263 i((
t
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

264 *--
p_k
 = (
CPU_STK
)0x02000000u;

266 *--
p_k
 = (
CPU_STK
)0x41F80000u;

267 *--
p_k
 = (
CPU_STK
)0x41F00000u;

268 *--
p_k
 = (
CPU_STK
)0x41E80000u;

269 *--
p_k
 = (
CPU_STK
)0x41E00000u;

270 *--
p_k
 = (
CPU_STK
)0x41D80000u;

271 *--
p_k
 = (
CPU_STK
)0x41D00000u;

272 *--
p_k
 = (
CPU_STK
)0x41C80000u;

273 *--
p_k
 = (
CPU_STK
)0x41C00000u;

274 *--
p_k
 = (
CPU_STK
)0x41B80000u;

275 *--
p_k
 = (
CPU_STK
)0x41B00000u;

276 *--
p_k
 = (
CPU_STK
)0x41A80000u;

277 *--
p_k
 = (
CPU_STK
)0x41A00000u;

278 *--
p_k
 = (
CPU_STK
)0x41980000u;

279 *--
p_k
 = (
CPU_STK
)0x41900000u;

280 *--
p_k
 = (
CPU_STK
)0x41880000u;

281 *--
p_k
 = (
CPU_STK
)0x41800000u;

282 *--
p_k
 = (
CPU_STK
)0x41700000u;

283 *--
p_k
 = (
CPU_STK
)0x41600000u;

284 *--
p_k
 = (
CPU_STK
)0x41500000u;

285 *--
p_k
 = (
CPU_STK
)0x41400000u;

286 *--
p_k
 = (
CPU_STK
)0x41300000u;

287 *--
p_k
 = (
CPU_STK
)0x41200000u;

288 *--
p_k
 = (
CPU_STK
)0x41100000u;

289 *--
p_k
 = (
CPU_STK
)0x41000000u;

290 *--
p_k
 = (
CPU_STK
)0x40E00000u;

291 *--
p_k
 = (
CPU_STK
)0x40C00000u;

292 *--
p_k
 = (
CPU_STK
)0x40A00000u;

293 *--
p_k
 = (
CPU_STK
)0x40800000u;

294 *--
p_k
 = (
CPU_STK
)0x40400000u;

295 *--
p_k
 = (
CPU_STK
)0x40000000u;

296 *--
p_k
 = (
CPU_STK
)0x3F800000u;

297 *--
p_k
 = (
CPU_STK
)0x00000000u;

301  (
p_k
);

321 
OSTaskSwHook
 ()

323 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

324 
CPU_TS
 
ts
;

326 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


327 
CPU_TS
 
t_dis_time
;

331 #i(
OS_CPU_ARM_FP_EN
 =
DEF_ENABLED
)

332 i((
OSTCBCurP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

333 
OS_CPU_FP_Reg_Push
(
OSTCBCurP
->
StkP
);

336 i((
OSTCBHighRdyP
->
O
 & 
OS_OPT_TASK_SAVE_FP
!(
OS_OPT
)0) {

337 
OS_CPU_FP_Reg_P
(
OSTCBHighRdyP
->
StkP
);

341 #i
OS_CFG_APP_HOOKS_EN
 > 0u

342 i(
OS_ATaskSwHookP
 !(
OS_APP_HOOK_VOID
)0) {

343 (*
OS_ATaskSwHookP
)();

347 #i(
defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

348 
TRACE_OS_TASK_SWITCHED_IN
(
OSTCBHighRdyP
);

351 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

352 
ts
 = 
OS_TS_GET
();

353 i(
OSTCBCurP
 !
OSTCBHighRdyP
) {

354 
OSTCBCurP
->
CyesD
 = 
ts
 - OSTCBCurP->
CyesS
;

355 
OSTCBCurP
->
CyesTٮ
 +(
OS_CYCLES
)OSTCBCurP->
CyesD
;

358 
OSTCBHighRdyP
->
CyesS
 = 
ts
;

361 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


362 
t_dis_time
 = 
CPU_IDisMsMaxCurRet
();

363 i(
OSTCBCurP
->
IDisTimeMax
 < 
t_dis_time
) {

364 
OSTCBCurP
->
IDisTimeMax
 = 
t_dis_time
;

368 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

370 i(
OSTCBCurP
->
SchedLockTimeMax
 < 
OSSchedLockTimeMaxCur
) {

371 
OSTCBCurP
->
SchedLockTimeMax
 = 
OSSchedLockTimeMaxCur
;

373 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

390 
OSTimeTickHook
 ()

392 #i
OS_CFG_APP_HOOKS_EN
 > 0u

393 i(
OS_ATimeTickHookP
 !(
OS_APP_HOOK_VOID
)0) {

394 (*
OS_ATimeTickHookP
)();

413 
OS_CPU_SysTickHdr
 ()

415 
CPU_SR_ALLOC
();

418 
CPU_CRITICAL_ENTER
();

419 
OSINegC
++;

420 
CPU_CRITICAL_EXIT
();

422 
OSTimeTick
();

424 
OSIEx
();

440 
OS_CPU_SysTickIn
 (
CPU_INT32U
 
ts
)

442 
CPU_INT32U
 
io
;

445 
CPU_REG_NVIC_ST_RELOAD
 = 
ts
 - 1u;

448 
io
 = 
CPU_REG_NVIC_SHPRI3
;

449 
io
 &
DEF_BIT_FIELD
(24, 0);

450 
io
 |
DEF_BIT_MASK
(
OS_CPU_CFG_SYSTICK_PRIO
, 24);

452 
CPU_REG_NVIC_SHPRI3
 = 
io
;

455 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_CLKSOURCE
 |

456 
CPU_REG_NVIC_ST_CTRL_ENABLE
;

458 
CPU_REG_NVIC_ST_CTRL
 |
CPU_REG_NVIC_ST_CTRL_TICKINT
;

461 #ifde
__lulus


	@uCOS-III/Source/os.h

36 #ide 
OS_H


37 
	#OS_H


	)

45 
	#OS_VERSION
 30401u

	)

53 
	~<os_cfg.h
>

54 
	~<u_ce.h
>

55 
	~<lib_def.h
>

56 
	~<os_ty.h
>

57 
	~<os_u.h
>

58 #i (
defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

59 
	~<a_os.h
>

70 #i 
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u && 
defed
(
CPU_CFG_INT_DIS_MEAS_EN
)

71 
	#OS_SCHED_LOCK_TIME_MEAS_START
(
	`OS_SchedLockTimeMsS
()

	)

73 
	#OS_SCHED_LOCK_TIME_MEAS_START
()

	)

77 #i 
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u && 
defed
(
CPU_CFG_INT_DIS_MEAS_EN
)

78 
	#OS_SCHED_LOCK_TIME_MEAS_STOP
(
	`OS_SchedLockTimeMsSt
()

	)

80 
	#OS_SCHED_LOCK_TIME_MEAS_STOP
()

	)

83 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

85 
	#OS_CRITICAL_ENTER
(\

	)

87 
CPU_CRITICAL_ENTER
(); \

88 
	gOSSchedLockNegC
++; \

89 i(
	gOSSchedLockNegC
 == 1u) { \

90 
OS_SCHED_LOCK_TIME_MEAS_START
(); \

92 
CPU_CRITICAL_EXIT
(); \

95 
	#OS_CRITICAL_ENTER_CPU_EXIT
(\

	)

97 
OSSchedLockNegC
++; \

99 i(
OSSchedLockNegC
 == 1u) { \

100 
	`OS_SCHED_LOCK_TIME_MEAS_START
(); \

102 
	`CPU_CRITICAL_EXIT
(); \

103 
	}
} 0)

106 
	#OS_CRITICAL_EXIT
(\

	)

108 
	`CPU_CRITICAL_ENTER
(); \

109 
OSSchedLockNegC
--; \

110 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) { \

111 
	`OS_SCHED_LOCK_TIME_MEAS_STOP
(); \

112 i(
OSIQNbrErs
 > (
OS_OBJ_QTY
)0) { \

113 
	`CPU_CRITICAL_EXIT
(); \

114 
	`OS_Sched0
(); \

116 
	`CPU_CRITICAL_EXIT
(); \

119 
	`CPU_CRITICAL_EXIT
(); \

121 
	}
} 0)

123 
	#OS_CRITICAL_EXIT_NO_SCHED
(\

	)

125 
	`CPU_CRITICAL_ENTER
(); \

126 
OSSchedLockNegC
--; \

127 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) { \

128 
	`OS_SCHED_LOCK_TIME_MEAS_STOP
(); \

130 
	`CPU_CRITICAL_EXIT
(); \

131 
	}
} 0)

137 
	#OS_CRITICAL_ENTER
(
	`CPU_CRITICAL_ENTER
()

	)

139 
	#OS_CRITICAL_ENTER_CPU_EXIT
()

	)

141 
	#OS_CRITICAL_EXIT
(
	`CPU_CRITICAL_EXIT
()

	)

143 
	#OS_CRITICAL_EXIT_NO_SCHED
(
	`CPU_CRITICAL_EXIT
()

	)

153 #ifde 
OS_GLOBALS


154 
	#OS_EXT


	)

156 
	#OS_EXT
 

	)

160 
	#OS_PRIO_TBL_SIZE
 ((
OS_CFG_PRIO_MAX
 - 1u/ (
DEF_INT_CPU_NBR_BITS
+ 1u)

	)

162 
	#OS_MSG_EN
 (((
OS_CFG_TASK_Q_EN
 > 0u|| (
OS_CFG_Q_EN
 > 0u)? 1u : 0u)

	)

164 
	#OS_OBJ_TYPE_REQ
 (((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u|| (
OS_CFG_PEND_MULTI_EN
 > 0u\

	)

165 || (
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)) ? 1u : 0u)

182 
	#OS_STATE_OS_STOPPED
 (
OS_STATE
)(0u)

	)

183 
	#OS_STATE_OS_RUNNING
 (
OS_STATE
)(1u)

	)

185 
	#OS_STATE_NOT_RDY
 (
CPU_BOOLEAN
)(0u)

	)

186 
	#OS_STATE_RDY
 (
CPU_BOOLEAN
)(1u)

	)

190 
	#OS_TASK_STATE_BIT_DLY
 (
OS_STATE
)(0x01u

	)

192 
	#OS_TASK_STATE_BIT_PEND
 (
OS_STATE
)(0x02u

	)

194 
	#OS_TASK_STATE_BIT_SUSPENDED
 (
OS_STATE
)(0x04u

	)

198 
	#OS_TASK_STATE_RDY
 (
OS_STATE
)0u

	)

199 
	#OS_TASK_STATE_DLY
 (
OS_STATE
)1u

	)

200 
	#OS_TASK_STATE_PEND
 (
OS_STATE
)2u

	)

201 
	#OS_TASK_STATE_PEND_TIMEOUT
 (
OS_STATE
)3u

	)

202 
	#OS_TASK_STATE_SUSPENDED
 (
OS_STATE
)4u

	)

203 
	#OS_TASK_STATE_DLY_SUSPENDED
 (
OS_STATE
)5u

	)

204 
	#OS_TASK_STATE_PEND_SUSPENDED
 (
OS_STATE
)6u

	)

205 
	#OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
 (
OS_STATE
)7u

	)

206 
	#OS_TASK_STATE_DEL
 (
OS_STATE
)(255u)

	)

209 
	#OS_TASK_PEND_ON_NOTHING
 (
OS_STATE
)0u

	)

210 
	#OS_TASK_PEND_ON_FLAG
 (
OS_STATE
)1u

	)

211 
	#OS_TASK_PEND_ON_TASK_Q
 (
OS_STATE
)2u

	)

212 
	#OS_TASK_PEND_ON_MULTI
 (
OS_STATE
)3u

	)

213 
	#OS_TASK_PEND_ON_MUTEX
 (
OS_STATE
)4u

	)

214 
	#OS_TASK_PEND_ON_Q
 (
OS_STATE
)5u

	)

215 
	#OS_TASK_PEND_ON_SEM
 (
OS_STATE
)6u

	)

216 
	#OS_TASK_PEND_ON_TASK_SEM
 (
OS_STATE
)7u

	)

225 
	#OS_STATUS_PEND_OK
 (
OS_STATUS
)0u

	)

226 
	#OS_STATUS_PEND_ABORT
 (
OS_STATUS
)1u

	)

227 
	#OS_STATUS_PEND_DEL
 (
OS_STATUS
)2u

	)

228 
	#OS_STATUS_PEND_TIMEOUT
 (
OS_STATUS
)3u

	)

240 
	#OS_OBJ_TYPE_NONE
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('N', 'O', 'N', 'E')

	)

241 
	#OS_OBJ_TYPE_FLAG
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('F', 'L', 'A', 'G')

	)

242 
	#OS_OBJ_TYPE_MEM
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('M', 'E', 'M', ' ')

	)

243 
	#OS_OBJ_TYPE_MUTEX
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('M', 'U', 'T', 'X')

	)

244 
	#OS_OBJ_TYPE_Q
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('Q', 'U', 'E', 'U')

	)

245 
	#OS_OBJ_TYPE_SEM
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('S', 'E', 'M', 'A')

	)

246 
	#OS_OBJ_TYPE_TASK_MSG
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'M', 'S', 'G')

	)

247 
	#OS_OBJ_TYPE_TASK_RESUME
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'R', 'E', 'S')

	)

248 
	#OS_OBJ_TYPE_TASK_SIGNAL
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'S', 'I', 'G')

	)

249 
	#OS_OBJ_TYPE_TASK_SUSPEND
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'S', 'U', 'S')

	)

250 
	#OS_OBJ_TYPE_TICK
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'I', 'C', 'K')

	)

251 
	#OS_OBJ_TYPE_TMR
 (
OS_OBJ_TYPE
)
	`CPU_TYPE_CREATE
('T', 'M', 'R', ' ')

	)

259 
	#OS_OPT_NONE
 (
OS_OPT
)(0x0000u)

	)

267 
	#OS_OPT_DEL_NO_PEND
 (
OS_OPT
)(0x0000u)

	)

268 
	#OS_OPT_DEL_ALWAYS
 (
OS_OPT
)(0x0001u)

	)

276 
	#OS_OPT_PEND_FLAG_MASK
 (
OS_OPT
)(0x000Fu)

	)

277 
	#OS_OPT_PEND_FLAG_CLR_ALL
 (
OS_OPT
)(0x0001u

	)

278 
	#OS_OPT_PEND_FLAG_CLR_AND
 (
OS_OPT
)(0x0001u)

	)

280 
	#OS_OPT_PEND_FLAG_CLR_ANY
 (
OS_OPT
)(0x0002u

	)

281 
	#OS_OPT_PEND_FLAG_CLR_OR
 (
OS_OPT
)(0x0002u)

	)

283 
	#OS_OPT_PEND_FLAG_SET_ALL
 (
OS_OPT
)(0x0004u

	)

284 
	#OS_OPT_PEND_FLAG_SET_AND
 (
OS_OPT
)(0x0004u)

	)

286 
	#OS_OPT_PEND_FLAG_SET_ANY
 (
OS_OPT
)(0x0008u

	)

287 
	#OS_OPT_PEND_FLAG_SET_OR
 (
OS_OPT
)(0x0008u)

	)

289 
	#OS_OPT_PEND_FLAG_CONSUME
 (
OS_OPT
)(0x0100u

	)

292 
	#OS_OPT_PEND_BLOCKING
 (
OS_OPT
)(0x0000u)

	)

293 
	#OS_OPT_PEND_NON_BLOCKING
 (
OS_OPT
)(0x8000u)

	)

301 
	#OS_OPT_PEND_ABORT_1
 (
OS_OPT
)(0x0000u

	)

302 
	#OS_OPT_PEND_ABORT_ALL
 (
OS_OPT
)(0x0100u

	)

311 
	#OS_OPT_POST_NONE
 (
OS_OPT
)(0x0000u)

	)

313 
	#OS_OPT_POST_FLAG_SET
 (
OS_OPT
)(0x0000u)

	)

314 
	#OS_OPT_POST_FLAG_CLR
 (
OS_OPT
)(0x0001u)

	)

316 
	#OS_OPT_POST_FIFO
 (
OS_OPT
)(0x0000u

	)

317 
	#OS_OPT_POST_LIFO
 (
OS_OPT
)(0x0010u

	)

318 
	#OS_OPT_POST_1
 (
OS_OPT
)(0x0000u

	)

319 
	#OS_OPT_POST_ALL
 (
OS_OPT
)(0x0200u

	)

321 
	#OS_OPT_POST_NO_SCHED
 (
OS_OPT
)(0x8000u

	)

329 
	#OS_OPT_TASK_NONE
 (
OS_OPT
)(0x0000u

	)

330 
	#OS_OPT_TASK_STK_CHK
 (
OS_OPT
)(0x0001u

	)

331 
	#OS_OPT_TASK_STK_CLR
 (
OS_OPT
)(0x0002u

	)

332 
	#OS_OPT_TASK_SAVE_FP
 (
OS_OPT
)(0x0004u

	)

333 
	#OS_OPT_TASK_NO_TLS
 (
OS_OPT
)(0x0008u

	)

341 
	#OS_OPT_TIME_DLY
 
DEF_BIT_NONE


	)

342 
	#OS_OPT_TIME_TIMEOUT
 ((
OS_OPT
)
DEF_BIT_01
)

	)

343 
	#OS_OPT_TIME_MATCH
 ((
OS_OPT
)
DEF_BIT_02
)

	)

344 
	#OS_OPT_TIME_PERIODIC
 ((
OS_OPT
)
DEF_BIT_03
)

	)

346 
	#OS_OPT_TIME_HMSM_STRICT
 ((
OS_OPT
)
DEF_BIT_NONE
)

	)

347 
	#OS_OPT_TIME_HMSM_NON_STRICT
 ((
OS_OPT
)
DEF_BIT_04
)

	)

349 
	#OS_OPT_TIME_MASK
 ((
OS_OPT
)(
OS_OPT_TIME_DLY
 | \

	)

350 
OS_OPT_TIME_TIMEOUT
 | \

351 
OS_OPT_TIME_PERIODIC
 | \

352 
OS_OPT_TIME_MATCH
))

354 
	#OS_OPT_TIME_OPTS_MASK
 (
OS_OPT_TIME_DLY
 | \

	)

355 
OS_OPT_TIME_TIMEOUT
 | \

356 
OS_OPT_TIME_PERIODIC
 | \

357 
OS_OPT_TIME_MATCH
 | \

358 
OS_OPT_TIME_HMSM_NON_STRICT
)

366 
	#OS_OPT_TMR_NONE
 (
OS_OPT
)(0u

	)

368 
	#OS_OPT_TMR_ONE_SHOT
 (
OS_OPT
)(1u

	)

369 
	#OS_OPT_TMR_PERIODIC
 (
OS_OPT
)(2u

	)

371 
	#OS_OPT_TMR_CALLBACK
 (
OS_OPT
)(3u

	)

372 
	#OS_OPT_TMR_CALLBACK_ARG
 (
OS_OPT
)(4u

	)

380 
	#OS_TMR_STATE_UNUSED
 (
OS_STATE
)(0u)

	)

381 
	#OS_TMR_STATE_STOPPED
 (
OS_STATE
)(1u)

	)

382 
	#OS_TMR_STATE_RUNNING
 (
OS_STATE
)(2u)

	)

383 
	#OS_TMR_STATE_COMPLETED
 (
OS_STATE
)(3u)

	)

391 
	#OS_PRIO_INIT
 (
OS_PRIO
)(
OS_CFG_PRIO_MAX
)

	)

399 
	#OS_TICK_TH_INIT
 (
OS_TICK
)(
	`DEF_BIT
 (((OS_TICK* 
DEF_OCTET_NBR_BITS
- 1u))

	)

402 
	#OS_TICK_TH_RDY
 (
OS_TICK
)(
	`DEF_BIT_FIELD
((((OS_TICK* 
DEF_OCTET_NBR_BITS
/ 2u), \

	)

403 (((
OS_TICK
* 
DEF_OCTET_NBR_BITS
) / 2u)))

420 
	eos_r
 {

421 
OS_ERR_NONE
 = 0u,

423 
OS_ERR_A
 = 10000u,

424 
OS_ERR_ACCEPT_ISR
 = 10001u,

426 
OS_ERR_B
 = 11000u,

428 
OS_ERR_C
 = 12000u,

429 
OS_ERR_CREATE_ISR
 = 12001u,

431 
OS_ERR_D
 = 13000u,

432 
OS_ERR_DEL_ISR
 = 13001u,

434 
OS_ERR_E
 = 14000u,

436 
OS_ERR_F
 = 15000u,

437 
OS_ERR_FATAL_RETURN
 = 15001u,

439 
OS_ERR_FLAG_GRP_DEPLETED
 = 15101u,

440 
OS_ERR_FLAG_NOT_RDY
 = 15102u,

441 
OS_ERR_FLAG_PEND_OPT
 = 15103u,

442 
OS_ERR_FLUSH_ISR
 = 15104u,

444 
OS_ERR_G
 = 16000u,

446 
OS_ERR_H
 = 17000u,

448 
OS_ERR_I
 = 18000u,

449 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
 = 18001u,

450 
OS_ERR_INT_Q
 = 18002u,

451 
OS_ERR_INT_Q_FULL
 = 18003u,

452 
OS_ERR_INT_Q_SIZE
 = 18004u,

453 
OS_ERR_INT_Q_STK_INVALID
 = 18005u,

454 
OS_ERR_INT_Q_STK_SIZE_INVALID
 = 18006u,

456 
OS_ERR_J
 = 19000u,

458 
OS_ERR_K
 = 20000u,

460 
OS_ERR_L
 = 21000u,

461 
OS_ERR_LOCK_NESTING_OVF
 = 21001u,

463 
OS_ERR_M
 = 22000u,

465 
OS_ERR_MEM_CREATE_ISR
 = 22201u,

466 
OS_ERR_MEM_FULL
 = 22202u,

467 
OS_ERR_MEM_INVALID_P_ADDR
 = 22203u,

468 
OS_ERR_MEM_INVALID_BLKS
 = 22204u,

469 
OS_ERR_MEM_INVALID_PART
 = 22205u,

470 
OS_ERR_MEM_INVALID_P_BLK
 = 22206u,

471 
OS_ERR_MEM_INVALID_P_MEM
 = 22207u,

472 
OS_ERR_MEM_INVALID_P_DATA
 = 22208u,

473 
OS_ERR_MEM_INVALID_SIZE
 = 22209u,

474 
OS_ERR_MEM_NO_FREE_BLKS
 = 22210u,

476 
OS_ERR_MSG_POOL_EMPTY
 = 22301u,

477 
OS_ERR_MSG_POOL_NULL_PTR
 = 22302u,

479 
OS_ERR_MUTEX_NOT_OWNER
 = 22401u,

480 
OS_ERR_MUTEX_OWNER
 = 22402u,

481 
OS_ERR_MUTEX_NESTING
 = 22403u,

483 
OS_ERR_N
 = 23000u,

484 
OS_ERR_NAME
 = 23001u,

485 
OS_ERR_NO_MORE_ID_AVAIL
 = 23002u,

487 
OS_ERR_O
 = 24000u,

488 
OS_ERR_OBJ_CREATED
 = 24001u,

489 
OS_ERR_OBJ_DEL
 = 24002u,

490 
OS_ERR_OBJ_PTR_NULL
 = 24003u,

491 
OS_ERR_OBJ_TYPE
 = 24004u,

493 
OS_ERR_OPT_INVALID
 = 24101u,

495 
OS_ERR_OS_NOT_RUNNING
 = 24201u,

496 
OS_ERR_OS_RUNNING
 = 24202u,

498 
OS_ERR_P
 = 25000u,

499 
OS_ERR_PEND_ABORT
 = 25001u,

500 
OS_ERR_PEND_ABORT_ISR
 = 25002u,

501 
OS_ERR_PEND_ABORT_NONE
 = 25003u,

502 
OS_ERR_PEND_ABORT_SELF
 = 25004u,

503 
OS_ERR_PEND_DEL
 = 25005u,

504 
OS_ERR_PEND_ISR
 = 25006u,

505 
OS_ERR_PEND_LOCKED
 = 25007u,

506 
OS_ERR_PEND_WOULD_BLOCK
 = 25008u,

508 
OS_ERR_POST_NULL_PTR
 = 25101u,

509 
OS_ERR_POST_ISR
 = 25102u,

511 
OS_ERR_PRIO_EXIST
 = 25201u,

512 
OS_ERR_PRIO
 = 25202u,

513 
OS_ERR_PRIO_INVALID
 = 25203u,

515 
OS_ERR_PTR_INVALID
 = 25301u,

517 
OS_ERR_Q
 = 26000u,

518 
OS_ERR_Q_FULL
 = 26001u,

519 
OS_ERR_Q_EMPTY
 = 26002u,

520 
OS_ERR_Q_MAX
 = 26003u,

521 
OS_ERR_Q_SIZE
 = 26004u,

523 
OS_ERR_R
 = 27000u,

524 
OS_ERR_REG_ID_INVALID
 = 27001u,

525 
OS_ERR_ROUND_ROBIN_1
 = 27002u,

526 
OS_ERR_ROUND_ROBIN_DISABLED
 = 27003u,

528 
OS_ERR_S
 = 28000u,

529 
OS_ERR_SCHED_INVALID_TIME_SLICE
 = 28001u,

530 
OS_ERR_SCHED_LOCK_ISR
 = 28002u,

531 
OS_ERR_SCHED_LOCKED
 = 28003u,

532 
OS_ERR_SCHED_NOT_LOCKED
 = 28004u,

533 
OS_ERR_SCHED_UNLOCK_ISR
 = 28005u,

535 
OS_ERR_SEM_OVF
 = 28101u,

536 
OS_ERR_SET_ISR
 = 28102u,

538 
OS_ERR_STAT_RESET_ISR
 = 28201u,

539 
OS_ERR_STAT_PRIO_INVALID
 = 28202u,

540 
OS_ERR_STAT_STK_INVALID
 = 28203u,

541 
OS_ERR_STAT_STK_SIZE_INVALID
 = 28204u,

542 
OS_ERR_STATE_INVALID
 = 28205u,

543 
OS_ERR_STATUS_INVALID
 = 28206u,

544 
OS_ERR_STK_INVALID
 = 28207u,

545 
OS_ERR_STK_SIZE_INVALID
 = 28208u,

546 
OS_ERR_STK_LIMIT_INVALID
 = 28209u,

548 
OS_ERR_T
 = 29000u,

549 
OS_ERR_TASK_CHANGE_PRIO_ISR
 = 29001u,

550 
OS_ERR_TASK_CREATE_ISR
 = 29002u,

551 
OS_ERR_TASK_DEL
 = 29003u,

552 
OS_ERR_TASK_DEL_IDLE
 = 29004u,

553 
OS_ERR_TASK_DEL_INVALID
 = 29005u,

554 
OS_ERR_TASK_DEL_ISR
 = 29006u,

555 
OS_ERR_TASK_INVALID
 = 29007u,

556 
OS_ERR_TASK_NO_MORE_TCB
 = 29008u,

557 
OS_ERR_TASK_NOT_DLY
 = 29009u,

558 
OS_ERR_TASK_NOT_EXIST
 = 29010u,

559 
OS_ERR_TASK_NOT_SUSPENDED
 = 29011u,

560 
OS_ERR_TASK_OPT
 = 29012u,

561 
OS_ERR_TASK_RESUME_ISR
 = 29013u,

562 
OS_ERR_TASK_RESUME_PRIO
 = 29014u,

563 
OS_ERR_TASK_RESUME_SELF
 = 29015u,

564 
OS_ERR_TASK_RUNNING
 = 29016u,

565 
OS_ERR_TASK_STK_CHK_ISR
 = 29017u,

566 
OS_ERR_TASK_SUSPENDED
 = 29018u,

567 
OS_ERR_TASK_SUSPEND_IDLE
 = 29019u,

568 
OS_ERR_TASK_SUSPEND_INT_HANDLER
 = 29020u,

569 
OS_ERR_TASK_SUSPEND_ISR
 = 29021u,

570 
OS_ERR_TASK_SUSPEND_PRIO
 = 29022u,

571 
OS_ERR_TASK_WAITING
 = 29023u,

573 
OS_ERR_TCB_INVALID
 = 29101u,

575 
OS_ERR_TLS_ID_INVALID
 = 29120u,

576 
OS_ERR_TLS_ISR
 = 29121u,

577 
OS_ERR_TLS_NO_MORE_AVAIL
 = 29122u,

578 
OS_ERR_TLS_NOT_EN
 = 29123u,

579 
OS_ERR_TLS_DESTRUCT_ASSIGNED
 = 29124u,

581 
OS_ERR_TICK_PRIO_INVALID
 = 29201u,

582 
OS_ERR_TICK_STK_INVALID
 = 29202u,

583 
OS_ERR_TICK_STK_SIZE_INVALID
 = 29203u,

584 
OS_ERR_TICK_WHEEL_SIZE
 = 29204u,

586 
OS_ERR_TIME_DLY_ISR
 = 29301u,

587 
OS_ERR_TIME_DLY_RESUME_ISR
 = 29302u,

588 
OS_ERR_TIME_GET_ISR
 = 29303u,

589 
OS_ERR_TIME_INVALID_HOURS
 = 29304u,

590 
OS_ERR_TIME_INVALID_MINUTES
 = 29305u,

591 
OS_ERR_TIME_INVALID_SECONDS
 = 29306u,

592 
OS_ERR_TIME_INVALID_MILLISECONDS
 = 29307u,

593 
OS_ERR_TIME_NOT_DLY
 = 29308u,

594 
OS_ERR_TIME_SET_ISR
 = 29309u,

595 
OS_ERR_TIME_ZERO_DLY
 = 29310u,

597 
OS_ERR_TIMEOUT
 = 29401u,

599 
OS_ERR_TMR_INACTIVE
 = 29501u,

600 
OS_ERR_TMR_INVALID_DEST
 = 29502u,

601 
OS_ERR_TMR_INVALID_DLY
 = 29503u,

602 
OS_ERR_TMR_INVALID_PERIOD
 = 29504u,

603 
OS_ERR_TMR_INVALID_STATE
 = 29505u,

604 
OS_ERR_TMR_INVALID
 = 29506u,

605 
OS_ERR_TMR_ISR
 = 29507u,

606 
OS_ERR_TMR_NO_CALLBACK
 = 29508u,

607 
OS_ERR_TMR_NON_AVAIL
 = 29509u,

608 
OS_ERR_TMR_PRIO_INVALID
 = 29510u,

609 
OS_ERR_TMR_STK_INVALID
 = 29511u,

610 
OS_ERR_TMR_STK_SIZE_INVALID
 = 29512u,

611 
OS_ERR_TMR_STOPPED
 = 29513u,

613 
OS_ERR_U
 = 30000u,

615 
OS_ERR_V
 = 31000u,

617 
OS_ERR_W
 = 32000u,

619 
OS_ERR_X
 = 33000u,

621 
OS_ERR_Y
 = 34000u,

622 
OS_ERR_YIELD_ISR
 = 34001u,

624 
OS_ERR_Z
 = 35000u

625 } 
	tOS_ERR
;

637 
os_ag_g
 
	tOS_FLAG_GRP
;

639 
os_mem
 
	tOS_MEM
;

641 
os_msg
 
	tOS_MSG
;

642 
os_msg_po
 
	tOS_MSG_POOL
;

643 
os_msg_q
 
	tOS_MSG_Q
;

645 
os_mux
 
	tOS_MUTEX
;

647 
os_t_q
 
	tOS_INT_Q
;

649 
os_q
 
	tOS_Q
;

651 
os_m
 
	tOS_SEM
;

653 (*
	tOS_TASK_PTR
)(*
	tp_g
);

655 
os_tcb
 
	tOS_TCB
;

657 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

658 *
	tOS_TLS
;

660 
CPU_DATA
 
	tOS_TLS_ID
;

662 (*
	tOS_TLS_DESTRUCT_PTR
)(
	tOS_TCB
 *
	tp_tcb
,

663 
	tOS_TLS_ID
 
	tid
,

664 
	tOS_TLS
 
	tvue
);

667 
os_rdy_li
 
	tOS_RDY_LIST
;

669 
os_tick_li
 
	tOS_TICK_LIST
;

671 (*
	tOS_TMR_CALLBACK_PTR
)(*
	tp_tmr
, *
	tp_g
);

672 
os_tmr
 
	tOS_TMR
;

674 
os_nd_da
 
	tOS_PEND_DATA
;

675 
os_nd_li
 
	tOS_PEND_LIST
;

676 
os_nd_obj
 
	tOS_PEND_OBJ
;

678 #i
OS_CFG_APP_HOOKS_EN
 > 0u

679 (*
	tOS_APP_HOOK_VOID
)();

680 (*
	tOS_APP_HOOK_TCB
)(
	tOS_TCB
 *
	tp_tcb
);

698 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

699 
	sos_t_q
 {

700 
OS_OBJ_TYPE
 
Ty
;

701 
OS_INT_Q
 *
NextP
;

702 *
ObjP
;

703 *
MsgP
;

704 
OS_MSG_SIZE
 
MsgSize
;

705 
OS_FLAGS
 
Fgs
;

706 
OS_OPT
 
O
;

707 
CPU_TS
 
TS
;

717 
	sos_rdy_li
 {

718 
OS_TCB
 *
HdP
;

719 
OS_TCB
 *
TaP
;

720 
OS_OBJ_QTY
 
NbrErs
;

730 
	sos_nd_da
 {

731 
OS_PEND_DATA
 *
PvP
;

732 
OS_PEND_DATA
 *
NextP
;

733 
OS_TCB
 *
TCBP
;

734 
OS_PEND_OBJ
 *
PdObjP
;

735 
OS_PEND_OBJ
 *
RdyObjP
;

736 *
RdyMsgP
;

737 
OS_MSG_SIZE
 
RdyMsgSize
;

738 
CPU_TS
 
RdyTS
;

742 
	sos_nd_li
 {

743 
OS_PEND_DATA
 *
HdP
;

744 
OS_PEND_DATA
 *
TaP
;

745 
OS_OBJ_QTY
 
NbrErs
;

764 
	sos_nd_obj
 {

765 #i
OS_OBJ_TYPE_REQ
 > 0u

766 
OS_OBJ_TYPE
 
Ty
;

768 #i
OS_CFG_DBG_EN
 > 0u

769 
CPU_CHAR
 *
NameP
;

771 
OS_PEND_LIST
 
PdLi
;

772 #i
OS_CFG_DBG_EN
 > 0u

773 *
DbgPvP
;

774 *
DbgNextP
;

775 
CPU_CHAR
 *
DbgNameP
;

789 
	sos_ag_g
 {

791 #i
OS_OBJ_TYPE_REQ
 > 0u

792 
OS_OBJ_TYPE
 
Ty
;

794 #i
OS_CFG_DBG_EN
 > 0u

795 
CPU_CHAR
 *
NameP
;

797 
OS_PEND_LIST
 
PdLi
;

798 #i
OS_CFG_DBG_EN
 > 0u

799 
OS_FLAG_GRP
 *
DbgPvP
;

800 
OS_FLAG_GRP
 *
DbgNextP
;

801 
CPU_CHAR
 *
DbgNameP
;

804 
OS_FLAGS
 
Fgs
;

805 
CPU_TS
 
TS
;

806 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

807 
CPU_INT32U
 
FgID
;

819 
	sos_mem
 {

820 #i
OS_OBJ_TYPE_REQ
 > 0u

821 
OS_OBJ_TYPE
 
Ty
;

823 *
AddrP
;

824 #i
OS_CFG_DBG_EN
 > 0u

825 
CPU_CHAR
 *
NameP
;

827 *
FeLiP
;

828 
OS_MEM_SIZE
 
BlkSize
;

829 
OS_MEM_QTY
 
NbrMax
;

830 
OS_MEM_QTY
 
NbrFe
;

831 #i
OS_CFG_DBG_EN
 > 0u

832 
OS_MEM
 *
DbgPvP
;

833 
OS_MEM
 *
DbgNextP
;

835 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

836 
CPU_INT32U
 
MemID
;

847 
	sos_msg
 {

848 
OS_MSG
 *
NextP
;

849 *
MsgP
;

850 
OS_MSG_SIZE
 
MsgSize
;

851 
CPU_TS
 
MsgTS
;

857 
	sos_msg_po
 {

858 
OS_MSG
 *
NextP
;

859 
OS_MSG_QTY
 
NbrFe
;

860 
OS_MSG_QTY
 
NbrUd
;

861 #i
OS_CFG_DBG_EN
 > 0u

862 
OS_MSG_QTY
 
NbrUdMax
;

868 
	sos_msg_q
 {

869 
OS_MSG
 *
InP
;

870 
OS_MSG
 *
OutP
;

871 
OS_MSG_QTY
 
NbrErsSize
;

872 
OS_MSG_QTY
 
NbrErs
;

873 #i
OS_CFG_DBG_EN
 > 0u

874 
OS_MSG_QTY
 
NbrErsMax
;

876 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

877 
CPU_INT32U
 
MsgQID
;

890 
	sos_mux
 {

892 #i
OS_OBJ_TYPE_REQ
 > 0u

893 
OS_OBJ_TYPE
 
Ty
;

895 #i
OS_CFG_DBG_EN
 > 0u

896 
CPU_CHAR
 *
NameP
;

898 
OS_PEND_LIST
 
PdLi
;

899 #i
OS_CFG_DBG_EN
 > 0u

900 
OS_MUTEX
 *
DbgPvP
;

901 
OS_MUTEX
 *
DbgNextP
;

902 
CPU_CHAR
 *
DbgNameP
;

905 
OS_TCB
 *
OwrTCBP
;

906 
OS_PRIO
 
OwrOrigPrio
;

907 
OS_NESTING_CTR
 
OwrNegC
;

908 
CPU_TS
 
TS
;

909 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

910 
CPU_INT08U
 
MuxID
;

923 
	sos_q
 {

925 #i
OS_OBJ_TYPE_REQ
 > 0u

926 
OS_OBJ_TYPE
 
Ty
;

928 #i
OS_CFG_DBG_EN
 > 0u

929 
CPU_CHAR
 *
NameP
;

931 
OS_PEND_LIST
 
PdLi
;

932 #i
OS_CFG_DBG_EN
 > 0u

933 
OS_Q
 *
DbgPvP
;

934 
OS_Q
 *
DbgNextP
;

935 
CPU_CHAR
 *
DbgNameP
;

938 
OS_MSG_Q
 
MsgQ
;

939 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

940 
CPU_INT08U
 
MsgQID
;

953 
	sos_m
 {

955 #i
OS_OBJ_TYPE_REQ
 > 0u

956 
OS_OBJ_TYPE
 
Ty
;

958 #i
OS_CFG_DBG_EN
 > 0u

959 
CPU_CHAR
 *
NameP
;

961 
OS_PEND_LIST
 
PdLi
;

962 #i
OS_CFG_DBG_EN
 > 0u

963 
OS_SEM
 *
DbgPvP
;

964 
OS_SEM
 *
DbgNextP
;

965 
CPU_CHAR
 *
DbgNameP
;

968 
OS_SEM_CTR
 
C
;

969 
CPU_TS
 
TS
;

970 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

971 
CPU_INT08U
 
SemID
;

982 
	sos_tcb
 {

983 
CPU_STK
 *
StkP
;

985 *
ExtP
;

987 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

988 
CPU_STK
 *
StkLimP
;

991 
OS_TCB
 *
NextP
;

992 
OS_TCB
 *
PvP
;

994 
OS_TCB
 *
TickNextP
;

995 
OS_TCB
 *
TickPvP
;

997 
OS_TICK_LIST
 *
TickLiP
;

999 #i
OS_CFG_DBG_EN
 > 0u

1000 
CPU_CHAR
 *
NameP
;

1003 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

1004 
CPU_STK
 *
StkBaP
;

1007 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

1008 
OS_TLS
 
TLS_Tbl
[
OS_CFG_TLS_TBL_SIZE
];

1011 #i
OS_CFG_DBG_EN
 > 0u

1012 
OS_TASK_PTR
 
TaskEryAddr
;

1013 *
TaskEryArg
;

1016 
OS_PEND_DATA
 *
PdDaTblP
;

1017 
OS_STATE
 
PdOn
;

1018 
OS_STATUS
 
PdStus
;

1020 
OS_STATE
 
TaskS
;

1021 
OS_PRIO
 
Prio
;

1022 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

1023 
CPU_STK_SIZE
 
StkSize
;

1025 
OS_OPT
 
O
;

1027 
OS_OBJ_QTY
 
PdDaTblErs
;

1029 
CPU_TS
 
TS
;

1030 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1031 
CPU_INT08U
 
SemID
;

1033 
OS_SEM_CTR
 
SemC
;

1036 
OS_TICK
 
TickRema
;

1037 
OS_TICK
 
TickCPv
;

1039 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1040 
OS_TICK
 
TimeQu
;

1041 
OS_TICK
 
TimeQuC
;

1044 #i
OS_MSG_EN
 > 0u

1045 *
MsgP
;

1046 
OS_MSG_SIZE
 
MsgSize
;

1049 #i
OS_CFG_TASK_Q_EN
 > 0u

1050 
OS_MSG_Q
 
MsgQ
;

1051 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1052 
CPU_TS
 
MsgQPdTime
;

1053 
CPU_TS
 
MsgQPdTimeMax
;

1057 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1058 
OS_REG
 
RegTbl
[
OS_CFG_TASK_REG_TBL_SIZE
];

1061 #i
OS_CFG_FLAG_EN
 > 0u

1062 
OS_FLAGS
 
FgsPd
;

1063 
OS_FLAGS
 
FgsRdy
;

1064 
OS_OPT
 
FgsO
;

1067 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1068 
OS_NESTING_CTR
 
SudC
;

1071 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1072 
OS_CPU_USAGE
 
CPUUge
;

1073 
OS_CPU_USAGE
 
CPUUgeMax
;

1074 
OS_CTX_SW_CTR
 
CtxSwC
;

1075 
CPU_TS
 
CyesD
;

1076 
CPU_TS
 
CyesS
;

1077 
OS_CYCLES
 
CyesTٮ
;

1078 
OS_CYCLES
 
CyesTٮPv
;

1080 
CPU_TS
 
SemPdTime
;

1081 
CPU_TS
 
SemPdTimeMax
;

1084 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1085 
CPU_STK_SIZE
 
StkUd
;

1086 
CPU_STK_SIZE
 
StkFe
;

1089 #ifde
CPU_CFG_INT_DIS_MEAS_EN


1090 
CPU_TS
 
IDisTimeMax
;

1092 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

1093 
CPU_TS
 
SchedLockTimeMax
;

1096 #i
OS_CFG_DBG_EN
 > 0u

1097 
OS_TCB
 *
DbgPvP
;

1098 
OS_TCB
 *
DbgNextP
;

1099 
CPU_CHAR
 *
DbgNameP
;

1101 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1102 
CPU_INT08U
 
TaskID
;

1113 
	sos_tick_li
 {

1114 
OS_TCB
 *
TCB_P
;

1115 #i
OS_CFG_DBG_EN
 > 0u

1116 
OS_OBJ_QTY
 
NbrErs
;

1117 
OS_OBJ_QTY
 
NbrUpded
;

1128 
	sos_tmr
 {

1129 #i
OS_OBJ_TYPE_REQ
 > 0u

1130 
OS_OBJ_TYPE
 
Ty
;

1132 #i
OS_CFG_DBG_EN
 > 0u

1133 
CPU_CHAR
 *
NameP
;

1135 
OS_TMR_CALLBACK_PTR
 
ClbackP
;

1136 *
ClbackPArg
;

1137 
OS_TMR
 *
NextP
;

1138 
OS_TMR
 *
PvP
;

1139 
OS_TICK
 
Rema
;

1140 
OS_TICK
 
Dly
;

1141 
OS_TICK
 
Piod
;

1142 
OS_OPT
 
O
;

1143 
OS_STATE
 
S
;

1144 #i
OS_CFG_DBG_EN
 > 0u

1145 
OS_TMR
 *
DbgPvP
;

1146 
OS_TMR
 *
DbgNextP
;

1160 #i
OS_CFG_APP_HOOKS_EN
 > 0u

1161 
OS_EXT
 
OS_APP_HOOK_TCB
 
OS_ATaskCeHookP
;

1162 
OS_EXT
 
OS_APP_HOOK_TCB
 
OS_ATaskDHookP
;

1163 
OS_EXT
 
OS_APP_HOOK_TCB
 
OS_ATaskRuHookP
;

1165 
OS_EXT
 
OS_APP_HOOK_VOID
 
OS_AIdTaskHookP
;

1166 
OS_EXT
 
OS_APP_HOOK_VOID
 
OS_AStTaskHookP
;

1167 
OS_EXT
 
OS_APP_HOOK_VOID
 
OS_ATaskSwHookP
;

1168 
OS_EXT
 
OS_APP_HOOK_VOID
 
OS_ATimeTickHookP
;

1172 
OS_EXT
 
OS_IDLE_CTR
 
OSIdTaskC
;

1173 
OS_EXT
 
OS_TCB
 
OSIdTaskTCB
;

1176 
OS_EXT
 
OS_NESTING_CTR
 
OSINegC
;

1177 #ifde
CPU_CFG_INT_DIS_MEAS_EN


1178 
OS_EXT
 
CPU_TS
 
OSIDisTimeMax
;

1181 
OS_EXT
 
OS_STATE
 
OSRug
;

1185 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1186 
OS_EXT
 
OS_INT_Q
 *
OSIQInP
;

1187 
OS_EXT
 
OS_INT_Q
 *
OSIQOutP
;

1188 
OS_EXT
 
OS_OBJ_QTY
 
OSIQNbrErs
;

1189 
OS_EXT
 
OS_OBJ_QTY
 
OSIQNbrErsMax
;

1190 
OS_EXT
 
OS_OBJ_QTY
 
OSIQOvfC
;

1191 
OS_EXT
 
OS_TCB
 
OSIQTaskTCB
;

1192 
OS_EXT
 
CPU_TS
 
OSIQTaskTimeMax
;

1196 #i
OS_CFG_FLAG_EN
 > 0u

1197 #i
OS_CFG_DBG_EN
 > 0u

1198 
OS_EXT
 
OS_FLAG_GRP
 *
OSFgDbgLiP
;

1200 
OS_EXT
 
OS_OBJ_QTY
 
OSFgQty
;

1204 #i
OS_CFG_MEM_EN
 > 0u

1205 #i
OS_CFG_DBG_EN
 > 0u

1206 
OS_EXT
 
OS_MEM
 *
OSMemDbgLiP
;

1208 
OS_EXT
 
OS_OBJ_QTY
 
OSMemQty
;

1212 #i
OS_MSG_EN
 > 0u

1213 
OS_EXT
 
OS_MSG_POOL
 
OSMsgPo
;

1217 #i
OS_CFG_MUTEX_EN
 > 0u

1218 #i
OS_CFG_DBG_EN
 > 0u

1219 
OS_EXT
 
OS_MUTEX
 *
OSMuxDbgLiP
;

1221 
OS_EXT
 
OS_OBJ_QTY
 
OSMuxQty
;

1225 
OS_EXT
 
OS_PRIO
 
OSPrioCur
;

1226 
OS_EXT
 
OS_PRIO
 
OSPrioHighRdy
;

1227 
OS_EXT
 
OS_PRIO
 
OSPrioSaved
;

1228 
CPU_DATA
 
OSPrioTbl
[
OS_PRIO_TBL_SIZE
];

1231 #i
OS_CFG_Q_EN
 > 0u

1232 #i
OS_CFG_DBG_EN
 > 0u

1233 
OS_EXT
 
OS_Q
 *
OSQDbgLiP
;

1235 
OS_EXT
 
OS_OBJ_QTY
 
OSQQty
;

1241 
OS_EXT
 
OS_RDY_LIST
 
OSRdyLi
[
OS_CFG_PRIO_MAX
];

1244 #ifde
OS_SAFETY_CRITICAL_IEC61508


1245 
OS_EXT
 
CPU_BOOLEAN
 
OSSatyCrilSFg
;

1248 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

1249 
OS_EXT
 
CPU_TS_TMR
 
OSSchedLockTimeBeg
;

1250 
OS_EXT
 
CPU_TS_TMR
 
OSSchedLockTimeMax
;

1251 
OS_EXT
 
CPU_TS_TMR
 
OSSchedLockTimeMaxCur
;

1254 
OS_EXT
 
OS_NESTING_CTR
 
OSSchedLockNegC
;

1255 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1256 
OS_EXT
 
OS_TICK
 
OSSchedRoundRobDtTimeQu
;

1257 
OS_EXT
 
CPU_BOOLEAN
 
OSSchedRoundRobEn
;

1260 #i
OS_CFG_SEM_EN
 > 0u

1261 #i
OS_CFG_DBG_EN
 > 0u

1262 
OS_EXT
 
OS_SEM
 *
OSSemDbgLiP
;

1264 
OS_EXT
 
OS_OBJ_QTY
 
OSSemQty
;

1268 #i
OS_CFG_STAT_TASK_EN
 > 0u

1269 
OS_EXT
 
CPU_BOOLEAN
 
OSStRetFg
;

1270 
OS_EXT
 
OS_CPU_USAGE
 
OSStTaskCPUUge
;

1271 
OS_EXT
 
OS_CPU_USAGE
 
OSStTaskCPUUgeMax
;

1272 
OS_EXT
 
OS_TICK
 
OSStTaskC
;

1273 
OS_EXT
 
OS_TICK
 
OSStTaskCMax
;

1274 
OS_EXT
 
OS_TICK
 
OSStTaskCRun
;

1275 
OS_EXT
 
CPU_BOOLEAN
 
OSStTaskRdy
;

1276 
OS_EXT
 
OS_TCB
 
OSStTaskTCB
;

1277 
OS_EXT
 
CPU_TS
 
OSStTaskTimeMax
;

1281 
OS_EXT
 
OS_CTX_SW_CTR
 
OSTaskCtxSwC
;

1282 #i
OS_CFG_DBG_EN
 > 0u

1283 
OS_EXT
 
OS_TCB
 *
OSTaskDbgLiP
;

1285 
OS_EXT
 
OS_OBJ_QTY
 
OSTaskQty
;

1287 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1288 
OS_EXT
 
OS_REG_ID
 
OSTaskRegNextAvaID
;

1292 
OS_EXT
 
OS_TICK
 
OSTickC
;

1293 
OS_EXT
 
OS_TCB
 
OSTickTaskTCB
;

1294 
OS_EXT
 
CPU_TS
 
OSTickTaskTimeMax
;

1295 
OS_EXT
 
OS_TICK_LIST
 
OSTickLiDly
;

1296 
OS_EXT
 
OS_TICK_LIST
 
OSTickLiTimeout
;

1300 #i
OS_CFG_TMR_EN
 > 0u

1301 #i
OS_CFG_DBG_EN
 > 0u

1302 
OS_EXT
 
OS_TMR
 *
OSTmrDbgLiP
;

1304 
OS_EXT
 
OS_OBJ_QTY
 
OSTmrLiErs
;

1305 
OS_EXT
 
OS_TMR
 *
OSTmrLiP
;

1306 #i
OS_CFG_MUTEX_EN
 > 0u

1307 
OS_EXT
 
OS_MUTEX
 
OSTmrMux
;

1309 
OS_EXT
 
OS_OBJ_QTY
 
OSTmrQty
;

1310 
OS_EXT
 
OS_TCB
 
OSTmrTaskTCB
;

1311 
OS_EXT
 
CPU_TS
 
OSTmrTaskTimeMax
;

1312 
OS_EXT
 
OS_TICK
 
OSTmrTickC
;

1313 
OS_EXT
 
OS_CTR
 
OSTmrUpdeC
;

1314 
OS_EXT
 
OS_CTR
 
OSTmrUpdeC
;

1321 
OS_EXT
 
OS_TCB
 *
OSTCBCurP
;

1322 
OS_EXT
 
OS_TCB
 *
OSTCBHighRdyP
;

1333 
CPU_STK
 * cڡ 
OSCfg_IdTaskStkBaP
;

1334 
CPU_STK_SIZE
 cڡ 
OSCfg_IdTaskStkLim
;

1335 
CPU_STK_SIZE
 cڡ 
OSCfg_IdTaskStkSize
;

1336 
CPU_INT32U
 cڡ 
OSCfg_IdTaskStkSizeRAM
;

1338 
OS_INT_Q
 * cڡ 
OSCfg_IQBaP
;

1339 
OS_OBJ_QTY
 cڡ 
OSCfg_IQSize
;

1340 
CPU_INT32U
 cڡ 
OSCfg_IQSizeRAM
;

1341 
CPU_STK
 * cڡ 
OSCfg_IQTaskStkBaP
;

1342 
CPU_STK_SIZE
 cڡ 
OSCfg_IQTaskStkLim
;

1343 
CPU_STK_SIZE
 cڡ 
OSCfg_IQTaskStkSize
;

1344 
CPU_INT32U
 cڡ 
OSCfg_IQTaskStkSizeRAM
;

1346 
CPU_STK
 * cڡ 
OSCfg_ISRStkBaP
;

1347 
CPU_STK_SIZE
 cڡ 
OSCfg_ISRStkSize
;

1348 
CPU_INT32U
 cڡ 
OSCfg_ISRStkSizeRAM
;

1350 
OS_MSG_SIZE
 cڡ 
OSCfg_MsgPoSize
;

1351 
CPU_INT32U
 cڡ 
OSCfg_MsgPoSizeRAM
;

1352 
OS_MSG
 * cڡ 
OSCfg_MsgPoBaP
;

1354 
OS_PRIO
 cڡ 
OSCfg_StTaskPrio
;

1355 
OS_RATE_HZ
 cڡ 
OSCfg_StTaskRe_Hz
;

1356 
CPU_STK
 * cڡ 
OSCfg_StTaskStkBaP
;

1357 
CPU_STK_SIZE
 cڡ 
OSCfg_StTaskStkLim
;

1358 
CPU_STK_SIZE
 cڡ 
OSCfg_StTaskStkSize
;

1359 
CPU_INT32U
 cڡ 
OSCfg_StTaskStkSizeRAM
;

1361 
CPU_STK_SIZE
 cڡ 
OSCfg_StkSizeM
;

1363 
OS_RATE_HZ
 cڡ 
OSCfg_TickRe_Hz
;

1364 
OS_PRIO
 cڡ 
OSCfg_TickTaskPrio
;

1365 
CPU_STK
 * cڡ 
OSCfg_TickTaskStkBaP
;

1366 
CPU_STK_SIZE
 cڡ 
OSCfg_TickTaskStkLim
;

1367 
CPU_STK_SIZE
 cڡ 
OSCfg_TickTaskStkSize
;

1368 
CPU_INT32U
 cڡ 
OSCfg_TickTaskStkSizeRAM
;

1370 
OS_PRIO
 cڡ 
OSCfg_TmrTaskPrio
;

1371 
OS_RATE_HZ
 cڡ 
OSCfg_TmrTaskRe_Hz
;

1372 
CPU_STK
 * cڡ 
OSCfg_TmrTaskStkBaP
;

1373 
CPU_STK_SIZE
 cڡ 
OSCfg_TmrTaskStkLim
;

1374 
CPU_STK_SIZE
 cڡ 
OSCfg_TmrTaskStkSize
;

1375 
CPU_INT32U
 cڡ 
OSCfg_TmrTaskStkSizeRAM
;

1378 
CPU_STK
 
OSCfg_IdTaskStk
[];

1380 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

1381 
CPU_STK
 
OSCfg_IQTaskStk
[];

1382 
OS_INT_Q
 
OSCfg_IQ
[];

1385 
CPU_STK
 
OSCfg_ISRStk
[];

1387 #i(
OS_MSG_EN
 > 0u)

1388 
OS_MSG
 
OSCfg_MsgPo
[];

1391 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

1392 
CPU_STK
 
OSCfg_StTaskStk
[];

1395 
CPU_STK
 
OSCfg_TickTaskStk
[];

1397 #i(
OS_CFG_TMR_EN
 > 0u)

1398 
CPU_STK
 
OSCfg_TmrTaskStk
[];

1413 #i
OS_CFG_FLAG_EN
 > 0u

1415 
	`OSFgCe
 (
OS_FLAG_GRP
 *
p_g
,

1416 
CPU_CHAR
 *
p_me
,

1417 
OS_FLAGS
 
ags
,

1418 
OS_ERR
 *
p_r
);

1420 #i
OS_CFG_FLAG_DEL_EN
 > 0u

1421 
OS_OBJ_QTY
 
	`OSFgD
 (
OS_FLAG_GRP
 *
p_g
,

1422 
OS_OPT
 
t
,

1423 
OS_ERR
 *
p_r
);

1426 
OS_FLAGS
 
	`OSFgPd
 (
OS_FLAG_GRP
 *
p_g
,

1427 
OS_FLAGS
 
ags
,

1428 
OS_TICK
 
timeout
,

1429 
OS_OPT
 
t
,

1430 
CPU_TS
 *
p_ts
,

1431 
OS_ERR
 *
p_r
);

1433 #i
OS_CFG_FLAG_PEND_ABORT_EN
 > 0u

1434 
OS_OBJ_QTY
 
	`OSFgPdAbt
 (
OS_FLAG_GRP
 *
p_g
,

1435 
OS_OPT
 
t
,

1436 
OS_ERR
 *
p_r
);

1439 
OS_FLAGS
 
	`OSFgPdGFgsRdy
 (
OS_ERR
 *
p_r
);

1441 
OS_FLAGS
 
	`OSFgPo
 (
OS_FLAG_GRP
 *
p_g
,

1442 
OS_FLAGS
 
ags
,

1443 
OS_OPT
 
t
,

1444 
OS_ERR
 *
p_r
);

1448 
	`OS_FgC
 (
OS_FLAG_GRP
 *
p_g
);

1450 
	`OS_FgBlock
 (
OS_PEND_DATA
 *
p_nd_da
,

1451 
OS_FLAG_GRP
 *
p_g
,

1452 
OS_FLAGS
 
ags
,

1453 
OS_OPT
 
t
,

1454 
OS_TICK
 
timeout
);

1456 #i
OS_CFG_DBG_EN
 > 0u

1457 
	`OS_FgDbgLiAdd
 (
OS_FLAG_GRP
 *
p_g
);

1459 
	`OS_FgDbgLiRemove
 (
OS_FLAG_GRP
 *
p_g
);

1462 
	`OS_FgIn
 (
OS_ERR
 *
p_r
);

1464 
OS_FLAGS
 
	`OS_FgPo
 (
OS_FLAG_GRP
 *
p_g
,

1465 
OS_FLAGS
 
ags
,

1466 
OS_OPT
 
t
,

1467 
CPU_TS
 
ts
,

1468 
OS_ERR
 *
p_r
);

1470 
	`OS_FgTaskRdy
 (
OS_TCB
 *
p_tcb
,

1471 
OS_FLAGS
 
ags_rdy
,

1472 
CPU_TS
 
ts
);

1480 #i
OS_CFG_MEM_EN
 > 0u

1482 
	`OSMemCe
 (
OS_MEM
 *
p_mem
,

1483 
CPU_CHAR
 *
p_me
,

1484 *
p_addr
,

1485 
OS_MEM_QTY
 
n_blks
,

1486 
OS_MEM_SIZE
 
blk_size
,

1487 
OS_ERR
 *
p_r
);

1489 *
	`OSMemG
 (
OS_MEM
 *
p_mem
,

1490 
OS_ERR
 *
p_r
);

1492 
	`OSMemPut
 (
OS_MEM
 *
p_mem
,

1493 *
p_blk
,

1494 
OS_ERR
 *
p_r
);

1498 #i
OS_CFG_DBG_EN
 > 0u

1499 
	`OS_MemDbgLiAdd
 (
OS_MEM
 *
p_mem
);

1502 
	`OS_MemIn
 (
OS_ERR
 *
p_r
);

1511 #i
OS_CFG_MUTEX_EN
 > 0u

1513 
	`OSMuxCe
 (
OS_MUTEX
 *
p_mux
,

1514 
CPU_CHAR
 *
p_me
,

1515 
OS_ERR
 *
p_r
);

1517 #i
OS_CFG_MUTEX_DEL_EN
 > 0u

1518 
OS_OBJ_QTY
 
	`OSMuxD
 (
OS_MUTEX
 *
p_mux
,

1519 
OS_OPT
 
t
,

1520 
OS_ERR
 *
p_r
);

1523 
	`OSMuxPd
 (
OS_MUTEX
 *
p_mux
,

1524 
OS_TICK
 
timeout
,

1525 
OS_OPT
 
t
,

1526 
CPU_TS
 *
p_ts
,

1527 
OS_ERR
 *
p_r
);

1529 #i
OS_CFG_MUTEX_PEND_ABORT_EN
 > 0u

1530 
OS_OBJ_QTY
 
	`OSMuxPdAbt
 (
OS_MUTEX
 *
p_mux
,

1531 
OS_OPT
 
t
,

1532 
OS_ERR
 *
p_r
);

1535 
	`OSMuxPo
 (
OS_MUTEX
 *
p_mux
,

1536 
OS_OPT
 
t
,

1537 
OS_ERR
 *
p_r
);

1542 
	`OS_MuxC
 (
OS_MUTEX
 *
p_mux
);

1544 #i
OS_CFG_DBG_EN
 > 0u

1545 
	`OS_MuxDbgLiAdd
 (
OS_MUTEX
 *
p_mux
);

1547 
	`OS_MuxDbgLiRemove
 (
OS_MUTEX
 *
p_mux
);

1550 
	`OS_MuxIn
 (
OS_ERR
 *
p_r
);

1558 #i
OS_CFG_PEND_MULTI_EN
 > 0u

1560 
OS_OBJ_QTY
 
	`OSPdMui
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1561 
OS_OBJ_QTY
 
tbl_size
,

1562 
OS_TICK
 
timeout
,

1563 
OS_OPT
 
t
,

1564 
OS_ERR
 *
p_r
);

1568 
OS_OBJ_QTY
 
	`OS_PdMuiGRdy
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1569 
OS_OBJ_QTY
 
tbl_size
);

1571 
CPU_BOOLEAN
 
	`OS_PdMuiVide
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1572 
OS_OBJ_QTY
 
tbl_size
);

1574 
	`OS_PdMuiWa
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

1575 
OS_OBJ_QTY
 
tbl_size
,

1576 
OS_TICK
 
timeout
);

1583 #i
OS_CFG_Q_EN
 > 0u

1585 
	`OSQCe
 (
OS_Q
 *
p_q
,

1586 
CPU_CHAR
 *
p_me
,

1587 
OS_MSG_QTY
 
max_qty
,

1588 
OS_ERR
 *
p_r
);

1590 #i
OS_CFG_Q_DEL_EN
 > 0u

1591 
OS_OBJ_QTY
 
	`OSQD
 (
OS_Q
 *
p_q
,

1592 
OS_OPT
 
t
,

1593 
OS_ERR
 *
p_r
);

1596 #i
OS_CFG_Q_FLUSH_EN
 > 0u

1597 
OS_MSG_QTY
 
	`OSQFlush
 (
OS_Q
 *
p_q
,

1598 
OS_ERR
 *
p_r
);

1601 *
	`OSQPd
 (
OS_Q
 *
p_q
,

1602 
OS_TICK
 
timeout
,

1603 
OS_OPT
 
t
,

1604 
OS_MSG_SIZE
 *
p_msg_size
,

1605 
CPU_TS
 *
p_ts
,

1606 
OS_ERR
 *
p_r
);

1608 #i
OS_CFG_Q_PEND_ABORT_EN
 > 0u

1609 
OS_OBJ_QTY
 
	`OSQPdAbt
 (
OS_Q
 *
p_q
,

1610 
OS_OPT
 
t
,

1611 
OS_ERR
 *
p_r
);

1614 
	`OSQPo
 (
OS_Q
 *
p_q
,

1615 *
p_void
,

1616 
OS_MSG_SIZE
 
msg_size
,

1617 
OS_OPT
 
t
,

1618 
OS_ERR
 *
p_r
);

1622 
	`OS_QC
 (
OS_Q
 *
p_q
);

1624 #i
OS_CFG_DBG_EN
 > 0u

1625 
	`OS_QDbgLiAdd
 (
OS_Q
 *
p_q
);

1627 
	`OS_QDbgLiRemove
 (
OS_Q
 *
p_q
);

1630 
	`OS_QIn
 (
OS_ERR
 *
p_r
);

1632 
	`OS_QPo
 (
OS_Q
 *
p_q
,

1633 *
p_void
,

1634 
OS_MSG_SIZE
 
msg_size
,

1635 
OS_OPT
 
t
,

1636 
CPU_TS
 
ts
,

1637 
OS_ERR
 *
p_r
);

1645 #i
OS_CFG_SEM_EN
 > 0u

1647 
	`OSSemCe
 (
OS_SEM
 *
p_m
,

1648 
CPU_CHAR
 *
p_me
,

1649 
OS_SEM_CTR
 
t
,

1650 
OS_ERR
 *
p_r
);

1652 
OS_OBJ_QTY
 
	`OSSemD
 (
OS_SEM
 *
p_m
,

1653 
OS_OPT
 
t
,

1654 
OS_ERR
 *
p_r
);

1656 
OS_SEM_CTR
 
	`OSSemPd
 (
OS_SEM
 *
p_m
,

1657 
OS_TICK
 
timeout
,

1658 
OS_OPT
 
t
,

1659 
CPU_TS
 *
p_ts
,

1660 
OS_ERR
 *
p_r
);

1662 #i
OS_CFG_SEM_PEND_ABORT_EN
 > 0u

1663 
OS_OBJ_QTY
 
	`OSSemPdAbt
 (
OS_SEM
 *
p_m
,

1664 
OS_OPT
 
t
,

1665 
OS_ERR
 *
p_r
);

1668 
OS_SEM_CTR
 
	`OSSemPo
 (
OS_SEM
 *
p_m
,

1669 
OS_OPT
 
t
,

1670 
OS_ERR
 *
p_r
);

1672 #i
OS_CFG_SEM_SET_EN
 > 0u

1673 
	`OSSemS
 (
OS_SEM
 *
p_m
,

1674 
OS_SEM_CTR
 
t
,

1675 
OS_ERR
 *
p_r
);

1680 
	`OS_SemC
 (
OS_SEM
 *
p_m
);

1682 #i
OS_CFG_DBG_EN
 > 0u

1683 
	`OS_SemDbgLiAdd
 (
OS_SEM
 *
p_m
);

1685 
	`OS_SemDbgLiRemove
 (
OS_SEM
 *
p_m
);

1688 
	`OS_SemIn
 (
OS_ERR
 *
p_r
);

1690 
OS_SEM_CTR
 
	`OS_SemPo
 (
OS_SEM
 *
p_m
,

1691 
OS_OPT
 
t
,

1692 
CPU_TS
 
ts
,

1693 
OS_ERR
 *
p_r
);

1701 #i
OS_CFG_TASK_CHANGE_PRIO_EN
 > 0u

1702 
	`OSTaskChgePrio
 (
OS_TCB
 *
p_tcb
,

1703 
OS_PRIO
 
io_w
,

1704 
OS_ERR
 *
p_r
);

1707 
	`OSTaskCe
 (
OS_TCB
 *
p_tcb
,

1708 
CPU_CHAR
 *
p_me
,

1709 
OS_TASK_PTR
 
p_sk
,

1710 *
p_g
,

1711 
OS_PRIO
 
io
,

1712 
CPU_STK
 *
p_k_ba
,

1713 
CPU_STK_SIZE
 
k_lim
,

1714 
CPU_STK_SIZE
 
k_size
,

1715 
OS_MSG_QTY
 
q_size
,

1716 
OS_TICK
 
time_qu
,

1717 *
p_ext
,

1718 
OS_OPT
 
t
,

1719 
OS_ERR
 *
p_r
);

1721 #i
OS_CFG_TASK_DEL_EN
 > 0u

1722 
	`OSTaskD
 (
OS_TCB
 *
p_tcb
,

1723 
OS_ERR
 *
p_r
);

1726 #i
OS_CFG_TASK_Q_EN
 > 0u

1727 
OS_MSG_QTY
 
	`OSTaskQFlush
 (
OS_TCB
 *
p_tcb
,

1728 
OS_ERR
 *
p_r
);

1730 *
	`OSTaskQPd
 (
OS_TICK
 
timeout
,

1731 
OS_OPT
 
t
,

1732 
OS_MSG_SIZE
 *
p_msg_size
,

1733 
CPU_TS
 *
p_ts
,

1734 
OS_ERR
 *
p_r
);

1736 
CPU_BOOLEAN
 
	`OSTaskQPdAbt
 (
OS_TCB
 *
p_tcb
,

1737 
OS_OPT
 
t
,

1738 
OS_ERR
 *
p_r
);

1740 
	`OSTaskQPo
 (
OS_TCB
 *
p_tcb
,

1741 *
p_void
,

1742 
OS_MSG_SIZE
 
msg_size
,

1743 
OS_OPT
 
t
,

1744 
OS_ERR
 *
p_r
);

1748 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1749 
OS_REG
 
	`OSTaskRegG
 (
OS_TCB
 *
p_tcb
,

1750 
OS_REG_ID
 
id
,

1751 
OS_ERR
 *
p_r
);

1753 
OS_REG_ID
 
	`OSTaskRegGID
 (
OS_ERR
 *
p_r
);

1755 
	`OSTaskRegS
 (
OS_TCB
 *
p_tcb
,

1756 
OS_REG_ID
 
id
,

1757 
OS_REG
 
vue
,

1758 
OS_ERR
 *
p_r
);

1761 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1762 
	`OSTaskResume
 (
OS_TCB
 *
p_tcb
,

1763 
OS_ERR
 *
p_r
);

1765 
	`OSTaskSud
 (
OS_TCB
 *
p_tcb
,

1766 
OS_ERR
 *
p_r
);

1769 
OS_SEM_CTR
 
	`OSTaskSemPd
 (
OS_TICK
 
timeout
,

1770 
OS_OPT
 
t
,

1771 
CPU_TS
 *
p_ts
,

1772 
OS_ERR
 *
p_r
);

1774 #i(
OS_CFG_TASK_SEM_PEND_ABORT_EN
 > 0u)

1775 
CPU_BOOLEAN
 
	`OSTaskSemPdAbt
 (
OS_TCB
 *
p_tcb
,

1776 
OS_OPT
 
t
,

1777 
OS_ERR
 *
p_r
);

1780 
OS_SEM_CTR
 
	`OSTaskSemPo
 (
OS_TCB
 *
p_tcb
,

1781 
OS_OPT
 
t
,

1782 
OS_ERR
 *
p_r
);

1784 
OS_SEM_CTR
 
	`OSTaskSemS
 (
OS_TCB
 *
p_tcb
,

1785 
OS_SEM_CTR
 
t
,

1786 
OS_ERR
 *
p_r
);

1788 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1789 
	`OSTaskStkChk
 (
OS_TCB
 *
p_tcb
,

1790 
CPU_STK_SIZE
 *
p_
,

1791 
CPU_STK_SIZE
 *
p_ud
,

1792 
OS_ERR
 *
p_r
);

1795 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1796 
	`OSTaskTimeQuS
 (
OS_TCB
 *
p_tcb
,

1797 
OS_TICK
 
time_qu
,

1798 
OS_ERR
 *
p_r
);

1803 
	`OS_TaskBlock
 (
OS_TCB
 *
p_tcb
,

1804 
OS_TICK
 
timeout
);

1806 #i
OS_CFG_DBG_EN
 > 0u

1807 
	`OS_TaskDbgLiAdd
 (
OS_TCB
 *
p_tcb
);

1809 
	`OS_TaskDbgLiRemove
 (
OS_TCB
 *
p_tcb
);

1812 
	`OS_TaskIn
 (
OS_ERR
 *
p_r
);

1814 
	`OS_TaskInTCB
 (
OS_TCB
 *
p_tcb
);

1816 
	`OS_TaskQPo
 (
OS_TCB
 *
p_tcb
,

1817 *
p_void
,

1818 
OS_MSG_SIZE
 
msg_size
,

1819 
OS_OPT
 
t
,

1820 
CPU_TS
 
ts
,

1821 
OS_ERR
 *
p_r
);

1823 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1824 
	`OS_TaskResume
 (
OS_TCB
 *
p_tcb
,

1825 
OS_ERR
 *
p_r
);

1828 
	`OS_TaskRu
 ();

1830 
OS_SEM_CTR
 
	`OS_TaskSemPo
 (
OS_TCB
 *
p_tcb
,

1831 
OS_OPT
 
t
,

1832 
CPU_TS
 
ts
,

1833 
OS_ERR
 *
p_r
);

1835 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1836 
	`OS_TaskSud
 (
OS_TCB
 *
p_tcb
,

1837 
OS_ERR
 *
p_r
);

1845 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

1846 
OS_TLS_ID
 
	`OS_TLS_GID
 (
OS_ERR
 *
p_r
);

1848 
OS_TLS
 
	`OS_TLS_GVue
 (
OS_TCB
 *
p_tcb
,

1849 
OS_TLS_ID
 
id
,

1850 
OS_ERR
 *
p_r
);

1852 
	`OS_TLS_In
 (
OS_ERR
 *
p_r
);

1854 
	`OS_TLS_SVue
 (
OS_TCB
 *
p_tcb
,

1855 
OS_TLS_ID
 
id
,

1856 
OS_TLS
 
vue
,

1857 
OS_ERR
 *
p_r
);

1859 
	`OS_TLS_SDeru
 (
OS_TLS_ID
 
id
,

1860 
OS_TLS_DESTRUCT_PTR
 
p_deru
,

1861 
OS_ERR
 *
p_r
);

1863 
	`OS_TLS_TaskCe
 (
OS_TCB
 *
p_tcb
);

1865 
	`OS_TLS_TaskD
 (
OS_TCB
 *
p_tcb
);

1867 
	`OS_TLS_TaskSw
 ();

1875 
	`OSTimeDly
 (
OS_TICK
 
dly
,

1876 
OS_OPT
 
t
,

1877 
OS_ERR
 *
p_r
);

1879 #i
OS_CFG_TIME_DLY_HMSM_EN
 > 0u

1880 
	`OSTimeDlyHMSM
 (
CPU_INT16U
 
hours
,

1881 
CPU_INT16U
 
mus
,

1882 
CPU_INT16U
 
cds
,

1883 
CPU_INT32U
 
mli
,

1884 
OS_OPT
 
t
,

1885 
OS_ERR
 *
p_r
);

1888 #i
OS_CFG_TIME_DLY_RESUME_EN
 > 0u

1889 
	`OSTimeDlyResume
 (
OS_TCB
 *
p_tcb
,

1890 
OS_ERR
 *
p_r
);

1893 
OS_TICK
 
	`OSTimeG
 (
OS_ERR
 *
p_r
);

1895 
	`OSTimeS
 (
OS_TICK
 
ticks
,

1896 
OS_ERR
 *
p_r
);

1898 
	`OSTimeTick
 ();

1905 #i
OS_CFG_TMR_EN
 > 0u

1906 
	`OSTmrCe
 (
OS_TMR
 *
p_tmr
,

1907 
CPU_CHAR
 *
p_me
,

1908 
OS_TICK
 
dly
,

1909 
OS_TICK
 
riod
,

1910 
OS_OPT
 
t
,

1911 
OS_TMR_CALLBACK_PTR
 
p_back
,

1912 *
p_back_g
,

1913 
OS_ERR
 *
p_r
);

1915 
CPU_BOOLEAN
 
	`OSTmrD
 (
OS_TMR
 *
p_tmr
,

1916 
OS_ERR
 *
p_r
);

1918 
OS_TICK
 
	`OSTmrRemaG
 (
OS_TMR
 *
p_tmr
,

1919 
OS_ERR
 *
p_r
);

1921 
CPU_BOOLEAN
 
	`OSTmrS
 (
OS_TMR
 *
p_tmr
,

1922 
OS_ERR
 *
p_r
);

1924 
OS_STATE
 
	`OSTmrSG
 (
OS_TMR
 *
p_tmr
,

1925 
OS_ERR
 *
p_r
);

1927 
CPU_BOOLEAN
 
	`OSTmrSt
 (
OS_TMR
 *
p_tmr
,

1928 
OS_OPT
 
t
,

1929 *
p_back_g
,

1930 
OS_ERR
 *
p_r
);

1934 
	`OS_TmrC
 (
OS_TMR
 *
p_tmr
);

1936 #i
OS_CFG_DBG_EN
 > 0u

1937 
	`OS_TmrDbgLiAdd
 (
OS_TMR
 *
p_tmr
);

1939 
	`OS_TmrDbgLiRemove
 (
OS_TMR
 *
p_tmr
);

1942 
	`OS_TmrIn
 (
OS_ERR
 *
p_r
);

1944 
	`OS_TmrLk
 (
OS_TMR
 *
p_tmr
,

1945 
OS_OPT
 
t
);

1947 
	`OS_TmrRetPk
 ();

1949 
	`OS_TmrUƚk
 (
OS_TMR
 *
p_tmr
);

1951 
	`OS_TmrTask
 (*
p_g
);

1960 
	`OSIn
 (
OS_ERR
 *
p_r
);

1962 
	`OSIE
 ();

1963 
	`OSIEx
 ();

1965 #ifde
OS_SAFETY_CRITICAL_IEC61508


1966 
	`OSSatyCrilS
 ();

1969 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1970 
	`OSSchedRoundRobCfg
 (
CPU_BOOLEAN
 

,

1971 
OS_TICK
 
dt_time_qu
,

1972 
OS_ERR
 *
p_r
);

1974 
	`OSSchedRoundRobYld
 (
OS_ERR
 *
p_r
);

1978 
	`OSSched
 ();

1980 
	`OSSchedLock
 (
OS_ERR
 *
p_r
);

1981 
	`OSSchedUock
 (
OS_ERR
 *
p_r
);

1983 
	`OSS
 (
OS_ERR
 *
p_r
);

1985 #i
OS_CFG_STAT_TASK_EN
 > 0u

1986 
	`OSStRet
 (
OS_ERR
 *
p_r
);

1988 
	`OSStTaskCPUUgeIn
 (
OS_ERR
 *
p_r
);

1991 
CPU_INT16U
 
	`OSVsi
 (
OS_ERR
 *
p_r
);

1995 
	`OS_IdTask
 (*
p_g
);

1997 
	`OS_IdTaskIn
 (
OS_ERR
 *
p_r
);

1999 #i
OS_CFG_STAT_TASK_EN
 > 0u

2000 
	`OS_StTask
 (*
p_g
);

2003 
	`OS_StTaskIn
 (
OS_ERR
 *
p_r
);

2005 
	`OS_TickTask
 (*
p_g
);

2006 
	`OS_TickTaskIn
 (
OS_ERR
 *
p_r
);

2017 #ifde
__lulus


2021 
	`OSInHook
 ();

2023 
	`OSTaskCeHook
 (
OS_TCB
 *
p_tcb
);

2024 
	`OSTaskDHook
 (
OS_TCB
 *
p_tcb
);

2026 
	`OSIdTaskHook
 ();

2028 
	`OSTaskRuHook
 (
OS_TCB
 *
p_tcb
);

2030 
	`OSStTaskHook
 ();

2032 
CPU_STK
 *
	`OSTaskStkIn
 (
OS_TASK_PTR
 
p_sk
,

2033 *
p_g
,

2034 
CPU_STK
 *
p_k_ba
,

2035 
CPU_STK
 *
p_k_lim
,

2036 
CPU_STK_SIZE
 
k_size
,

2037 
OS_OPT
 
t
);

2039 
	`OSTaskSwHook
 ();

2041 
	`OSTimeTickHook
 ();

2043 #ifde
__lulus


2044 
	}
}

2056 
OSCfg_In
 ();

2058 #i
OS_CFG_DBG_EN
 > 0u

2059 
OS_Dbg_In
 ();

2063 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

2064 
OS_IQTaskIn
 (
OS_ERR
 *
p_r
);

2066 
OS_IQPo
 (
OS_OBJ_TYPE
 
ty
,

2067 *
p_obj
,

2068 *
p_void
,

2069 
OS_MSG_SIZE
 
msg_size
,

2070 
OS_FLAGS
 
ags
,

2071 
OS_OPT
 
t
,

2072 
CPU_TS
 
ts
,

2073 
OS_ERR
 *
p_r
);

2075 
OS_IQRePo
 ();

2077 
OS_IQTask
 (*
p_g
);

2082 
OS_MsgPoIn
 (
OS_ERR
 *
p_r
);

2084 
OS_MSG_QTY
 
OS_MsgQFeA
 (
OS_MSG_Q
 *
p_msg_q
);

2086 *
OS_MsgQG
 (
OS_MSG_Q
 *
p_msg_q
,

2087 
OS_MSG_SIZE
 *
p_msg_size
,

2088 
CPU_TS
 *
p_ts
,

2089 
OS_ERR
 *
p_r
);

2091 
OS_MsgQIn
 (
OS_MSG_Q
 *
p_msg_q
,

2092 
OS_MSG_QTY
 
size
);

2094 
OS_MsgQPut
 (
OS_MSG_Q
 *
p_msg_q
,

2095 *
p_void
,

2096 
OS_MSG_SIZE
 
msg_size
,

2097 
OS_OPT
 
t
,

2098 
CPU_TS
 
ts
,

2099 
OS_ERR
 *
p_r
);

2103 
OS_Pd
 (
OS_PEND_DATA
 *
p_nd_da
,

2104 
OS_PEND_OBJ
 *
p_obj
,

2105 
OS_STATE
 
ndg_
,

2106 
OS_TICK
 
timeout
);

2108 
OS_PdAbt
 (
OS_PEND_OBJ
 *
p_obj
,

2109 
OS_TCB
 *
p_tcb
,

2110 
CPU_TS
 
ts
);

2112 
OS_PdAbt1
 (
OS_PEND_OBJ
 *
p_obj
,

2113 
OS_TCB
 *
p_tcb
,

2114 
CPU_TS
 
ts
);

2116 
OS_PdObjD
 (
OS_PEND_OBJ
 *
p_obj
,

2117 
OS_TCB
 *
p_tcb
,

2118 
CPU_TS
 
ts
);

2120 
OS_PdObjD1
 (
OS_PEND_OBJ
 *
p_obj
,

2121 
OS_TCB
 *
p_tcb
,

2122 
CPU_TS
 
ts
);

2124 
OS_Po
 (
OS_PEND_OBJ
 *
p_obj
,

2125 
OS_TCB
 *
p_tcb
,

2126 *
p_void
,

2127 
OS_MSG_SIZE
 
msg_size
,

2128 
CPU_TS
 
ts
);

2130 
OS_Po1
 (
OS_PEND_OBJ
 *
p_obj
,

2131 
OS_TCB
 *
p_tcb
,

2132 *
p_void
,

2133 
OS_MSG_SIZE
 
msg_size
,

2134 
CPU_TS
 
ts
);

2138 
OS_PrioIn
 ();

2140 
OS_PrioIn
 (
OS_PRIO
 
io
);

2142 
OS_PrioRemove
 (
OS_PRIO
 
io
);

2144 
OS_PRIO
 
OS_PrioGHighe
 ();

2148 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

2149 
OS_Sched0
 ();

2152 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2153 
OS_SchedLockTimeMsS
 ();

2154 
OS_SchedLockTimeMsSt
 ();

2157 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

2158 
OS_SchedRoundRob
 (
OS_RDY_LIST
 *
p_rdy_li
);

2163 
OS_RdyLiIn
 ();

2165 
OS_RdyLiIn
 (
OS_TCB
 *
p_tcb
);

2167 
OS_RdyLiInHd
 (
OS_TCB
 *
p_tcb
);

2169 
OS_RdyLiInTa
 (
OS_TCB
 *
p_tcb
);

2171 
OS_RdyLiMoveHdToTa
 (
OS_RDY_LIST
 *
p_rdy_li
);

2173 
OS_RdyLiRemove
 (
OS_TCB
 *
p_tcb
);

2177 
OS_PdDaIn
 (
OS_TCB
 *
p_tcb
,

2178 
OS_PEND_DATA
 *
p_nd_da_tbl
,

2179 
OS_OBJ_QTY
 
tbl_size
);

2181 #i
OS_CFG_DBG_EN
 > 0u

2182 
OS_PdDbgNameAdd
 (
OS_PEND_OBJ
 *
p_obj
,

2183 
OS_TCB
 *
p_tcb
);

2185 
OS_PdDbgNameRemove
 (
OS_PEND_OBJ
 *
p_obj
,

2186 
OS_TCB
 *
p_tcb
);

2189 
OS_PEND_LIST
 *
OS_PdLiGP
 (
OS_PEND_OBJ
 *
p_obj
);

2191 
OS_PdLiIn
 (
OS_PEND_LIST
 *
p_nd_li
);

2193 
OS_PdLiInHd
 (
OS_PEND_LIST
 *
p_nd_li
,

2194 
OS_PEND_DATA
 *
p_nd_da
);

2196 
OS_PdLiInPrio
 (
OS_PEND_LIST
 *
p_nd_li
,

2197 
OS_PEND_DATA
 *
p_nd_da
);

2199 
OS_PdLiChgePrio
 (
OS_TCB
 *
p_tcb
,

2200 
OS_PRIO
 
io_w
);

2202 
OS_PdLiRemove
 (
OS_TCB
 *
p_tcb
);

2204 
OS_PdLiRemove1
 (
OS_PEND_LIST
 *
p_nd_li
,

2205 
OS_PEND_DATA
 *
p_nd_da
);

2209 
OS_TickLiIn
 (
OS_TICK_LIST
 *
p_li
,

2210 
OS_TCB
 *
p_tcb
,

2211 
OS_TICK
 
time
);

2213 
OS_TickLiInDly
 (
OS_TCB
 *
p_tcb
,

2214 
OS_TICK
 
time
,

2215 
OS_OPT
 
t
,

2216 
OS_ERR
 *
p_r
);

2218 
OS_TickLiRemove
 (
OS_TCB
 *
p_tcb
);

2220 
OS_TickLiRetPk
 ();

2241 #ide
OS_CFG_APP_HOOKS_EN


2246 #ide
OS_CFG_ARG_CHK_EN


2251 #ide
OS_CFG_DBG_EN


2256 #ide
OS_CFG_CALLED_FROM_ISR_CHK_EN


2261 #ide
OS_CFG_OBJ_TYPE_CHK_EN


2266 #ide
OS_CFG_PEND_MULTI_EN


2271 #i 
OS_CFG_PRIO_MAX
 < 8u

2276 #ide
OS_CFG_SCHED_LOCK_TIME_MEAS_EN


2279 #i (
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u) && \

2280 (
	gOS_CFG_TS_EN
 < 1u)

2286 #ide
OS_CFG_SCHED_ROUND_ROBIN_EN


2291 #ide
OS_CFG_STK_SIZE_MIN


2295 #ide
OS_CFG_TS_EN


2298 #i (
OS_CFG_TS_EN
 > 0u) && \

2299 (
	gCPU_CFG_TS_EN
 =
DEF_DISABLED
)

2310 #ide
OS_CFG_FLAG_EN


2313 #ide
OS_CFG_FLAG_DEL_EN


2317 #ide
OS_CFG_FLAG_MODE_CLR_EN


2321 #ide
OS_CFG_FLAG_PEND_ABORT_EN


2332 #ide
OS_CFG_MEM_EN


2342 #ide
OS_CFG_MUTEX_EN


2345 #ide
OS_CFG_MUTEX_DEL_EN


2349 #ide
OS_CFG_MUTEX_PEND_ABORT_EN


2360 #ide
OS_CFG_Q_EN


2363 #ide
OS_CFG_Q_DEL_EN


2367 #ide
OS_CFG_Q_FLUSH_EN


2371 #ide
OS_CFG_Q_PEND_ABORT_EN


2382 #ide
OS_CFG_SEM_EN


2385 #ide
OS_CFG_SEM_DEL_EN


2389 #ide
OS_CFG_SEM_PEND_ABORT_EN


2393 #ide
OS_CFG_SEM_SET_EN


2404 #ide
OS_CFG_STAT_TASK_EN


2408 #ide
OS_CFG_STAT_TASK_STK_CHK_EN


2412 #ide
OS_CFG_TASK_CHANGE_PRIO_EN


2416 #ide
OS_CFG_TASK_DEL_EN


2420 #ide
OS_CFG_TASK_Q_EN


2424 #ide
OS_CFG_TASK_Q_PEND_ABORT_EN


2428 #ide
OS_CFG_TASK_PROFILE_EN


2432 #ide
OS_CFG_TASK_REG_TBL_SIZE


2436 #ide
OS_CFG_TASK_SEM_PEND_ABORT_EN


2440 #ide
OS_CFG_TASK_SUSPEND_EN


2450 #ide
OS_CFG_TIME_DLY_HMSM_EN


2454 #ide
OS_CFG_TIME_DLY_RESUME_EN


2464 #ide
OS_CFG_TMR_EN


2467 #ide
OS_CFG_TMR_DEL_EN


2479 #i
LIB_VERSION
 < 126u

2485 #i
CPU_CORE_VERSION
 < 125u

	@uCOS-III/Source/os_cfg_app.c

35 
	#MICRIUM_SOURCE


	)

36 
	~<os_cfg_p.h
>

37 
	~"os.h
"

39 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


40 cڡ 
CPU_CHAR
 *
	gos_cfg_p__c
 = "$Id: $";

43 
	#OS_CFG_IDLE_TASK_STK_LIMIT
 ((
OS_CFG_IDLE_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

44 
	#OS_CFG_INT_Q_TASK_STK_LIMIT
 ((
OS_CFG_INT_Q_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

45 
	#OS_CFG_STAT_TASK_STK_LIMIT
 ((
OS_CFG_STAT_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

46 
	#OS_CFG_TICK_TASK_STK_LIMIT
 ((
OS_CFG_TICK_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

47 
	#OS_CFG_TMR_TASK_STK_LIMIT
 ((
OS_CFG_TMR_TASK_STK_SIZE
 * 
OS_CFG_TASK_STK_LIMIT_PCT_EMPTY
/ 100u)

	)

55 
CPU_STK
 
	gOSCfg_IdTaskStk
 [
OS_CFG_IDLE_TASK_STK_SIZE
];

57 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

58 
OS_INT_Q
 
	gOSCfg_IQ
 [
OS_CFG_INT_Q_SIZE
];

59 
CPU_STK
 
	gOSCfg_IQTaskStk
 [
OS_CFG_INT_Q_TASK_STK_SIZE
];

62 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

63 
CPU_STK
 
	gOSCfg_ISRStk
 [
OS_CFG_ISR_STK_SIZE
];

66 #i(
OS_MSG_EN
 > 0u)

67 
OS_MSG
 
	gOSCfg_MsgPo
 [
OS_CFG_MSG_POOL_SIZE
];

70 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

71 
CPU_STK
 
	gOSCfg_StTaskStk
 [
OS_CFG_STAT_TASK_STK_SIZE
];

74 
CPU_STK
 
	gOSCfg_TickTaskStk
 [
OS_CFG_TICK_TASK_STK_SIZE
];

76 #i(
OS_CFG_TMR_EN
 > 0u)

77 
CPU_STK
 
	gOSCfg_TmrTaskStk
 [
OS_CFG_TMR_TASK_STK_SIZE
];

87 
CPU_STK
 * cڡ 
	gOSCfg_IdTaskStkBaP
 = (CPU_STK *)&
OSCfg_IdTaskStk
[0];

88 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IdTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_IDLE_TASK_STK_LIMIT
;

89 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IdTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_IDLE_TASK_STK_SIZE
;

90 
CPU_INT32U
 cڡ 
	gOSCfg_IdTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_IdTaskStk
);

93 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

94 
OS_INT_Q
 * cڡ 
	gOSCfg_IQBaP
 = (OS_INT_Q *)&
OSCfg_IQ
[0];

95 
OS_OBJ_QTY
 cڡ 
	gOSCfg_IQSize
 = (OS_OBJ_QTY )
OS_CFG_INT_Q_SIZE
;

96 
CPU_INT32U
 cڡ 
	gOSCfg_IQSizeRAM
 = (CPU_INT32U )(
OSCfg_IQ
);

97 
CPU_STK
 * cڡ 
	gOSCfg_IQTaskStkBaP
 = (CPU_STK *)&
OSCfg_IQTaskStk
[0];

98 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_INT_Q_TASK_STK_LIMIT
;

99 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_INT_Q_TASK_STK_SIZE
;

100 
CPU_INT32U
 cڡ 
	gOSCfg_IQTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_IQTaskStk
);

102 
OS_INT_Q
 * cڡ 
	gOSCfg_IQBaP
 = (OS_INT_Q *)0;

103 
OS_OBJ_QTY
 cڡ 
	gOSCfg_IQSize
 = (OS_OBJ_QTY )0;

104 
CPU_INT32U
 cڡ 
	gOSCfg_IQSizeRAM
 = (CPU_INT32U )0;

105 
CPU_STK
 * cڡ 
	gOSCfg_IQTaskStkBaP
 = (CPU_STK *)0;

106 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkLim
 = (CPU_STK_SIZE)0;

107 
CPU_STK_SIZE
 cڡ 
	gOSCfg_IQTaskStkSize
 = (CPU_STK_SIZE)0;

108 
CPU_INT32U
 cڡ 
	gOSCfg_IQTaskStkSizeRAM
 = (CPU_INT32U )0;

112 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

113 
CPU_STK
 * cڡ 
	gOSCfg_ISRStkBaP
 = (CPU_STK *)&
OSCfg_ISRStk
[0];

114 
CPU_STK_SIZE
 cڡ 
	gOSCfg_ISRStkSize
 = (CPU_STK_SIZE)
OS_CFG_ISR_STK_SIZE
;

115 
CPU_INT32U
 cڡ 
	gOSCfg_ISRStkSizeRAM
 = (CPU_INT32U )(
OSCfg_ISRStk
);

117 
CPU_STK
 * cڡ 
	gOSCfg_ISRStkBaP
 = (CPU_STK *)0;

118 
CPU_STK_SIZE
 cڡ 
	gOSCfg_ISRStkSize
 = (CPU_STK_SIZE)0;

119 
CPU_INT32U
 cڡ 
	gOSCfg_ISRStkSizeRAM
 = (CPU_INT32U )0;

123 #i(
OS_MSG_EN
 > 0u)

124 
OS_MSG_SIZE
 cڡ 
	gOSCfg_MsgPoSize
 = (OS_MSG_SIZE)
OS_CFG_MSG_POOL_SIZE
;

125 
CPU_INT32U
 cڡ 
	gOSCfg_MsgPoSizeRAM
 = (CPU_INT32U )(
OSCfg_MsgPo
);

126 
OS_MSG
 * cڡ 
	gOSCfg_MsgPoBaP
 = (OS_MSG *)&
OSCfg_MsgPo
[0];

128 
OS_MSG_SIZE
 cڡ 
	gOSCfg_MsgPoSize
 = (OS_MSG_SIZE)0;

129 
CPU_INT32U
 cڡ 
	gOSCfg_MsgPoSizeRAM
 = (CPU_INT32U )0;

130 
OS_MSG
 * cڡ 
	gOSCfg_MsgPoBaP
 = (OS_MSG *)0;

134 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

135 
OS_PRIO
 cڡ 
	gOSCfg_StTaskPrio
 = (OS_PRIO )
OS_CFG_STAT_TASK_PRIO
;

136 
OS_RATE_HZ
 cڡ 
	gOSCfg_StTaskRe_Hz
 = (OS_RATE_HZ )
OS_CFG_STAT_TASK_RATE_HZ
;

137 
CPU_STK
 * cڡ 
	gOSCfg_StTaskStkBaP
 = (CPU_STK *)&
OSCfg_StTaskStk
[0];

138 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_STAT_TASK_STK_LIMIT
;

139 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_STAT_TASK_STK_SIZE
;

140 
CPU_INT32U
 cڡ 
	gOSCfg_StTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_StTaskStk
);

142 
OS_PRIO
 cڡ 
	gOSCfg_StTaskPrio
 = (OS_PRIO )0;

143 
OS_RATE_HZ
 cڡ 
	gOSCfg_StTaskRe_Hz
 = (OS_RATE_HZ )0;

144 
CPU_STK
 * cڡ 
	gOSCfg_StTaskStkBaP
 = (CPU_STK *)0;

145 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkLim
 = (CPU_STK_SIZE)0;

146 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StTaskStkSize
 = (CPU_STK_SIZE)0;

147 
CPU_INT32U
 cڡ 
	gOSCfg_StTaskStkSizeRAM
 = (CPU_INT32U )0;

151 
CPU_STK_SIZE
 cڡ 
	gOSCfg_StkSizeM
 = (CPU_STK_SIZE)
OS_CFG_STK_SIZE_MIN
;

154 
OS_RATE_HZ
 cڡ 
	gOSCfg_TickRe_Hz
 = (OS_RATE_HZ )
OS_CFG_TICK_RATE_HZ
;

155 
OS_PRIO
 cڡ 
	gOSCfg_TickTaskPrio
 = (OS_PRIO )
OS_CFG_TICK_TASK_PRIO
;

156 
CPU_STK
 * cڡ 
	gOSCfg_TickTaskStkBaP
 = (CPU_STK *)&
OSCfg_TickTaskStk
[0];

157 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TickTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_TICK_TASK_STK_LIMIT
;

158 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TickTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_TICK_TASK_STK_SIZE
;

159 
CPU_INT32U
 cڡ 
	gOSCfg_TickTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_TickTaskStk
);

162 #i(
OS_CFG_TMR_EN
 > 0u)

163 
OS_PRIO
 cڡ 
	gOSCfg_TmrTaskPrio
 = (OS_PRIO )
OS_CFG_TMR_TASK_PRIO
;

164 
OS_RATE_HZ
 cڡ 
	gOSCfg_TmrTaskRe_Hz
 = (OS_RATE_HZ )
OS_CFG_TMR_TASK_RATE_HZ
;

165 
CPU_STK
 * cڡ 
	gOSCfg_TmrTaskStkBaP
 = (CPU_STK *)&
OSCfg_TmrTaskStk
[0];

166 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkLim
 = (CPU_STK_SIZE)
OS_CFG_TMR_TASK_STK_LIMIT
;

167 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkSize
 = (CPU_STK_SIZE)
OS_CFG_TMR_TASK_STK_SIZE
;

168 
CPU_INT32U
 cڡ 
	gOSCfg_TmrTaskStkSizeRAM
 = (CPU_INT32U )(
OSCfg_TmrTaskStk
);

170 
OS_PRIO
 cڡ 
	gOSCfg_TmrTaskPrio
 = (OS_PRIO )0;

171 
OS_RATE_HZ
 cڡ 
	gOSCfg_TmrTaskRe_Hz
 = (OS_RATE_HZ )0;

172 
CPU_STK
 * cڡ 
	gOSCfg_TmrTaskStkBaP
 = (CPU_STK *)0;

173 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkLim
 = (CPU_STK_SIZE)0;

174 
CPU_STK_SIZE
 cڡ 
	gOSCfg_TmrTaskStkSize
 = (CPU_STK_SIZE)0;

175 
CPU_INT32U
 cڡ 
	gOSCfg_TmrTaskStkSizeRAM
 = (CPU_INT32U )0;

186 
CPU_INT32U
 cڡ 
	gOSCfg_DaSizeRAM
 = (
OSCfg_IdTaskStk
)

188 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

189 + (
OSCfg_IQ
)

190 + (
OSCfg_IQTaskStk
)

193 #i(
OS_MSG_EN
 > 0u)

194 + (
OSCfg_MsgPo
)

197 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

198 + (
OSCfg_StTaskStk
)

201 #i(
OS_CFG_TMR_EN
 > 0u)

202 + (
OSCfg_TmrTaskStk
)

205 #i(
OS_CFG_ISR_STK_SIZE
 > 0u)

206 + (
OSCfg_ISRStk
)

208 + (
OSCfg_TickTaskStk
);

230 
	$OSCfg_In
 ()

232 ()&
OSCfg_DaSizeRAM
;

234 ()&
OSCfg_IdTaskStkBaP
;

235 ()&
OSCfg_IdTaskStkLim
;

236 ()&
OSCfg_IdTaskStkSize
;

237 ()&
OSCfg_IdTaskStkSizeRAM
;

239 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u)

240 ()&
OSCfg_IQBaP
;

241 ()&
OSCfg_IQSize
;

242 ()&
OSCfg_IQSizeRAM
;

243 ()&
OSCfg_IQTaskStkBaP
;

244 ()&
OSCfg_IQTaskStkLim
;

245 ()&
OSCfg_IQTaskStkSize
;

246 ()&
OSCfg_IQTaskStkSizeRAM
;

249 ()&
OSCfg_ISRStkBaP
;

250 ()&
OSCfg_ISRStkSize
;

251 ()&
OSCfg_ISRStkSizeRAM
;

253 #i(
OS_MSG_EN
 > 0u)

254 ()&
OSCfg_MsgPoSize
;

255 ()&
OSCfg_MsgPoSizeRAM
;

256 ()&
OSCfg_MsgPoBaP
;

259 #i(
OS_CFG_STAT_TASK_EN
 > 0u)

260 ()&
OSCfg_StTaskPrio
;

261 ()&
OSCfg_StTaskRe_Hz
;

262 ()&
OSCfg_StTaskStkBaP
;

263 ()&
OSCfg_StTaskStkLim
;

264 ()&
OSCfg_StTaskStkSize
;

265 ()&
OSCfg_StTaskStkSizeRAM
;

268 ()&
OSCfg_StkSizeM
;

270 ()&
OSCfg_TickRe_Hz
;

271 ()&
OSCfg_TickTaskPrio
;

272 ()&
OSCfg_TickTaskStkBaP
;

273 ()&
OSCfg_TickTaskStkLim
;

274 ()&
OSCfg_TickTaskStkSize
;

275 ()&
OSCfg_TickTaskStkSizeRAM
;

277 #i(
OS_CFG_TMR_EN
 > 0u)

278 ()&
OSCfg_TmrTaskPrio
;

279 ()&
OSCfg_TmrTaskRe_Hz
;

280 ()&
OSCfg_TmrTaskStkBaP
;

281 ()&
OSCfg_TmrTaskStkLim
;

282 ()&
OSCfg_TmrTaskStkSize
;

283 ()&
OSCfg_TmrTaskStkSizeRAM
;

285 
	}
}

	@uCOS-III/Source/os_core.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_ce__c
 = "$Id: $";

55 
	$OSIn
 (
OS_ERR
 *
p_r
)

57 
CPU_STK
 *
p_k
;

58 
CPU_STK_SIZE
 
size
;

62 #ifde
OS_SAFETY_CRITICAL


63 i(
p_r
 =(
OS_ERR
 *)0) {

64 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

69 
	`OSInHook
();

71 
OSINegC
 = (
OS_NESTING_CTR
)0;

73 
OSRug
 = 
OS_STATE_OS_STOPPED
;

75 
OSSchedLockNegC
 = (
OS_NESTING_CTR
)0;

77 
OSTCBCurP
 = (
OS_TCB
 *)0;

78 
OSTCBHighRdyP
 = (
OS_TCB
 *)0;

80 
OSPrioCur
 = (
OS_PRIO
)0;

81 
OSPrioHighRdy
 = (
OS_PRIO
)0;

82 
OSPrioSaved
 = (
OS_PRIO
)0;

84 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

85 
OSSchedLockTimeBeg
 = (
CPU_TS
)0;

86 
OSSchedLockTimeMax
 = (
CPU_TS
)0;

87 
OSSchedLockTimeMaxCur
 = (
CPU_TS
)0;

90 #ifde
OS_SAFETY_CRITICAL_IEC61508


91 
OSSatyCrilSFg
 = 
DEF_FALSE
;

94 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

95 
OSSchedRoundRobEn
 = 
DEF_FALSE
;

96 
OSSchedRoundRobDtTimeQu
 = 
OSCfg_TickRe_Hz
 / 10u;

99 i(
OSCfg_ISRStkSize
 > (
CPU_STK_SIZE
)0) {

100 
p_k
 = 
OSCfg_ISRStkBaP
;

101 i(
p_k
 !(
CPU_STK
 *)0) {

102 
size
 = 
OSCfg_ISRStkSize
;

103 
size
 > (
CPU_STK_SIZE
)0) {

104 
size
--;

105 *
p_k
 = (
CPU_STK
)0;

106 
p_k
++;

111 #i
OS_CFG_APP_HOOKS_EN
 > 0u

112 
OS_ATaskCeHookP
 = (
OS_APP_HOOK_TCB
 )0;

113 
OS_ATaskDHookP
 = (
OS_APP_HOOK_TCB
 )0;

114 
OS_ATaskRuHookP
 = (
OS_APP_HOOK_TCB
 )0;

116 
OS_AIdTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

117 
OS_AStTaskHookP
 = (
OS_APP_HOOK_VOID
)0;

118 
OS_ATaskSwHookP
 = (
OS_APP_HOOK_VOID
)0;

119 
OS_ATimeTickHookP
 = (
OS_APP_HOOK_VOID
)0;

122 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

123 
OSTaskRegNextAvaID
 = (
OS_REG_ID
)0;

126 
	`OS_PrioIn
();

128 
	`OS_RdyLiIn
();

131 #i
OS_CFG_FLAG_EN
 > 0u

132 
	`OS_FgIn
(
p_r
);

133 i(*
p_r
 !
OS_ERR_NONE
) {

139 #i
OS_CFG_MEM_EN
 > 0u

140 
	`OS_MemIn
(
p_r
);

141 i(*
p_r
 !
OS_ERR_NONE
) {

147 #i(
OS_MSG_EN
) > 0u

148 
	`OS_MsgPoIn
(
p_r
);

149 i(*
p_r
 !
OS_ERR_NONE
) {

155 #i
OS_CFG_MUTEX_EN
 > 0u

156 
	`OS_MuxIn
(
p_r
);

157 i(*
p_r
 !
OS_ERR_NONE
) {

163 #i
OS_CFG_Q_EN
 > 0u

164 
	`OS_QIn
(
p_r
);

165 i(*
p_r
 !
OS_ERR_NONE
) {

171 #i
OS_CFG_SEM_EN
 > 0u

172 
	`OS_SemIn
(
p_r
);

173 i(*
p_r
 !
OS_ERR_NONE
) {

179 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

180 
	`OS_TLS_In
(
p_r
);

181 i(*
p_r
 !
OS_ERR_NONE
) {

187 
	`OS_TaskIn
(
p_r
);

188 i(*
p_r
 !
OS_ERR_NONE
) {

193 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

194 
	`OS_IQTaskIn
(
p_r
);

195 i(*
p_r
 !
OS_ERR_NONE
) {

201 
	`OS_IdTaskIn
(
p_r
);

202 i(*
p_r
 !
OS_ERR_NONE
) {

207 
	`OS_TickTaskIn
(
p_r
);

208 i(*
p_r
 !
OS_ERR_NONE
) {

213 #i
OS_CFG_STAT_TASK_EN
 > 0u

214 
	`OS_StTaskIn
(
p_r
);

215 i(*
p_r
 !
OS_ERR_NONE
) {

221 #i
OS_CFG_TMR_EN
 > 0u

222 
	`OS_TmrIn
(
p_r
);

223 i(*
p_r
 !
OS_ERR_NONE
) {

229 #i
OS_CFG_DBG_EN
 > 0u

230 
	`OS_Dbg_In
();

234 
	`OSCfg_In
();

235 
	}
}

266 
	$OSIE
 ()

268 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

272 i(
OSINegC
 >(
OS_NESTING_CTR
)250u) {

276 
OSINegC
++;

277 
	}
}

300 
	$OSIEx
 ()

302 
	`CPU_SR_ALLOC
();

306 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

310 
	`CPU_INT_DIS
();

311 i(
OSINegC
 =(
OS_NESTING_CTR
)0) {

312 
	`CPU_INT_EN
();

315 
OSINegC
--;

316 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

317 
	`CPU_INT_EN
();

321 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

322 
	`CPU_INT_EN
();

326 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

327 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

328 i(
OSTCBHighRdyP
 =
OSTCBCurP
) {

329 
	`CPU_INT_EN
();

333 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

334 
OSTCBHighRdyP
->
CtxSwC
++;

336 
OSTaskCtxSwC
++;

338 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

339 
	`OS_TLS_TaskSw
();

342 
	`OSICtxSw
();

344 
	`CPU_INT_EN
();

345 
	}
}

363 #ifde
OS_SAFETY_CRITICAL_IEC61508


364 
	$OSSatyCrilS
 ()

366 
OSSatyCrilSFg
 = 
DEF_TRUE
;

367 
	}
}

388 
	$OSSched
 ()

390 
	`CPU_SR_ALLOC
();

394 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

398 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

402 
	`CPU_INT_DIS
();

403 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

404 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

405 i(
OSTCBHighRdyP
 =
OSTCBCurP
) {

406 
	`CPU_INT_EN
();

410 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

411 
OSTCBHighRdyP
->
CtxSwC
++;

413 
OSTaskCtxSwC
++;

415 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

416 
	`OS_TLS_TaskSw
();

419 
	`OS_TASK_SW
();

420 
	`CPU_INT_EN
();

421 
	}
}

445 
	$OSSchedLock
 (
OS_ERR
 *
p_r
)

447 
	`CPU_SR_ALLOC
();

451 #ifde
OS_SAFETY_CRITICAL


452 i(
p_r
 =(
OS_ERR
 *)0) {

453 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

458 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

459 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

460 *
p_r
 = 
OS_ERR_SCHED_LOCK_ISR
;

465 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

466 *
p_r
 = 
OS_ERR_OS_NOT_RUNNING
;

470 i(
OSSchedLockNegC
 >(
OS_NESTING_CTR
)250u) {

471 *
p_r
 = 
OS_ERR_LOCK_NESTING_OVF
;

475 
	`CPU_CRITICAL_ENTER
();

476 
OSSchedLockNegC
++;

477 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

478 
	`OS_SchedLockTimeMsS
();

480 
	`CPU_CRITICAL_EXIT
();

481 *
p_r
 = 
OS_ERR_NONE
;

482 
	}
}

506 
	$OSSchedUock
 (
OS_ERR
 *
p_r
)

508 
	`CPU_SR_ALLOC
();

512 #ifde
OS_SAFETY_CRITICAL


513 i(
p_r
 =(
OS_ERR
 *)0) {

514 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

519 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

520 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

521 *
p_r
 = 
OS_ERR_SCHED_UNLOCK_ISR
;

526 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

527 *
p_r
 = 
OS_ERR_OS_NOT_RUNNING
;

531 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) {

532 *
p_r
 = 
OS_ERR_SCHED_NOT_LOCKED
;

536 
	`CPU_CRITICAL_ENTER
();

537 
OSSchedLockNegC
--;

538 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

539 
	`CPU_CRITICAL_EXIT
();

540 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

544 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

545 
	`OS_SchedLockTimeMsSt
();

548 
	`CPU_CRITICAL_EXIT
();

549 
	`OSSched
();

550 *
p_r
 = 
OS_ERR_NONE
;

551 
	}
}

572 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

573 
	$OSSchedRoundRobCfg
 (
CPU_BOOLEAN
 

,

574 
OS_TICK
 
dt_time_qu
,

575 
OS_ERR
 *
p_r
)

577 
	`CPU_SR_ALLOC
();

581 #ifde
OS_SAFETY_CRITICAL


582 i(
p_r
 =(
OS_ERR
 *)0) {

583 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

588 
	`CPU_CRITICAL_ENTER
();

589 i(

 !
DEF_ENABLED
) {

590 
OSSchedRoundRobEn
 = 
DEF_DISABLED
;

592 
OSSchedRoundRobEn
 = 
DEF_ENABLED
;

595 i(
dt_time_qu
 > (
OS_TICK
)0) {

596 
OSSchedRoundRobDtTimeQu
 = 
dt_time_qu
;

598 
OSSchedRoundRobDtTimeQu
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

600 
	`CPU_CRITICAL_EXIT
();

601 *
p_r
 = 
OS_ERR_NONE
;

602 
	}
}

626 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

627 
	$OSSchedRoundRobYld
 (
OS_ERR
 *
p_r
)

629 
OS_RDY_LIST
 *
p_rdy_li
;

630 
OS_TCB
 *
p_tcb
;

631 
	`CPU_SR_ALLOC
();

635 #ifde
OS_SAFETY_CRITICAL


636 i(
p_r
 =(
OS_ERR
 *)0) {

637 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

642 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

643 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

644 *
p_r
 = 
OS_ERR_YIELD_ISR
;

649 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

650 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

654 i(
OSSchedRoundRobEn
 !
DEF_TRUE
) {

655 *
p_r
 = 
OS_ERR_ROUND_ROBIN_DISABLED
;

659 
	`CPU_CRITICAL_ENTER
();

660 
p_rdy_li
 = &
OSRdyLi
[
OSPrioCur
];

661 i(
p_rdy_li
->
NbrErs
 < (
OS_OBJ_QTY
)2) {

662 
	`CPU_CRITICAL_EXIT
();

663 *
p_r
 = 
OS_ERR_ROUND_ROBIN_1
;

667 
	`OS_RdyLiMoveHdToTa
(
p_rdy_li
);

668 
p_tcb
 = 
p_rdy_li
->
HdP
;

669 i(
p_tcb
->
TimeQu
 =(
OS_TICK
)0) {

670 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

672 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

675 
	`CPU_CRITICAL_EXIT
();

677 
	`OSSched
();

678 *
p_r
 = 
OS_ERR_NONE
;

679 
	}
}

707 
	$OSS
 (
OS_ERR
 *
p_r
)

709 #ifde
OS_SAFETY_CRITICAL


710 i(
p_r
 =(
OS_ERR
 *)0) {

711 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

716 i(
OSRug
 =
OS_STATE_OS_STOPPED
) {

717 
OSPrioHighRdy
 = 
	`OS_PrioGHighe
();

718 
OSPrioCur
 = 
OSPrioHighRdy
;

719 
OSTCBHighRdyP
 = 
OSRdyLi
[
OSPrioHighRdy
].
HdP
;

720 
OSTCBCurP
 = 
OSTCBHighRdyP
;

721 
OSRug
 = 
OS_STATE_OS_RUNNING
;

722 
	`OSSHighRdy
();

723 *
p_r
 = 
OS_ERR_FATAL_RETURN
;

725 *
p_r
 = 
OS_ERR_OS_RUNNING
;

727 
	}
}

746 
CPU_INT16U
 
	$OSVsi
 (
OS_ERR
 *
p_r
)

748 #ifde
OS_SAFETY_CRITICAL


749 i(
p_r
 =(
OS_ERR
 *)0) {

750 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

751  ((
CPU_INT16U
)0u);

755 *
p_r
 = 
OS_ERR_NONE
;

756  (
OS_VERSION
);

757 
	}
}

782 
	$OS_IdTask
 (*
p_g
)

784 
	`CPU_SR_ALLOC
();

788 ()&
p_g
;

790 
DEF_ON
) {

791 
	`CPU_CRITICAL_ENTER
();

792 
OSIdTaskC
++;

793 #i
OS_CFG_STAT_TASK_EN
 > 0u

794 
OSStTaskC
++;

796 
	`CPU_CRITICAL_EXIT
();

798 
	`OSIdTaskHook
();

800 
	}
}

817 
	$OS_IdTaskIn
 (
OS_ERR
 *
p_r
)

819 #ifde
OS_SAFETY_CRITICAL


820 i(
p_r
 =(
OS_ERR
 *)0) {

821 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

826 
OSIdTaskC
 = (
OS_IDLE_CTR
)0;

828 
	`OSTaskCe
((
OS_TCB
 *)&
OSIdTaskTCB
,

829 (
CPU_CHAR
 *)((*)"uC/OS-III Idle Task"),

830 (
OS_TASK_PTR
)
OS_IdTask
,

832 (
OS_PRIO
 )(
OS_CFG_PRIO_MAX
 - 1u),

833 (
CPU_STK
 *)
OSCfg_IdTaskStkBaP
,

834 (
CPU_STK_SIZE
)
OSCfg_IdTaskStkLim
,

835 (
CPU_STK_SIZE
)
OSCfg_IdTaskStkSize
,

836 (
OS_MSG_QTY
 )0u,

837 (
OS_TICK
 )0u,

839 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

840 (
OS_ERR
 *)
p_r
);

841 
	}
}

874 
	$OS_Pd
 (
OS_PEND_DATA
 *
p_nd_da
,

875 
OS_PEND_OBJ
 *
p_obj
,

876 
OS_STATE
 
ndg_
,

877 
OS_TICK
 
timeout
)

879 
OS_PEND_LIST
 *
p_nd_li
;

883 
OSTCBCurP
->
PdOn
 = 
ndg_
;

884 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

886 
	`OS_TaskBlock
(
OSTCBCurP
,

887 
timeout
);

889 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

890 
p_nd_li
 = &
p_obj
->
PdLi
;

891 
p_nd_da
->
PdObjP
 = 
p_obj
;

892 
	`OS_PdDaIn
((
OS_TCB
 *)
OSTCBCurP
,

893 (
OS_PEND_DATA
 *)
p_nd_da
,

894 (
OS_OBJ_QTY
 )1);

895 
	`OS_PdLiInPrio
(
p_nd_li
,

896 
p_nd_da
);

898 
OSTCBCurP
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0;

899 
OSTCBCurP
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

901 #i
OS_CFG_DBG_EN
 > 0u

902 
	`OS_PdDbgNameAdd
(
p_obj
,

903 
OSTCBCurP
);

905 
	}
}

928 
	$OS_PdAbt
 (
OS_PEND_OBJ
 *
p_obj
,

929 
OS_TCB
 *
p_tcb
,

930 
CPU_TS
 
ts
)

932 
p_tcb
->
TaskS
) {

933 
OS_TASK_STATE_RDY
:

934 
OS_TASK_STATE_DLY
:

935 
OS_TASK_STATE_SUSPENDED
:

936 
OS_TASK_STATE_DLY_SUSPENDED
:

939 
OS_TASK_STATE_PEND
:

940 
OS_TASK_STATE_PEND_TIMEOUT
:

941 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

942 
	`OS_PdAbt1
(
p_obj
,

943 
p_tcb
,

944 
ts
);

946 #i(
OS_MSG_EN
 > 0u)

947 
p_tcb
->
MsgP
 = (*)0;

948 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

950 
p_tcb
->
TS
 = 
ts
;

951 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

952 
	`OS_PdLiRemove
(
p_tcb
);

954 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT
) {

955 
	`OS_TickLiRemove
(
p_tcb
);

957 
	`OS_RdyLiIn
(
p_tcb
);

958 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

959 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_ABORT
;

960 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

963 
OS_TASK_STATE_PEND_SUSPENDED
:

964 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

965 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

966 
	`OS_PdAbt1
(
p_obj
,

967 
p_tcb
,

968 
ts
);

970 #i(
OS_MSG_EN
 > 0u)

971 
p_tcb
->
MsgP
 = (*)0;

972 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

974 
p_tcb
->
TS
 = 
ts
;

975 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

976 
	`OS_PdLiRemove
(
p_tcb
);

978 
	`OS_TickLiRemove
(
p_tcb
);

979 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

980 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_ABORT
;

981 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

987 
	}
}

1037 
	$OS_PdAbt1
 (
OS_PEND_OBJ
 *
p_obj
,

1038 
OS_TCB
 *
p_tcb
,

1039 
CPU_TS
 
ts
)

1041 
OS_OBJ_QTY
 
n_nd_li
;

1042 
OS_PEND_DATA
 *
p_nd_da
;

1046 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1047 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1049 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1050 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1051 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1052 
p_nd_da
->
RdyTS
 = 
ts
;

1055 
p_nd_da
++;

1056 
n_nd_li
--;

1058 
	}
}

1102 
	$OS_PdDaIn
 (
OS_TCB
 *
p_tcb
,

1103 
OS_PEND_DATA
 *
p_nd_da_tbl
,

1104 
OS_OBJ_QTY
 
tbl_size
)

1106 
OS_OBJ_QTY
 
i
;

1110 
p_tcb
->
PdDaTblErs
 = 
tbl_size
;

1111 
p_tcb
->
PdDaTblP
 = 
p_nd_da_tbl
;

1113 
i
 = 0u; i < 
tbl_size
; i++) {

1114 
p_nd_da_tbl
->
NextP
 = (
OS_PEND_DATA
 *)0;

1115 
p_nd_da_tbl
->
PvP
 = (
OS_PEND_DATA
 *)0;

1116 
p_nd_da_tbl
->
RdyObjP
 = (
OS_PEND_OBJ
 *)0;

1117 
p_nd_da_tbl
->
RdyMsgP
 = (*)0;

1118 
p_nd_da_tbl
->
RdyMsgSize
 = (
OS_MSG_SIZE
 )0;

1119 
p_nd_da_tbl
->
RdyTS
 = (
CPU_TS
 )0;

1120 
p_nd_da_tbl
->
TCBP
 = 
p_tcb
;

1121 
p_nd_da_tbl
++;

1123 
	}
}

1144 #i
OS_CFG_DBG_EN
 > 0u

1145 
	$OS_PdDbgNameAdd
 (
OS_PEND_OBJ
 *
p_obj
,

1146 
OS_TCB
 *
p_tcb
)

1148 
OS_PEND_LIST
 *
p_nd_li
;

1149 
OS_PEND_DATA
 *
p_nd_da
;

1150 
OS_TCB
 *
p_tcb1
;

1153 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1154 
p_tcb
->
DbgNameP
 = 
p_obj
->
NameP
;

1155 
p_nd_li
 = &
p_obj
->
PdLi
;

1156 
p_nd_da
 = 
p_nd_li
->
HdP
;

1157 
p_tcb1
 = 
p_nd_da
->
TCBP
;

1158 
p_obj
->
DbgNameP
 = 
p_tcb1
->
NameP
;

1160 
p_tcb
->
PdOn
) {

1161 
OS_TASK_PEND_ON_TASK_Q
:

1162 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)"Task Q");

1165 
OS_TASK_PEND_ON_TASK_SEM
:

1166 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)"Task Sem");

1170 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1174 
	}
}

1178 
	$OS_PdDbgNameRemove
 (
OS_PEND_OBJ
 *
p_obj
,

1179 
OS_TCB
 *
p_tcb
)

1181 
OS_PEND_LIST
 *
p_nd_li
;

1182 
OS_PEND_DATA
 *
p_nd_da
;

1183 
OS_TCB
 *
p_tcb1
;

1186 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1187 
p_nd_li
 = &
p_obj
->
PdLi
;

1188 
p_nd_da
 = 
p_nd_li
->
HdP
;

1189 i(
p_nd_da
 !(
OS_PEND_DATA
 *)0) {

1190 
p_tcb1
 = 
p_nd_da
->
TCBP
;

1191 
p_obj
->
DbgNameP
 = 
p_tcb1
->
NameP
;

1193 
p_obj
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1195 
	}
}

1280 
	$OS_PdLiChgePrio
 (
OS_TCB
 *
p_tcb
,

1281 
OS_PRIO
 
io_w
)

1283 
OS_OBJ_QTY
 
n_nd_li
;

1284 
OS_PEND_DATA
 *
p_nd_da
;

1285 
OS_PEND_LIST
 *
p_nd_li
;

1286 
OS_PEND_OBJ
 *
p_obj
;

1289 
p_tcb
->
Prio
 = 
io_w
;

1290 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1291 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1293 
n_nd_li
 > 0u) {

1294 
p_obj
 = 
p_nd_da
->
PdObjP
;

1295 
p_nd_li
 = &
p_obj
->
PdLi
;

1296 i(
p_nd_li
->
NbrErs
 > 1u) {

1297 
	`OS_PdLiRemove1
(
p_nd_li
,

1298 
p_nd_da
);

1299 
	`OS_PdLiInPrio
(
p_nd_li
,

1300 
p_nd_da
);

1302 
p_nd_da
++;

1303 
n_nd_li
--;

1305 
	}
}

1323 
	$OS_PdLiIn
 (
OS_PEND_LIST
 *
p_nd_li
)

1325 
p_nd_li
->
HdP
 = (
OS_PEND_DATA
 *)0;

1326 
p_nd_li
->
TaP
 = (
OS_PEND_DATA
 *)0;

1327 
p_nd_li
->
NbrErs
 = (
OS_OBJ_QTY
 )0;

1328 
	}
}

1377 
	$OS_PdLiInHd
 (
OS_PEND_LIST
 *
p_nd_li
,

1378 
OS_PEND_DATA
 *
p_nd_da
)

1380 
OS_PEND_DATA
 *
p_nd_da_xt
;

1384 
p_nd_li
->
NbrErs
++;

1385 
p_nd_da
->
NextP
 = 
p_nd_li
->
HdP
;

1386 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1387 
p_nd_da_xt
 = 
p_nd_li
->
HdP
;

1388 i(
p_nd_da_xt
 !(
OS_PEND_DATA
 *)0) {

1389 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1391 
p_nd_li
->
HdP
 = 
p_nd_da
;

1392 i(
p_nd_li
->
NbrErs
 == 1u) {

1393 
p_nd_li
->
TaP
 = 
p_nd_da
;

1395 
	}
}

1465 
	$OS_PdLiInPrio
 (
OS_PEND_LIST
 *
p_nd_li
,

1466 
OS_PEND_DATA
 *
p_nd_da
)

1468 
OS_PRIO
 
io
;

1469 
OS_TCB
 *
p_tcb
;

1470 
OS_TCB
 *
p_tcb_xt
;

1471 
OS_PEND_DATA
 *
p_nd_da_ev
;

1472 
OS_PEND_DATA
 *
p_nd_da_xt
;

1476 
p_tcb
 = 
p_nd_da
->
TCBP
;

1477 
io
 = 
p_tcb
->
Prio
;

1478 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

1479 
p_nd_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

1480 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1481 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1482 
p_nd_li
->
HdP
 = 
p_nd_da
;

1483 
p_nd_li
->
TaP
 = 
p_nd_da
;

1485 
p_nd_li
->
NbrErs
++;

1486 
p_nd_da_xt
 = 
p_nd_li
->
HdP
;

1487 
p_nd_da_xt
 !(
OS_PEND_DATA
 *)0) {

1488 
p_tcb_xt
 = 
p_nd_da_xt
->
TCBP
;

1489 i(
io
 < 
p_tcb_xt
->
Prio
) {

1492 
p_nd_da_xt
 =_nd_da_xt->
NextP
;

1495 i(
p_nd_da_xt
 =(
OS_PEND_DATA
 *)0) {

1496 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1497 
p_nd_da_ev
 = 
p_nd_li
->
TaP
;

1498 
p_nd_da
->
PvP
 = 
p_nd_da_ev
;

1499 
p_nd_da_ev
->
NextP
 = 
p_nd_da
;

1500 
p_nd_li
->
TaP
 = 
p_nd_da
;

1502 i(
p_nd_da_xt
->
PvP
 =(
OS_PEND_DATA
 *)0) {

1503 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1504 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1505 
p_nd_da
->
NextP
 = 
p_nd_da_xt
;

1506 
p_nd_li
->
HdP
 = 
p_nd_da
;

1508 
p_nd_da_ev
 = 
p_nd_da_xt
->
PvP
;

1509 
p_nd_da
->
PvP
 = 
p_nd_da_ev
;

1510 
p_nd_da
->
NextP
 = 
p_nd_da_xt
;

1511 
p_nd_da_ev
->
NextP
 = 
p_nd_da
;

1512 
p_nd_da_xt
->
PvP
 = 
p_nd_da
;

1516 
	}
}

1568 
	$OS_PdLiRemove
 (
OS_TCB
 *
p_tcb
)

1570 
OS_OBJ_QTY
 
n_nd_li
;

1571 
OS_PEND_DATA
 *
p_nd_da
;

1572 
OS_PEND_LIST
 *
p_nd_li
;

1573 
OS_PEND_OBJ
 *
p_obj
;

1577 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1578 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1580 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1581 
p_obj
 = 
p_nd_da
->
PdObjP
;

1582 
p_nd_li
 = &
p_obj
->
PdLi
;

1583 
	`OS_PdLiRemove1
(
p_nd_li
,

1584 
p_nd_da
);

1585 
p_nd_da
++;

1586 
n_nd_li
--;

1588 
p_tcb
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0;

1589 
p_tcb
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

1590 
	}
}

1643 
	$OS_PdLiRemove1
 (
OS_PEND_LIST
 *
p_nd_li
,

1644 
OS_PEND_DATA
 *
p_nd_da
)

1646 
OS_PEND_DATA
 *
p_ev
;

1647 
OS_PEND_DATA
 *
p_xt
;

1651 i(
p_nd_li
->
NbrErs
 == 1u) {

1652 
p_nd_li
->
HdP
 = (
OS_PEND_DATA
 *)0;

1653 
p_nd_li
->
TaP
 = (
OS_PEND_DATA
 *)0;

1655 } i(
p_nd_da
->
PvP
 =(
OS_PEND_DATA
 *)0) {

1656 
p_xt
 = 
p_nd_da
->
NextP
;

1657 
p_xt
->
PvP
 = (
OS_PEND_DATA
 *)0;

1658 
p_nd_li
->
HdP
 = 
p_xt
;

1660 } i(
p_nd_da
->
NextP
 =(
OS_PEND_DATA
 *)0) {

1661 
p_ev
 = 
p_nd_da
->
PvP
;

1662 
p_ev
->
NextP
 = (
OS_PEND_DATA
 *)0;

1663 
p_nd_li
->
TaP
 = 
p_ev
;

1666 
p_ev
 = 
p_nd_da
->
PvP
;

1667 
p_xt
 = 
p_nd_da
->
NextP
;

1668 
p_ev
->
NextP
 = 
p_xt
;

1669 
p_xt
->
PvP
 = 
p_ev
;

1671 
p_nd_li
->
NbrErs
--;

1672 
p_nd_da
->
NextP
 = (
OS_PEND_DATA
 *)0;

1673 
p_nd_da
->
PvP
 = (
OS_PEND_DATA
 *)0;

1674 
	}
}

1697 
	$OS_PdObjD
 (
OS_PEND_OBJ
 *
p_obj
,

1698 
OS_TCB
 *
p_tcb
,

1699 
CPU_TS
 
ts
)

1701 
p_tcb
->
TaskS
) {

1702 
OS_TASK_STATE_RDY
:

1703 
OS_TASK_STATE_DLY
:

1704 
OS_TASK_STATE_SUSPENDED
:

1705 
OS_TASK_STATE_DLY_SUSPENDED
:

1708 
OS_TASK_STATE_PEND
:

1709 
OS_TASK_STATE_PEND_TIMEOUT
:

1710 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1711 
	`OS_PdObjD1
(
p_obj
,

1712 
p_tcb
,

1713 
ts
);

1715 #i(
OS_MSG_EN
 > 0u)

1716 
p_tcb
->
MsgP
 = (*)0;

1717 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

1719 
p_tcb
->
TS
 = 
ts
;

1720 
	`OS_PdLiRemove
(
p_tcb
);

1721 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT
) {

1722 
	`OS_TickLiRemove
(
p_tcb
);

1724 
	`OS_RdyLiIn
(
p_tcb
);

1725 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1726 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_DEL
;

1727 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1730 
OS_TASK_STATE_PEND_SUSPENDED
:

1731 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1732 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1733 
	`OS_PdObjD1
(
p_obj
,

1734 
p_tcb
,

1735 
ts
);

1737 #i(
OS_MSG_EN
 > 0u)

1738 
p_tcb
->
MsgP
 = (*)0;

1739 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

1741 
p_tcb
->
TS
 = 
ts
;

1742 
	`OS_PdLiRemove
(
p_tcb
);

1743 
	`OS_TickLiRemove
(
p_tcb
);

1744 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1745 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_DEL
;

1746 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1752 
	}
}

1802 
	$OS_PdObjD1
 (
OS_PEND_OBJ
 *
p_obj
,

1803 
OS_TCB
 *
p_tcb
,

1804 
CPU_TS
 
ts
)

1806 
OS_OBJ_QTY
 
n_nd_li
;

1807 
OS_PEND_DATA
 *
p_nd_da
;

1811 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1812 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1814 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1815 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1816 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1817 
p_nd_da
->
RdyTS
 = 
ts
;

1820 
p_nd_da
++;

1821 
n_nd_li
--;

1823 
	}
}

1851 
	$OS_Po
 (
OS_PEND_OBJ
 *
p_obj
,

1852 
OS_TCB
 *
p_tcb
,

1853 *
p_void
,

1854 
OS_MSG_SIZE
 
msg_size
,

1855 
CPU_TS
 
ts
)

1857 
p_tcb
->
TaskS
) {

1858 
OS_TASK_STATE_RDY
:

1859 
OS_TASK_STATE_DLY
:

1860 
OS_TASK_STATE_SUSPENDED
:

1861 
OS_TASK_STATE_DLY_SUSPENDED
:

1864 
OS_TASK_STATE_PEND
:

1865 
OS_TASK_STATE_PEND_TIMEOUT
:

1866 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1867 
	`OS_Po1
(
p_obj
,

1868 
p_tcb
,

1869 
p_void
,

1870 
msg_size
,

1871 
ts
);

1873 #i(
OS_MSG_EN
 > 0u)

1874 
p_tcb
->
MsgP
 = 
p_void
;

1875 
p_tcb
->
MsgSize
 = 
msg_size
;

1877 
p_tcb
->
TS
 = 
ts
;

1879 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1880 
	`OS_PdLiRemove
(
p_tcb
);

1881 #i
OS_CFG_DBG_EN
 > 0u

1882 
	`OS_PdDbgNameRemove
(
p_obj
,

1883 
p_tcb
);

1886 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT
) {

1887 
	`OS_TickLiRemove
(
p_tcb
);

1889 
	`OS_RdyLiIn
(
p_tcb
);

1890 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1891 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1892 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1895 
OS_TASK_STATE_PEND_SUSPENDED
:

1896 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1897 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_MULTI
) {

1898 
	`OS_Po1
(
p_obj
,

1899 
p_tcb
,

1900 
p_void
,

1901 
msg_size
,

1902 
ts
);

1904 #i(
OS_MSG_EN
 > 0u)

1905 
p_tcb
->
MsgP
 = 
p_void
;

1906 
p_tcb
->
MsgSize
 = 
msg_size
;

1908 
p_tcb
->
TS
 = 
ts
;

1910 i(
p_obj
 !(
OS_PEND_OBJ
 *)0) {

1911 
	`OS_PdLiRemove
(
p_tcb
);

1912 #i
OS_CFG_DBG_EN
 > 0u

1913 
	`OS_PdDbgNameRemove
(
p_obj
,

1914 
p_tcb
);

1917 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
) {

1918 
	`OS_TickLiRemove
(
p_tcb
);

1920 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1921 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1922 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1928 
	}
}

1982 
	$OS_Po1
 (
OS_PEND_OBJ
 *
p_obj
,

1983 
OS_TCB
 *
p_tcb
,

1984 *
p_void
,

1985 
OS_MSG_SIZE
 
msg_size
,

1986 
CPU_TS
 
ts
)

1988 
OS_OBJ_QTY
 
n_nd_li
;

1989 
OS_PEND_DATA
 *
p_nd_da
;

1993 
p_nd_da
 = 
p_tcb
->
PdDaTblP
;

1994 
n_nd_li
 = 
p_tcb
->
PdDaTblErs
;

1996 
n_nd_li
 > (
OS_OBJ_QTY
)0) {

1997 i(
p_obj
 =
p_nd_da
->
PdObjP
) {

1998 
p_nd_da
->
RdyObjP
 = 
p_obj
;

1999 
p_nd_da
->
RdyMsgP
 = 
p_void
;

2000 
p_nd_da
->
RdyMsgSize
 = 
msg_size
;

2001 
p_nd_da
->
RdyTS
 = 
ts
;

2004 
p_nd_da
++;

2005 
n_nd_li
--;

2007 
	}
}

2052 
	$OS_RdyLiIn
 ()

2054 
OS_PRIO
 
i
;

2055 
OS_RDY_LIST
 *
p_rdy_li
;

2059 
i
 = 0u; i < 
OS_CFG_PRIO_MAX
; i++) {

2060 
p_rdy_li
 = &
OSRdyLi
[
i
];

2061 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)0;

2062 
p_rdy_li
->
HdP
 = (
OS_TCB
 *)0;

2063 
p_rdy_li
->
TaP
 = (
OS_TCB
 *)0;

2065 
	}
}

2086 
	$OS_RdyLiIn
 (
OS_TCB
 *
p_tcb
)

2088 
	`OS_PrioIn
(
p_tcb
->
Prio
);

2089 i(
p_tcb
->
Prio
 =
OSPrioCur
) {

2090 
	`OS_RdyLiInTa
(
p_tcb
);

2092 
	`OS_RdyLiInHd
(
p_tcb
);

2095 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

2096 
	`TRACE_OS_TASK_READY
(
p_tcb
);

2098 
	}
}

2157 
	$OS_RdyLiInHd
 (
OS_TCB
 *
p_tcb
)

2159 
OS_RDY_LIST
 *
p_rdy_li
;

2160 
OS_TCB
 *
p_tcb2
;

2164 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2165 i(
p_rdy_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

2166 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

2167 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2168 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2169 
p_rdy_li
->
HdP
 = 
p_tcb
;

2170 
p_rdy_li
->
TaP
 = 
p_tcb
;

2172 
p_rdy_li
->
NbrErs
++;

2173 
p_tcb
->
NextP
 = 
p_rdy_li
->
HdP
;

2174 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2175 
p_tcb2
 = 
p_rdy_li
->
HdP
;

2176 
p_tcb2
->
PvP
 = 
p_tcb
;

2177 
p_rdy_li
->
HdP
 = 
p_tcb
;

2179 
	}
}

2238 
	$OS_RdyLiInTa
 (
OS_TCB
 *
p_tcb
)

2240 
OS_RDY_LIST
 *
p_rdy_li
;

2241 
OS_TCB
 *
p_tcb2
;

2245 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2246 i(
p_rdy_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

2247 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)1;

2248 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2249 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2250 
p_rdy_li
->
HdP
 = 
p_tcb
;

2251 
p_rdy_li
->
TaP
 = 
p_tcb
;

2253 
p_rdy_li
->
NbrErs
++;

2254 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2255 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2256 
p_tcb
->
PvP
 = 
p_tcb2
;

2257 
p_tcb2
->
NextP
 = 
p_tcb
;

2258 
p_rdy_li
->
TaP
 = 
p_tcb
;

2260 
	}
}

2315 
	$OS_RdyLiMoveHdToTa
 (
OS_RDY_LIST
 *
p_rdy_li
)

2317 
OS_TCB
 *
p_tcb1
;

2318 
OS_TCB
 *
p_tcb2
;

2319 
OS_TCB
 *
p_tcb3
;

2323 
p_rdy_li
->
NbrErs
) {

2329 
p_tcb1
 = 
p_rdy_li
->
HdP
;

2330 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2331 
p_tcb1
->
PvP
 = 
p_tcb2
;

2332 
p_tcb1
->
NextP
 = (
OS_TCB
 *)0;

2333 
p_tcb2
->
PvP
 = (
OS_TCB
 *)0;

2334 
p_tcb2
->
NextP
 = 
p_tcb1
;

2335 
p_rdy_li
->
HdP
 = 
p_tcb2
;

2336 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2340 
p_tcb1
 = 
p_rdy_li
->
HdP
;

2341 
p_tcb2
 = 
p_rdy_li
->
TaP
;

2342 
p_tcb3
 = 
p_tcb1
->
NextP
;

2343 
p_tcb3
->
PvP
 = (
OS_TCB
 *)0;

2344 
p_tcb1
->
NextP
 = (
OS_TCB
 *)0;

2345 
p_tcb1
->
PvP
 = 
p_tcb2
;

2346 
p_tcb2
->
NextP
 = 
p_tcb1
;

2347 
p_rdy_li
->
HdP
 = 
p_tcb3
;

2348 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2351 
	}
}

2402 
	$OS_RdyLiRemove
 (
OS_TCB
 *
p_tcb
)

2404 
OS_RDY_LIST
 *
p_rdy_li
;

2405 
OS_TCB
 *
p_tcb1
;

2406 
OS_TCB
 *
p_tcb2
;

2410 
p_rdy_li
 = &
OSRdyLi
[
p_tcb
->
Prio
];

2411 
p_tcb1
 = 
p_tcb
->
PvP
;

2412 
p_tcb2
 = 
p_tcb
->
NextP
;

2413 i(
p_tcb1
 =(
OS_TCB
 *)0) {

2414 i(
p_tcb2
 =(
OS_TCB
 *)0) {

2415 
p_rdy_li
->
NbrErs
 = (
OS_OBJ_QTY
)0;

2416 
p_rdy_li
->
HdP
 = (
OS_TCB
 *)0;

2417 
p_rdy_li
->
TaP
 = (
OS_TCB
 *)0;

2418 
	`OS_PrioRemove
(
p_tcb
->
Prio
);

2420 
p_rdy_li
->
NbrErs
--;

2421 
p_tcb2
->
PvP
 = (
OS_TCB
 *)0;

2422 
p_rdy_li
->
HdP
 = 
p_tcb2
;

2425 
p_rdy_li
->
NbrErs
--;

2426 
p_tcb1
->
NextP
 = 
p_tcb2
;

2427 i(
p_tcb2
 =(
OS_TCB
 *)0) {

2428 
p_rdy_li
->
TaP
 = 
p_tcb1
;

2430 
p_tcb2
->
PvP
 = 
p_tcb1
;

2433 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2434 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2436 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

2437 
	`TRACE_OS_TASK_SUSPEND
(
p_tcb
);

2439 
	}
}

2457 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

2458 
	$OS_Sched0
 ()

2460 
	`CPU_SR_ALLOC
();

2464 
	`CPU_INT_DIS
();

2465 
OSPrioHighRdy
 = (
OS_PRIO
)0;

2466 
OSTCBHighRdyP
 = &
OSIQTaskTCB
;

2467 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2468 
OSTCBHighRdyP
->
CtxSwC
++;

2470 
OSTaskCtxSwC
++;

2471 
	`OS_TASK_SW
();

2472 
	`CPU_INT_EN
();

2473 
	}
}

2498 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2499 
	$OS_SchedLockTimeMsS
 ()

2501 i(
OSSchedLockNegC
 == 1u) {

2502 
OSSchedLockTimeBeg
 = 
	`CPU_TS_TmrRd
();

2504 
	}
}

2509 
	$OS_SchedLockTimeMsSt
 ()

2511 
CPU_TS_TMR
 
d
;

2514 i(
OSSchedLockNegC
 =(
OS_NESTING_CTR
)0) {

2515 
d
 = 
	`CPU_TS_TmrRd
()

2516 - 
OSSchedLockTimeBeg
;

2517 i(
OSSchedLockTimeMax
 < 
d
) {

2518 
OSSchedLockTimeMax
 = 
d
;

2520 i(
OSSchedLockTimeMaxCur
 < 
d
) {

2521 
OSSchedLockTimeMaxCur
 = 
d
;

2524 
	}
}

2544 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

2545 
	$OS_SchedRoundRob
 (
OS_RDY_LIST
 *
p_rdy_li
)

2547 
OS_TCB
 *
p_tcb
;

2548 
	`CPU_SR_ALLOC
();

2552 i(
OSSchedRoundRobEn
 !
DEF_TRUE
) {

2556 
	`CPU_CRITICAL_ENTER
();

2557 
p_tcb
 = 
p_rdy_li
->
HdP
;

2559 i(
p_tcb
 =(
OS_TCB
 *)0) {

2560 
	`CPU_CRITICAL_EXIT
();

2564 i(
p_tcb
 =&
OSIdTaskTCB
) {

2565 
	`CPU_CRITICAL_EXIT
();

2569 i(
p_tcb
->
TimeQuC
 > (
OS_TICK
)0) {

2570 
p_tcb
->
TimeQuC
--;

2573 i(
p_tcb
->
TimeQuC
 > (
OS_TICK
)0) {

2574 
	`CPU_CRITICAL_EXIT
();

2578 i(
p_rdy_li
->
NbrErs
 < (
OS_OBJ_QTY
)2) {

2579 
	`CPU_CRITICAL_EXIT
();

2583 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

2584 
	`CPU_CRITICAL_EXIT
();

2588 
	`OS_RdyLiMoveHdToTa
(
p_rdy_li
);

2589 
p_tcb
 = 
p_rdy_li
->
HdP
;

2590 i(
p_tcb
->
TimeQu
 =(
OS_TICK
)0) {

2591 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

2593 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

2595 
	`CPU_CRITICAL_EXIT
();

2596 
	}
}

2618 
	$OS_TaskBlock
 (
OS_TCB
 *
p_tcb
,

2619 
OS_TICK
 
timeout
)

2621 i(
timeout
 > (
OS_TICK
)0) {

2622 
	`OS_TickLiIn
(&
OSTickLiTimeout
, 
p_tcb
, 
timeout
);

2623 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT
;

2625 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND
;

2627 
	`OS_RdyLiRemove
(
p_tcb
);

2628 
	}
}

	@uCOS-III/Source/os_dbg.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_dbg__c
 = "$Id: $";

40 
CPU_INT08U
 cڡ 
	gOSDbg_DbgEn
 = 
OS_CFG_DBG_EN
;

42 #i
OS_CFG_DBG_EN
 > 0u

50 
CPU_INT08U
 cڡ 
	gOSDbg_ArgChkEn
 = 
OS_CFG_ARG_CHK_EN
;

51 
CPU_INT08U
 cڡ 
	gOSDbg_AHooksEn
 = 
OS_CFG_APP_HOOKS_EN
;

53 
CPU_INT32U
 cڡ 
	gOSDbg_EndessTe
 = 0x12345678LU;

55 
CPU_INT08U
 cڡ 
	gOSDbg_CdFromISRChkEn
 = 
OS_CFG_CALLED_FROM_ISR_CHK_EN
;

57 
CPU_INT08U
 cڡ 
	gOSDbg_FgEn
 = 
OS_CFG_FLAG_EN
;

58 
OS_FLAG_GRP
 cڡ 
	gOSDbg_FgG
 = { 0u };

59 #i
OS_CFG_FLAG_EN
 > 0u

60 
CPU_INT08U
 cڡ 
	gOSDbg_FgDEn
 = 
OS_CFG_FLAG_DEL_EN
;

61 
CPU_INT08U
 cڡ 
	gOSDbg_FgModeCEn
 = 
OS_CFG_FLAG_MODE_CLR_EN
;

62 
CPU_INT08U
 cڡ 
	gOSDbg_FgPdAbtEn
 = 
OS_CFG_FLAG_PEND_ABORT_EN
;

63 
CPU_INT16U
 cڡ 
	gOSDbg_FgGSize
 = (
OS_FLAG_GRP
);

64 
CPU_INT16U
 cڡ 
	gOSDbg_FgWidth
 = (
OS_FLAGS
);

66 
CPU_INT08U
 cڡ 
	gOSDbg_FgDEn
 = 0u;

67 
CPU_INT08U
 cڡ 
	gOSDbg_FgModeCEn
 = 0u;

68 
CPU_INT08U
 cڡ 
	gOSDbg_FgPdAbtEn
 = 0u;

69 
CPU_INT16U
 cڡ 
	gOSDbg_FgGSize
 = 0u;

70 
CPU_INT16U
 cڡ 
	gOSDbg_FgWidth
 = 0u;

73 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

74 
CPU_INT16U
 cڡ 
	gOSDbg_IQ
 = (
OS_INT_Q
);

76 
CPU_INT16U
 cڡ 
	gOSDbg_IQ
 = 0u;

79 
CPU_INT08U
 cڡ 
	gOSDbg_ISRPoDeedEn
 = 
OS_CFG_ISR_POST_DEFERRED_EN
;

81 
OS_MEM
 cڡ 
	gOSDbg_Mem
 = { 0u };

82 
CPU_INT08U
 cڡ 
	gOSDbg_MemEn
 = 
OS_CFG_MEM_EN
;

83 #i
OS_CFG_MEM_EN
 > 0u

84 
CPU_INT16U
 cڡ 
	gOSDbg_MemSize
 = (
OS_MEM
);

86 
CPU_INT16U
 cڡ 
	gOSDbg_MemSize
 = 0u;

90 #i(
OS_MSG_EN
) > 0u

91 
CPU_INT08U
 cڡ 
	gOSDbg_MsgEn
 = 1u;

92 
CPU_INT16U
 cڡ 
	gOSDbg_MsgSize
 = (
OS_MSG
);

93 
CPU_INT16U
 cڡ 
	gOSDbg_MsgPoSize
 = (
OS_MSG_POOL
);

94 
CPU_INT16U
 cڡ 
	gOSDbg_MsgQSize
 = (
OS_MSG_Q
);

96 
CPU_INT08U
 cڡ 
	gOSDbg_MsgEn
 = 0u;

97 
CPU_INT16U
 cڡ 
	gOSDbg_MsgSize
 = 0u;

98 
CPU_INT16U
 cڡ 
	gOSDbg_MsgPoSize
 = 0u;

99 
CPU_INT16U
 cڡ 
	gOSDbg_MsgQSize
 = 0u;

103 
OS_MUTEX
 cڡ 
	gOSDbg_Mux
 = { 0u };

104 
CPU_INT08U
 cڡ 
	gOSDbg_MuxEn
 = 
OS_CFG_MUTEX_EN
;

105 #i
OS_CFG_MUTEX_EN
 > 0u

106 
CPU_INT08U
 cڡ 
	gOSDbg_MuxDEn
 = 
OS_CFG_MUTEX_DEL_EN
;

107 
CPU_INT08U
 cڡ 
	gOSDbg_MuxPdAbtEn
 = 
OS_CFG_MUTEX_PEND_ABORT_EN
;

108 
CPU_INT16U
 cڡ 
	gOSDbg_MuxSize
 = (
OS_MUTEX
);

110 
CPU_INT08U
 cڡ 
	gOSDbg_MuxDEn
 = 0u;

111 
CPU_INT08U
 cڡ 
	gOSDbg_MuxPdAbtEn
 = 0u;

112 
CPU_INT16U
 cڡ 
	gOSDbg_MuxSize
 = 0u;

115 
CPU_INT08U
 cڡ 
	gOSDbg_ObjTyChkEn
 = 
OS_CFG_OBJ_TYPE_CHK_EN
;

118 
CPU_INT08U
 cڡ 
	gOSDbg_PdMuiEn
 = 
OS_CFG_PEND_MULTI_EN
;

119 
CPU_INT16U
 cڡ 
	gOSDbg_PdDaSize
 = (
OS_PEND_DATA
);

120 
CPU_INT16U
 cڡ 
	gOSDbg_PdLiSize
 = (
OS_PEND_LIST
);

121 
CPU_INT16U
 cڡ 
	gOSDbg_PdObjSize
 = (
OS_PEND_OBJ
);

124 
CPU_INT16U
 cڡ 
	gOSDbg_PrioMax
 = 
OS_CFG_PRIO_MAX
;

125 
CPU_INT16U
 cڡ 
	gOSDbg_PrioTblSize
 = (
OSPrioTbl
);

127 
CPU_INT16U
 cڡ 
	gOSDbg_PSize
 = (*);

130 
OS_Q
 cڡ 
	gOSDbg_Q
 = { 0u };

131 
CPU_INT08U
 cڡ 
	gOSDbg_QEn
 = 
OS_CFG_Q_EN
;

132 #i
OS_CFG_Q_EN
 > 0u

133 
CPU_INT08U
 cڡ 
	gOSDbg_QDEn
 = 
OS_CFG_Q_DEL_EN
;

134 
CPU_INT08U
 cڡ 
	gOSDbg_QFlushEn
 = 
OS_CFG_Q_FLUSH_EN
;

135 
CPU_INT08U
 cڡ 
	gOSDbg_QPdAbtEn
 = 
OS_CFG_Q_PEND_ABORT_EN
;

136 
CPU_INT16U
 cڡ 
	gOSDbg_QSize
 = (
OS_Q
);

138 
CPU_INT08U
 cڡ 
	gOSDbg_QDEn
 = 0u;

139 
CPU_INT08U
 cڡ 
	gOSDbg_QFlushEn
 = 0u;

140 
CPU_INT08U
 cڡ 
	gOSDbg_QPdAbtEn
 = 0u;

141 
CPU_INT16U
 cڡ 
	gOSDbg_QSize
 = 0u;

145 
CPU_INT08U
 cڡ 
	gOSDbg_SchedRoundRobEn
 = 
OS_CFG_SCHED_ROUND_ROBIN_EN
;

148 
OS_SEM
 cڡ 
	gOSDbg_Sem
 = { 0u };

149 
CPU_INT08U
 cڡ 
	gOSDbg_SemEn
 = 
OS_CFG_SEM_EN
;

150 #i
OS_CFG_SEM_EN
 > 0u

151 
CPU_INT08U
 cڡ 
	gOSDbg_SemDEn
 = 
OS_CFG_SEM_DEL_EN
;

152 
CPU_INT08U
 cڡ 
	gOSDbg_SemPdAbtEn
 = 
OS_CFG_SEM_PEND_ABORT_EN
;

153 
CPU_INT08U
 cڡ 
	gOSDbg_SemSEn
 = 
OS_CFG_SEM_SET_EN
;

154 
CPU_INT16U
 cڡ 
	gOSDbg_SemSize
 = (
OS_SEM
);

156 
CPU_INT08U
 cڡ 
	gOSDbg_SemDEn
 = 0u;

157 
CPU_INT08U
 cڡ 
	gOSDbg_SemPdAbtEn
 = 0u;

158 
CPU_INT08U
 cڡ 
	gOSDbg_SemSEn
 = 0u;

159 
CPU_INT16U
 cڡ 
	gOSDbg_SemSize
 = 0u;

163 
CPU_INT16U
 cڡ 
	gOSDbg_RdyLi
 = (
OS_RDY_LIST
);

164 
CPU_INT32U
 cڡ 
	gOSDbg_RdyLiSize
 = (
OSRdyLi
);

166 
CPU_INT08U
 cڡ 
	gOSDbg_StkWidth
 = (
CPU_STK
);

168 
CPU_INT08U
 cڡ 
	gOSDbg_StTaskEn
 = 
OS_CFG_STAT_TASK_EN
;

169 
CPU_INT08U
 cڡ 
	gOSDbg_StTaskStkChkEn
 = 
OS_CFG_STAT_TASK_STK_CHK_EN
;

171 
CPU_INT08U
 cڡ 
	gOSDbg_TaskChgePrioEn
 = 
OS_CFG_TASK_CHANGE_PRIO_EN
;

172 
CPU_INT08U
 cڡ 
	gOSDbg_TaskDEn
 = 
OS_CFG_TASK_DEL_EN
;

173 
CPU_INT08U
 cڡ 
	gOSDbg_TaskQEn
 = 
OS_CFG_TASK_Q_EN
;

174 
CPU_INT08U
 cڡ 
	gOSDbg_TaskQPdAbtEn
 = 
OS_CFG_TASK_Q_PEND_ABORT_EN
;

175 
CPU_INT08U
 cڡ 
	gOSDbg_TaskProfeEn
 = 
OS_CFG_TASK_PROFILE_EN
;

176 
CPU_INT16U
 cڡ 
	gOSDbg_TaskRegTblSize
 = 
OS_CFG_TASK_REG_TBL_SIZE
;

177 
CPU_INT08U
 cڡ 
	gOSDbg_TaskSemPdAbtEn
 = 
OS_CFG_TASK_SEM_PEND_ABORT_EN
;

178 
CPU_INT08U
 cڡ 
	gOSDbg_TaskSudEn
 = 
OS_CFG_TASK_SUSPEND_EN
;

181 
CPU_INT16U
 cڡ 
	gOSDbg_TCBSize
 = (
OS_TCB
);

183 
CPU_INT16U
 cڡ 
	gOSDbg_TickLiSize
 = (
OS_TICK_LIST
);

185 
CPU_INT08U
 cڡ 
	gOSDbg_TimeDlyHMSMEn
 = 
OS_CFG_TIME_DLY_HMSM_EN
;

186 
CPU_INT08U
 cڡ 
	gOSDbg_TimeDlyResumeEn
 = 
OS_CFG_TIME_DLY_RESUME_EN
;

188 #i
defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

189 
CPU_INT16U
 cڡ 
	gOSDbg_TLS_TblSize
 = 
OS_CFG_TLS_TBL_SIZE
 * (
OS_TLS
);

191 
CPU_INT16U
 cڡ 
	gOSDbg_TLS_TblSize
 = 0u;

195 
OS_TMR
 cڡ 
	gOSDbg_Tmr
 = { 0u };

196 
CPU_INT08U
 cڡ 
	gOSDbg_TmrEn
 = 
OS_CFG_TMR_EN
;

197 #i
OS_CFG_TMR_EN
 > 0u

198 
CPU_INT08U
 cڡ 
	gOSDbg_TmrDEn
 = 
OS_CFG_TMR_DEL_EN
;

199 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSize
 = (
OS_TMR
);

201 
CPU_INT08U
 cڡ 
	gOSDbg_TmrDEn
 = 0u;

202 
CPU_INT16U
 cڡ 
	gOSDbg_TmrSize
 = 0u;

205 
CPU_INT16U
 cڡ 
	gOSDbg_VsiNbr
 = 
OS_VERSION
;

215 
CPU_INT32U
 cڡ 
	gOSDbg_DaSize
 = (
OSINegC
)

217 #i
OS_CFG_APP_HOOKS_EN
 > 0u

218 + (
OS_ATaskCeHookP
)

219 + (
OS_ATaskDHookP
)

220 + (
OS_ATaskRuHookP
)

222 + (
OS_AIdTaskHookP
)

223 + (
OS_AStTaskHookP
)

224 + (
OS_ATaskSwHookP
)

225 + (
OS_ATimeTickHookP
)

228 + (
OSIdTaskC
)

229 + (
OSIdTaskTCB
)

231 #ifde
CPU_CFG_INT_DIS_MEAS_EN


232 + (
OSIDisTimeMax
)

235 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

236 + (
OSIQInP
)

237 + (
OSIQOutP
)

238 + (
OSIQNbrErs
)

239 + (
OSIQNbrErsMax
)

240 + (
OSIQOvfC
)

241 + (
OSIQTaskTCB
)

242 + (
OSIQTaskTimeMax
)

245 + (
OSRug
)

247 #ifde
OS_SAFETY_CRITICAL_IEC61508


248 + (
OSSatyCrilSFg
)

251 #i
OS_CFG_FLAG_EN
 > 0u

252 + (
OSFgDbgLiP
)

253 + (
OSFgQty
)

256 #i
OS_CFG_MEM_EN
 > 0u

257 #i
OS_CFG_DBG_EN
 > 0u

258 + (
OSMemDbgLiP
)

260 + (
OSMemQty
)

263 #i
OS_MSG_EN
 > 0u

264 + (
OSMsgPo
)

267 #i
OS_CFG_MUTEX_EN
 > 0u

268 #i
OS_CFG_DBG_EN
 > 0u

269 + (
OSMuxDbgLiP
)

271 + (
OSMuxQty
)

274 + (
OSPrioCur
)

275 + (
OSPrioHighRdy
)

276 + (
OSPrioSaved
)

277 + (
OSPrioTbl
)

279 #i
OS_CFG_Q_EN
 > 0u

280 #i
OS_CFG_DBG_EN
 > 0u

281 + (
OSQDbgLiP
)

283 + (
OSQQty
)

286 + (
OSRdyLi
)

288 + (
OSSchedLockNegC
)

290 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

291 + (
OSSchedLockTimeBeg
)

292 + (
OSSchedLockTimeMax
)

293 + (
OSSchedLockTimeMaxCur
)

296 #i
OS_CFG_SCHED_ROUND_ROBIN_EN


297 + (
OSSchedRoundRobDtTimeQu
)

298 + (
OSSchedRoundRobEn
)

301 #i
OS_CFG_SEM_EN
 > 0u

302 #i
OS_CFG_DBG_EN
 > 0u

303 + (
OSSemDbgLiP
)

305 + (
OSSemQty
)

307 + (
OSTaskCtxSwC
)

308 #i
OS_CFG_DBG_EN
 > 0u

309 + (
OSTaskDbgLiP
)

311 + (
OSTaskQty
)

313 #i
OS_CFG_STAT_TASK_EN
 > 0u

314 + (
OSStRetFg
)

315 + (
OSStTaskCPUUge
)

316 + (
OSStTaskCPUUgeMax
)

317 + (
OSStTaskC
)

318 + (
OSStTaskCMax
)

319 + (
OSStTaskCRun
)

320 + (
OSStTaskRdy
)

321 + (
OSStTaskTCB
)

322 + (
OSStTaskTimeMax
)

325 + (
OSTickC
)

326 + (
OSTickTaskTCB
)

327 + (
OSTickTaskTimeMax
)

328 + (
OSTickLiDly
)

329 + (
OSTickLiTimeout
)

331 #i
OS_CFG_TMR_EN
 > 0u

332 #i
OS_CFG_DBG_EN
 > 0u

333 + (
OSTmrDbgLiP
)

335 + (
OSTmrLiErs
)

336 + (
OSTmrLiP
)

337 #i
OS_CFG_MUTEX_EN
 > 0u

338 + (
OSTmrMux
)

340 + (
OSTmrQty
)

341 + (
OSTmrTaskTCB
)

342 + (
OSTmrTaskTimeMax
)

343 + (
OSTmrTickC
)

344 + (
OSTmrUpdeC
)

345 + (
OSTmrUpdeC
)

348 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

349 + (
OSTaskRegNextAvaID
)

352 + (
OSTCBCurP
)

353 + (
OSTCBHighRdyP
);

375 
	$OS_Dbg_In
 ()

377 
CPU_INT08U
 cڡ *
p_mp08
;

378 
CPU_INT16U
 cڡ *
p_mp16
;

379 
CPU_INT32U
 cڡ *
p_mp32
;

382 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_DbgEn
;

384 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_DaSize
;

386 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ArgChkEn
;

387 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_AHooksEn
;

389 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_EndessTe
;

391 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_CdFromISRChkEn
;

393 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgG
;

394 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgEn
;

395 #i
OS_CFG_FLAG_EN
 > 0u

396 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgDEn
;

397 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgModeCEn
;

398 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_FgPdAbtEn
;

399 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgGSize
;

400 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_FgWidth
;

403 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

404 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_IQ
;

407 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ISRPoDeedEn
;

409 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Mem
;

410 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MemEn
;

411 #i
OS_CFG_MEM_EN
 > 0u

412 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MemSize
;

415 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MsgEn
;

416 #i(
OS_MSG_EN
) > 0u

417 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgSize
;

418 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgPoSize
;

419 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MsgQSize
;

422 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Mux
;

423 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxEn
;

424 #i(
OS_CFG_MUTEX_EN
) > 0u

425 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxDEn
;

426 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_MuxPdAbtEn
;

427 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_MuxSize
;

430 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_ObjTyChkEn
;

432 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_PdMuiEn
;

433 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdDaSize
;

434 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdLiSize
;

435 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PdObjSize
;

437 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PrioMax
;

438 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PrioTblSize
;

440 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_PSize
;

442 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Q
;

443 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QEn
;

444 #i(
OS_CFG_Q_EN
) > 0u

445 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QDEn
;

446 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QFlushEn
;

447 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_QPdAbtEn
;

448 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_QSize
;

451 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SchedRoundRobEn
;

453 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Sem
;

454 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemEn
;

455 #i(
OS_CFG_SEM_EN
) > 0u

456 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemDEn
;

457 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_SemPdAbtEn
;

458 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SemSEn
;

459 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_SemSize
;

462 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_RdyLi
;

463 
p_mp32
 = (
CPU_INT32U
 cڡ *)&
OSDbg_RdyLiSize
;

465 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_StkWidth
;

467 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_StTaskEn
;

468 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_StTaskStkChkEn
;

470 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskChgePrioEn
;

471 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskDEn
;

472 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskQEn
;

473 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskQPdAbtEn
;

474 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskProfeEn
;

475 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TaskRegTblSize
;

476 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskSemPdAbtEn
;

477 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TaskSudEn
;

479 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TCBSize
;

481 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TickLiSize
;

483 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TimeDlyHMSMEn
;

484 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TimeDlyResumeEn
;

487 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_Tmr
;

488 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TmrEn
;

489 #i(
OS_CFG_TMR_EN
) > 0u

490 
p_mp08
 = (
CPU_INT08U
 cڡ *)&
OSDbg_TmrDEn
;

491 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_TmrSize
;

494 
p_mp16
 = (
CPU_INT16U
 cڡ *)&
OSDbg_VsiNbr
;

496 
p_mp08
 =_temp08;

497 
p_mp16
 =_temp16;

498 
p_mp32
 =_temp32;

499 
	}
}

	@uCOS-III/Source/os_flag.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_ag__c
 = "$Id: $";

41 #i
OS_CFG_FLAG_EN
 > 0u

70 
	$OSFgCe
 (
OS_FLAG_GRP
 *
p_g
,

71 
CPU_CHAR
 *
p_me
,

72 
OS_FLAGS
 
ags
,

73 
OS_ERR
 *
p_r
)

75 
	`CPU_SR_ALLOC
();

79 #ifde
OS_SAFETY_CRITICAL


80 i(
p_r
 =(
OS_ERR
 *)0) {

81 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

86 #ifde
OS_SAFETY_CRITICAL_IEC61508


87 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

88 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

93 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

94 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

95 *
p_r
 = 
OS_ERR_CREATE_ISR
;

100 #i
OS_CFG_ARG_CHK_EN
 > 0u

101 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

102 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

107 
	`OS_CRITICAL_ENTER
();

108 #i
OS_OBJ_TYPE_REQ
 > 0u

109 
p_g
->
Ty
 = 
OS_OBJ_TYPE_FLAG
;

111 #i
OS_CFG_DBG_EN
 > 0u

112 
p_g
->
NameP
 = 
p_me
;

114 ()&
p_me
;

116 
p_g
->
Fgs
 = 
ags
;

117 
p_g
->
TS
 = (
CPU_TS
)0;

118 
	`OS_PdLiIn
(&
p_g
->
PdLi
);

120 #i
OS_CFG_DBG_EN
 > 0u

121 
	`OS_FgDbgLiAdd
(
p_g
);

123 
OSFgQty
++;

125 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

126 
	`TRACE_OS_FLAG_CREATE
(
p_g
, 
p_me
);

129 
	`OS_CRITICAL_EXIT_NO_SCHED
();

130 *
p_r
 = 
OS_ERR_NONE
;

131 
	}
}

165 #i
OS_CFG_FLAG_DEL_EN
 > 0u

166 
OS_OBJ_QTY
 
	$OSFgD
 (
OS_FLAG_GRP
 *
p_g
,

167 
OS_OPT
 
t
,

168 
OS_ERR
 *
p_r
)

170 
OS_OBJ_QTY
 
t
;

171 
OS_OBJ_QTY
 
nbr_sks
;

172 
OS_PEND_DATA
 *
p_nd_da
;

173 
OS_PEND_LIST
 *
p_nd_li
;

174 
OS_TCB
 *
p_tcb
;

175 
CPU_TS
 
ts
;

176 
	`CPU_SR_ALLOC
();

180 #ifde
OS_SAFETY_CRITICAL


181 i(
p_r
 =(
OS_ERR
 *)0) {

182 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

183  ((
OS_OBJ_QTY
)0);

187 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

188 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

189 *
p_r
 = 
OS_ERR_DEL_ISR
;

190  ((
OS_OBJ_QTY
)0);

194 #i
OS_CFG_ARG_CHK_EN
 > 0u

195 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

196 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

197  ((
OS_OBJ_QTY
)0);

199 
t
) {

200 
OS_OPT_DEL_NO_PEND
:

201 
OS_OPT_DEL_ALWAYS
:

205 *
p_r
 = 
OS_ERR_OPT_INVALID
;

206  ((
OS_OBJ_QTY
)0);

210 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

211 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

212 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

213  ((
OS_OBJ_QTY
)0);

216 
	`OS_CRITICAL_ENTER
();

217 
p_nd_li
 = &
p_g
->
PdLi
;

218 
t
 = 
p_nd_li
->
NbrErs
;

219 
nbr_sks
 = 
t
;

220 
t
) {

221 
OS_OPT_DEL_NO_PEND
:

222 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

223 #i
OS_CFG_DBG_EN
 > 0u

224 
	`OS_FgDbgLiRemove
(
p_g
);

226 
OSFgQty
--;

227 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

228 
	`TRACE_OS_FLAG_DEL
(
p_g
);

230 
	`OS_FgC
(
p_g
);

232 
	`OS_CRITICAL_EXIT
();

234 *
p_r
 = 
OS_ERR_NONE
;

236 
	`OS_CRITICAL_EXIT
();

237 *
p_r
 = 
OS_ERR_TASK_WAITING
;

241 
OS_OPT_DEL_ALWAYS
:

242 
ts
 = 
	`OS_TS_GET
();

243 
t
 > 0u) {

244 
p_nd_da
 = 
p_nd_li
->
HdP
;

245 
p_tcb
 = 
p_nd_da
->
TCBP
;

246 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_g
),

247 
p_tcb
,

248 
ts
);

249 
t
--;

251 #i
OS_CFG_DBG_EN
 > 0u

252 
	`OS_FgDbgLiRemove
(
p_g
);

254 
OSFgQty
--;

255 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

256 
	`TRACE_OS_FLAG_DEL
(
p_g
);

258 
	`OS_FgC
(
p_g
);

259 
	`OS_CRITICAL_EXIT_NO_SCHED
();

261 
	`OSSched
();

262 *
p_r
 = 
OS_ERR_NONE
;

266 
	`OS_CRITICAL_EXIT
();

267 *
p_r
 = 
OS_ERR_OPT_INVALID
;

270  (
nbr_sks
);

271 
	}
}

333 
OS_FLAGS
 
	$OSFgPd
 (
OS_FLAG_GRP
 *
p_g
,

334 
OS_FLAGS
 
ags
,

335 
OS_TICK
 
timeout
,

336 
OS_OPT
 
t
,

337 
CPU_TS
 *
p_ts
,

338 
OS_ERR
 *
p_r
)

340 
CPU_BOOLEAN
 
csume
;

341 
OS_FLAGS
 
ags_rdy
;

342 
OS_OPT
 
mode
;

343 
OS_PEND_DATA
 
nd_da
;

344 
	`CPU_SR_ALLOC
();

348 #ifde
OS_SAFETY_CRITICAL


349 i(
p_r
 =(
OS_ERR
 *)0) {

350 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

351 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

353 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

354  ((
OS_FLAGS
)0);

358 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

359 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

360 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

361 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

363 *
p_r
 = 
OS_ERR_PEND_ISR
;

364  ((
OS_FLAGS
)0);

368 #i
OS_CFG_ARG_CHK_EN
 > 0u

369 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

370 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

371 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

373 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

374  ((
OS_FLAGS
)0);

376 
t
) {

377 
OS_OPT_PEND_FLAG_CLR_ALL
:

378 
OS_OPT_PEND_FLAG_CLR_ANY
:

379 
OS_OPT_PEND_FLAG_SET_ALL
:

380 
OS_OPT_PEND_FLAG_SET_ANY
:

381 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
:

382 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
:

383 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
:

384 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
:

385 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_NON_BLOCKING
:

386 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_NON_BLOCKING
:

387 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_NON_BLOCKING
:

388 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_NON_BLOCKING
:

389 
OS_OPT_PEND_FLAG_CLR_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

390 
OS_OPT_PEND_FLAG_CLR_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

391 
OS_OPT_PEND_FLAG_SET_ALL
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

392 
OS_OPT_PEND_FLAG_SET_ANY
 | 
OS_OPT_PEND_FLAG_CONSUME
 | 
OS_OPT_PEND_NON_BLOCKING
:

396 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

397 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

399 *
p_r
 = 
OS_ERR_OPT_INVALID
;

400  ((
OS_OBJ_QTY
)0);

404 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

405 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

406 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

407 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

409 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

410  ((
OS_FLAGS
)0);

414 i((
t
 & 
OS_OPT_PEND_FLAG_CONSUME
!(
OS_OPT
)0) {

415 
csume
 = 
DEF_TRUE
;

417 
csume
 = 
DEF_FALSE
;

420 i(
p_ts
 !(
CPU_TS
 *)0) {

421 *
p_ts
 = (
CPU_TS
)0;

424 
mode
 = 
t
 & 
OS_OPT_PEND_FLAG_MASK
;

425 
	`CPU_CRITICAL_ENTER
();

426 
mode
) {

427 
OS_OPT_PEND_FLAG_SET_ALL
:

428 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
ags
);

429 i(
ags_rdy
 =
ags
) {

430 i(
csume
 =
DEF_TRUE
) {

431 
p_g
->
Fgs
 &~
ags_rdy
;

433 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

434 i(
p_ts
 !(
CPU_TS
 *)0) {

435 *
p_ts
 = 
p_g
->
TS
;

437 
	`CPU_CRITICAL_EXIT
();

438 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

439 
	`TRACE_OS_FLAG_PEND
(
p_g
);

441 *
p_r
 = 
OS_ERR_NONE
;

442  (
ags_rdy
);

444 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

445 
	`CPU_CRITICAL_EXIT
();

446 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

447 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

449 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

450  ((
OS_FLAGS
)0);

452 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

453 
	`CPU_CRITICAL_EXIT
();

454 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

455 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

457 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

458  ((
OS_FLAGS
)0);

462 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

463 
	`OS_FgBlock
(&
nd_da
,

464 
p_g
,

465 
ags
,

466 
t
,

467 
timeout
);

468 
	`OS_CRITICAL_EXIT_NO_SCHED
();

472 
OS_OPT_PEND_FLAG_SET_ANY
:

473 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
ags
);

474 i(
ags_rdy
 !(
OS_FLAGS
)0) {

475 i(
csume
 =
DEF_TRUE
) {

476 
p_g
->
Fgs
 &~
ags_rdy
;

478 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

479 i(
p_ts
 !(
CPU_TS
 *)0) {

480 *
p_ts
 = 
p_g
->
TS
;

482 
	`CPU_CRITICAL_EXIT
();

483 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

484 
	`TRACE_OS_FLAG_PEND
(
p_g
);

486 *
p_r
 = 
OS_ERR_NONE
;

487  (
ags_rdy
);

489 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

490 
	`CPU_CRITICAL_EXIT
();

491 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

492  ((
OS_FLAGS
)0);

494 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

495 
	`CPU_CRITICAL_EXIT
();

496 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

497  ((
OS_FLAGS
)0);

501 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

502 
	`OS_FgBlock
(&
nd_da
,

503 
p_g
,

504 
ags
,

505 
t
,

506 
timeout
);

507 
	`OS_CRITICAL_EXIT_NO_SCHED
();

511 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

512 
OS_OPT_PEND_FLAG_CLR_ALL
:

513 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
ags
);

514 i(
ags_rdy
 =
ags
) {

515 i(
csume
 =
DEF_TRUE
) {

516 
p_g
->
Fgs
 |
ags_rdy
;

518 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

519 i(
p_ts
 !(
CPU_TS
 *)0) {

520 *
p_ts
 = 
p_g
->
TS
;

522 
	`CPU_CRITICAL_EXIT
();

523 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

524 
	`TRACE_OS_FLAG_PEND
(
p_g
);

526 *
p_r
 = 
OS_ERR_NONE
;

527  (
ags_rdy
);

529 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

530 
	`CPU_CRITICAL_EXIT
();

531 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

532  ((
OS_FLAGS
)0);

534 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

535 
	`CPU_CRITICAL_EXIT
();

536 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

537  ((
OS_FLAGS
)0);

541 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

542 
	`OS_FgBlock
(&
nd_da
,

543 
p_g
,

544 
ags
,

545 
t
,

546 
timeout
);

547 
	`OS_CRITICAL_EXIT_NO_SCHED
();

551 
OS_OPT_PEND_FLAG_CLR_ANY
:

552 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
ags
);

553 i(
ags_rdy
 !(
OS_FLAGS
)0) {

554 i(
csume
 =
DEF_TRUE
) {

555 
p_g
->
Fgs
 |
ags_rdy
;

557 
OSTCBCurP
->
FgsRdy
 = 
ags_rdy
;

558 i(
p_ts
 !(
CPU_TS
 *)0) {

559 *
p_ts
 = 
p_g
->
TS
;

561 
	`CPU_CRITICAL_EXIT
();

562 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

563 
	`TRACE_OS_FLAG_PEND
(
p_g
);

565 *
p_r
 = 
OS_ERR_NONE
;

566  (
ags_rdy
);

568 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

569 
	`CPU_CRITICAL_EXIT
();

570 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

571  ((
OS_FLAGS
)0);

573 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

574 
	`CPU_CRITICAL_EXIT
();

575 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

576  ((
OS_FLAGS
)0);

580 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

581 
	`OS_FgBlock
(&
nd_da
,

582 
p_g
,

583 
ags
,

584 
t
,

585 
timeout
);

586 
	`OS_CRITICAL_EXIT_NO_SCHED
();

592 
	`CPU_CRITICAL_EXIT
();

593 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

594 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

596 *
p_r
 = 
OS_ERR_OPT_INVALID
;

597  ((
OS_FLAGS
)0);

599 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

600 
	`TRACE_OS_FLAG_PEND_BLOCK
(
p_g
);

602 
	`OSSched
();

604 
	`CPU_CRITICAL_ENTER
();

605 
OSTCBCurP
->
PdStus
) {

606 
OS_STATUS_PEND_OK
:

607 i(
p_ts
 !(
CPU_TS
 *)0) {

608 *
p_ts
 = 
OSTCBCurP
->
TS
;

610 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

611 
	`TRACE_OS_FLAG_PEND
(
p_g
);

613 *
p_r
 = 
OS_ERR_NONE
;

616 
OS_STATUS_PEND_ABORT
:

617 i(
p_ts
 !(
CPU_TS
 *)0) {

618 *
p_ts
 = 
OSTCBCurP
->
TS
;

620 
	`CPU_CRITICAL_EXIT
();

621 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

622 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

624 *
p_r
 = 
OS_ERR_PEND_ABORT
;

627 
OS_STATUS_PEND_TIMEOUT
:

628 i(
p_ts
 !(
CPU_TS
 *)0) {

629 *
p_ts
 = (
CPU_TS
 )0;

631 
	`CPU_CRITICAL_EXIT
();

632 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

633 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

635 *
p_r
 = 
OS_ERR_TIMEOUT
;

638 
OS_STATUS_PEND_DEL
:

639 i(
p_ts
 !(
CPU_TS
 *)0) {

640 *
p_ts
 = 
OSTCBCurP
->
TS
;

642 
	`CPU_CRITICAL_EXIT
();

643 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

644 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

646 *
p_r
 = 
OS_ERR_OBJ_DEL
;

650 
	`CPU_CRITICAL_EXIT
();

651 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

652 
	`TRACE_OS_FLAG_PEND_FAILED
(
p_g
);

654 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

657 i(*
p_r
 !
OS_ERR_NONE
) {

658  ((
OS_FLAGS
)0);

661 
ags_rdy
 = 
OSTCBCurP
->
FgsRdy
;

662 i(
csume
 =
DEF_TRUE
) {

663 
mode
) {

664 
OS_OPT_PEND_FLAG_SET_ALL
:

665 
OS_OPT_PEND_FLAG_SET_ANY
:

666 
p_g
->
Fgs
 &~
ags_rdy
;

669 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

670 
OS_OPT_PEND_FLAG_CLR_ALL
:

671 
OS_OPT_PEND_FLAG_CLR_ANY
:

672 
p_g
->
Fgs
 |
ags_rdy
;

676 
	`CPU_CRITICAL_EXIT
();

677 *
p_r
 = 
OS_ERR_OPT_INVALID
;

678  ((
OS_FLAGS
)0);

681 
	`CPU_CRITICAL_EXIT
();

682 *
p_r
 = 
OS_ERR_NONE
;

683  (
ags_rdy
);

684 
	}
}

720 #i
OS_CFG_FLAG_PEND_ABORT_EN
 > 0u

721 
OS_OBJ_QTY
 
	$OSFgPdAbt
 (
OS_FLAG_GRP
 *
p_g
,

722 
OS_OPT
 
t
,

723 
OS_ERR
 *
p_r
)

725 
OS_PEND_LIST
 *
p_nd_li
;

726 
OS_TCB
 *
p_tcb
;

727 
CPU_TS
 
ts
;

728 
OS_OBJ_QTY
 
nbr_sks
;

729 
	`CPU_SR_ALLOC
();

733 #ifde
OS_SAFETY_CRITICAL


734 i(
p_r
 =(
OS_ERR
 *)0) {

735 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

736  ((
OS_OBJ_QTY
)0u);

740 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

741 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

742 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

743  ((
OS_OBJ_QTY
)0u);

747 #i
OS_CFG_ARG_CHK_EN
 > 0u

748 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

749 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

750  ((
OS_OBJ_QTY
)0u);

752 
t
) {

753 
OS_OPT_PEND_ABORT_1
:

754 
OS_OPT_PEND_ABORT_ALL
:

755 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

756 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

760 *
p_r
 = 
OS_ERR_OPT_INVALID
;

761  ((
OS_OBJ_QTY
)0u);

765 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

766 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

767 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

768  ((
OS_OBJ_QTY
)0u);

772 
	`CPU_CRITICAL_ENTER
();

773 
p_nd_li
 = &
p_g
->
PdLi
;

774 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

775 
	`CPU_CRITICAL_EXIT
();

776 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

777  ((
OS_OBJ_QTY
)0u);

780 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

781 
nbr_sks
 = 0u;

782 
ts
 = 
	`OS_TS_GET
();

783 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

784 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

785 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_g
),

786 
p_tcb
,

787 
ts
);

788 
nbr_sks
++;

789 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

793 
	`OS_CRITICAL_EXIT_NO_SCHED
();

795 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

796 
	`OSSched
();

799 *
p_r
 = 
OS_ERR_NONE
;

800  (
nbr_sks
);

801 
	}
}

821 
OS_FLAGS
 
	$OSFgPdGFgsRdy
 (
OS_ERR
 *
p_r
)

823 
OS_FLAGS
 
ags
;

824 
	`CPU_SR_ALLOC
();

828 #ifde
OS_SAFETY_CRITICAL


829 i(
p_r
 =(
OS_ERR
 *)0) {

830 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

831  ((
OS_FLAGS
)0);

835 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

836 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

837 *
p_r
 = 
OS_ERR_PEND_ISR
;

838  ((
OS_FLAGS
)0);

842 
	`CPU_CRITICAL_ENTER
();

843 
ags
 = 
OSTCBCurP
->
FgsRdy
;

844 
	`CPU_CRITICAL_EXIT
();

845 *
p_r
 = 
OS_ERR_NONE
;

846  (
ags
);

847 
	}
}

891 
OS_FLAGS
 
	$OSFgPo
 (
OS_FLAG_GRP
 *
p_g
,

892 
OS_FLAGS
 
ags
,

893 
OS_OPT
 
t
,

894 
OS_ERR
 *
p_r
)

896 
OS_FLAGS
 
ags_cur
;

897 
CPU_TS
 
ts
;

901 #ifde
OS_SAFETY_CRITICAL


902 i(
p_r
 =(
OS_ERR
 *)0) {

903 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

904 
	`TRACE_OS_FLAG_POST_FAILED
(
p_g
);

906 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

907  ((
OS_FLAGS
)0);

911 #i
OS_CFG_ARG_CHK_EN
 > 0u

912 i(
p_g
 =(
OS_FLAG_GRP
 *)0) {

913 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

914 
	`TRACE_OS_FLAG_POST_FAILED
(
p_g
);

916 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

917  ((
OS_FLAGS
)0);

919 
t
) {

920 
OS_OPT_POST_FLAG_SET
:

921 
OS_OPT_POST_FLAG_CLR
:

922 
OS_OPT_POST_FLAG_SET
 | 
OS_OPT_POST_NO_SCHED
:

923 
OS_OPT_POST_FLAG_CLR
 | 
OS_OPT_POST_NO_SCHED
:

927 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

928 
	`TRACE_OS_FLAG_POST_FAILED
(
p_g
);

930 *
p_r
 = 
OS_ERR_OPT_INVALID
;

931  ((
OS_FLAGS
)0);

935 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

936 i(
p_g
->
Ty
 !
OS_OBJ_TYPE_FLAG
) {

937 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

938 
	`TRACE_OS_FLAG_POST_FAILED
(
p_g
);

940 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

941  ((
OS_FLAGS
)0);

945 
ts
 = 
	`OS_TS_GET
();

946 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

947 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

948 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_FLAG
,

949 (*)
p_g
,

951 (
OS_MSG_SIZE
)0,

952 (
OS_FLAGS
 )
ags
,

953 (
OS_OPT
 )
t
,

954 (
CPU_TS
 )
ts
,

955 (
OS_ERR
 *)
p_r
);

956 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

957 
	`TRACE_OS_FLAG_POST
(
p_g
);

959  ((
OS_FLAGS
)0);

963 
ags_cur
 = 
	`OS_FgPo
(
p_g
,

964 
ags
,

965 
t
,

966 
ts
,

967 
p_r
);

969 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

970 
	`TRACE_OS_FLAG_POST
(
p_g
);

973  (
ags_cur
);

974 
	}
}

1013 
	$OS_FgBlock
 (
OS_PEND_DATA
 *
p_nd_da
,

1014 
OS_FLAG_GRP
 *
p_g
,

1015 
OS_FLAGS
 
ags
,

1016 
OS_OPT
 
t
,

1017 
OS_TICK
 
timeout
)

1019 
OSTCBCurP
->
FgsPd
 = 
ags
;

1020 
OSTCBCurP
->
FgsO
 = 
t
;

1021 
OSTCBCurP
->
FgsRdy
 = (
OS_FLAGS
)0;

1023 
	`OS_Pd
(
p_nd_da
,

1024 (
OS_PEND_OBJ
 *)((*)
p_g
),

1025 
OS_TASK_PEND_ON_FLAG
,

1026 
timeout
);

1027 
	}
}

1046 
	$OS_FgC
 (
OS_FLAG_GRP
 *
p_g
)

1048 
OS_PEND_LIST
 *
p_nd_li
;

1051 #i
OS_OBJ_TYPE_REQ
 > 0u

1052 
p_g
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

1054 #i
OS_CFG_DBG_EN
 > 0u

1055 
p_g
->
NameP
 = (
CPU_CHAR
 *)((*)"?FLAG");

1057 
p_g
->
Fgs
 = (
OS_FLAGS
 )0;

1058 
p_nd_li
 = &
p_g
->
PdLi
;

1059 
	`OS_PdLiIn
(
p_nd_li
);

1060 
	}
}

1080 
	$OS_FgIn
 (
OS_ERR
 *
p_r
)

1082 #ifde
OS_SAFETY_CRITICAL


1083 i(
p_r
 =(
OS_ERR
 *)0) {

1084 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1089 #i
OS_CFG_DBG_EN
 > 0u

1090 
OSFgDbgLiP
 = (
OS_FLAG_GRP
 *)0;

1093 
OSFgQty
 = (
OS_OBJ_QTY
 )0;

1094 *
p_r
 = 
OS_ERR_NONE
;

1095 
	}
}

1113 #i
OS_CFG_DBG_EN
 > 0u

1114 
	$OS_FgDbgLiAdd
 (
OS_FLAG_GRP
 *
p_g
)

1116 
p_g
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

1117 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1118 i(
OSFgDbgLiP
 =(
OS_FLAG_GRP
 *)0) {

1119 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1121 
p_g
->
DbgNextP
 = 
OSFgDbgLiP
;

1122 
OSFgDbgLiP
->
DbgPvP
 = 
p_g
;

1124 
OSFgDbgLiP
 = 
p_g
;

1125 
	}
}

1129 
	$OS_FgDbgLiRemove
 (
OS_FLAG_GRP
 *
p_g
)

1131 
OS_FLAG_GRP
 *
p_g_xt
;

1132 
OS_FLAG_GRP
 *
p_g_ev
;

1135 
p_g_ev
 = 
p_g
->
DbgPvP
;

1136 
p_g_xt
 = 
p_g
->
DbgNextP
;

1138 i(
p_g_ev
 =(
OS_FLAG_GRP
 *)0) {

1139 
OSFgDbgLiP
 = 
p_g_xt
;

1140 i(
p_g_xt
 !(
OS_FLAG_GRP
 *)0) {

1141 
p_g_xt
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1143 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1145 } i(
p_g_xt
 =(
OS_FLAG_GRP
 *)0) {

1146 
p_g_ev
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1147 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1150 
p_g_ev
->
DbgNextP
 = 
p_g_xt
;

1151 
p_g_xt
->
DbgPvP
 = 
p_g_ev
;

1152 
p_g
->
DbgNextP
 = (
OS_FLAG_GRP
 *)0;

1153 
p_g
->
DbgPvP
 = (
OS_FLAG_GRP
 *)0;

1155 
	}
}

1202 
OS_FLAGS
 
	$OS_FgPo
 (
OS_FLAG_GRP
 *
p_g
,

1203 
OS_FLAGS
 
ags
,

1204 
OS_OPT
 
t
,

1205 
CPU_TS
 
ts
,

1206 
OS_ERR
 *
p_r
)

1208 
OS_FLAGS
 
ags_cur
;

1209 
OS_FLAGS
 
ags_rdy
;

1210 
OS_OPT
 
mode
;

1211 
OS_PEND_DATA
 *
p_nd_da
;

1212 
OS_PEND_DATA
 *
p_nd_da_xt
;

1213 
OS_PEND_LIST
 *
p_nd_li
;

1214 
OS_TCB
 *
p_tcb
;

1215 
	`CPU_SR_ALLOC
();

1219 
	`CPU_CRITICAL_ENTER
();

1220 
t
) {

1221 
OS_OPT_POST_FLAG_SET
:

1222 
OS_OPT_POST_FLAG_SET
 | 
OS_OPT_POST_NO_SCHED
:

1223 
p_g
->
Fgs
 |
ags
;

1226 
OS_OPT_POST_FLAG_CLR
:

1227 
OS_OPT_POST_FLAG_CLR
 | 
OS_OPT_POST_NO_SCHED
:

1228 
p_g
->
Fgs
 &~
ags
;

1232 
	`CPU_CRITICAL_EXIT
();

1233 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1234  ((
OS_FLAGS
)0);

1236 
p_g
->
TS
 = 
ts
;

1237 
p_nd_li
 = &
p_g
->
PdLi
;

1238 i(
p_nd_li
->
NbrErs
 == 0u) {

1239 
	`CPU_CRITICAL_EXIT
();

1240 *
p_r
 = 
OS_ERR_NONE
;

1241  (
p_g
->
Fgs
);

1244 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

1245 
p_nd_da
 = 
p_nd_li
->
HdP
;

1246 
p_tcb
 = 
p_nd_da
->
TCBP
;

1247 
p_tcb
 !(
OS_TCB
 *)0) {

1248 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

1249 
mode
 = 
p_tcb
->
FgsO
 & 
OS_OPT_PEND_FLAG_MASK
;

1250 
mode
) {

1251 
OS_OPT_PEND_FLAG_SET_ALL
:

1252 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1253 i(
ags_rdy
 =
p_tcb
->
FgsPd
) {

1254 
	`OS_FgTaskRdy
(
p_tcb
,

1255 
ags_rdy
,

1256 
ts
);

1260 
OS_OPT_PEND_FLAG_SET_ANY
:

1261 
ags_rdy
 = (
OS_FLAGS
)(
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1262 i(
ags_rdy
 !(
OS_FLAGS
)0) {

1263 
	`OS_FgTaskRdy
(
p_tcb
,

1264 
ags_rdy
,

1265 
ts
);

1269 #i
OS_CFG_FLAG_MODE_CLR_EN
 > 0u

1270 
OS_OPT_PEND_FLAG_CLR_ALL
:

1271 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1272 i(
ags_rdy
 =
p_tcb
->
FgsPd
) {

1273 
	`OS_FgTaskRdy
(
p_tcb
,

1274 
ags_rdy
,

1275 
ts
);

1279 
OS_OPT_PEND_FLAG_CLR_ANY
:

1280 
ags_rdy
 = (
OS_FLAGS
)(~
p_g
->
Fgs
 & 
p_tcb
->
FgsPd
);

1281 i(
ags_rdy
 !(
OS_FLAGS
)0) {

1282 
	`OS_FgTaskRdy
(
p_tcb
,

1283 
ags_rdy
,

1284 
ts
);

1289 
	`OS_CRITICAL_EXIT
();

1290 *
p_r
 = 
OS_ERR_FLAG_PEND_OPT
;

1291  ((
OS_FLAGS
)0);

1293 
p_nd_da
 = 
p_nd_da_xt
;

1294 i(
p_nd_da
 !(
OS_PEND_DATA
 *)0) {

1295 
p_tcb
 = 
p_nd_da
->
TCBP
;

1297 
p_tcb
 = (
OS_TCB
 *)0;

1300 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1302 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1303 
	`OSSched
();

1306 
	`CPU_CRITICAL_ENTER
();

1307 
ags_cur
 = 
p_g
->
Fgs
;

1308 
	`CPU_CRITICAL_EXIT
();

1309 *
p_r
 = 
OS_ERR_NONE
;

1310  (
ags_cur
);

1311 
	}
}

1334 
	$OS_FgTaskRdy
 (
OS_TCB
 *
p_tcb
,

1335 
OS_FLAGS
 
ags_rdy
,

1336 
CPU_TS
 
ts
)

1338 
p_tcb
->
FgsRdy
 = 
ags_rdy
;

1339 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_OK
;

1340 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

1341 
p_tcb
->
TS
 = 
ts
;

1342 
p_tcb
->
TaskS
) {

1343 
OS_TASK_STATE_RDY
:

1344 
OS_TASK_STATE_DLY
:

1345 
OS_TASK_STATE_DLY_SUSPENDED
:

1346 
OS_TASK_STATE_SUSPENDED
:

1349 
OS_TASK_STATE_PEND
:

1350 
OS_TASK_STATE_PEND_TIMEOUT
:

1351 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT
) {

1352 
	`OS_TickLiRemove
(
p_tcb
);

1354 
	`OS_RdyLiIn
(
p_tcb
);

1355 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

1358 
OS_TASK_STATE_PEND_SUSPENDED
:

1359 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

1360 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

1366 
	`OS_PdLiRemove
(
p_tcb
);

1367 
	}
}

	@uCOS-III/Source/os_int.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_t__c
 = "$Id: $";

41 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

91 
	$OS_IQPo
 (
OS_OBJ_TYPE
 
ty
,

92 *
p_obj
,

93 *
p_void
,

94 
OS_MSG_SIZE
 
msg_size
,

95 
OS_FLAGS
 
ags
,

96 
OS_OPT
 
t
,

97 
CPU_TS
 
ts
,

98 
OS_ERR
 *
p_r
)

100 
	`CPU_SR_ALLOC
();

103 
	`CPU_CRITICAL_ENTER
();

104 i(
OSIQNbrErs
 < 
OSCfg_IQSize
) {

105 
OSIQNbrErs
++;

107 i(
OSIQNbrErsMax
 < 
OSIQNbrErs
) {

108 
OSIQNbrErsMax
 = 
OSIQNbrErs
;

111 
OSIQInP
->
Ty
 = 
ty
;

112 
OSIQInP
->
ObjP
 = 
p_obj
;

113 
OSIQInP
->
MsgP
 = 
p_void
;

114 
OSIQInP
->
MsgSize
 = 
msg_size
;

115 
OSIQInP
->
Fgs
 = 
ags
;

116 
OSIQInP
->
O
 = 
t
;

117 
OSIQInP
->
TS
 = 
ts
;

119 
OSIQInP
 = OSIQInP->
NextP
;

121 
OSRdyLi
[0].
NbrErs
 = (
OS_OBJ_QTY
)1;

122 
OSRdyLi
[0].
HdP
 = &
OSIQTaskTCB
;

123 
OSRdyLi
[0].
TaP
 = &
OSIQTaskTCB
;

124 
	`OS_PrioIn
(0u);

125 i(
OSPrioCur
 != 0) {

126 
OSPrioSaved
 = 
OSPrioCur
;

129 *
p_r
 = 
OS_ERR_NONE
;

131 
OSIQOvfC
++;

132 *
p_r
 = 
OS_ERR_INT_Q_FULL
;

134 
	`CPU_CRITICAL_EXIT
();

135 
	}
}

151 
	$OS_IQRePo
 ()

153 #i
OS_CFG_TMR_EN
 > 0u

154 
CPU_TS
 
ts
;

156 
OS_ERR
 
r
;

159 
OSIQOutP
->
Ty
) {

160 
OS_OBJ_TYPE_FLAG
:

161 #i
OS_CFG_FLAG_EN
 > 0u

162 ()
	`OS_FgPo
((
OS_FLAG_GRP
 *
OSIQOutP
->
ObjP
,

163 (
OS_FLAGS
 ) 
OSIQOutP
->
Fgs
,

164 (
OS_OPT
 ) 
OSIQOutP
->
O
,

165 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

166 (
OS_ERR
 *)&
r
);

170 
OS_OBJ_TYPE_Q
:

171 #i
OS_CFG_Q_EN
 > 0u

172 
	`OS_QPo
((
OS_Q
 *
OSIQOutP
->
ObjP
,

173 (*
OSIQOutP
->
MsgP
,

174 (
OS_MSG_SIZE

OSIQOutP
->
MsgSize
,

175 (
OS_OPT
 ) 
OSIQOutP
->
O
,

176 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

177 (
OS_ERR
 *)&
r
);

181 
OS_OBJ_TYPE_SEM
:

182 #i
OS_CFG_SEM_EN
 > 0u

183 ()
	`OS_SemPo
((
OS_SEM
 *
OSIQOutP
->
ObjP
,

184 (
OS_OPT
 ) 
OSIQOutP
->
O
,

185 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

186 (
OS_ERR
 *)&
r
);

190 
OS_OBJ_TYPE_TASK_MSG
:

191 #i
OS_CFG_TASK_Q_EN
 > 0u

192 
	`OS_TaskQPo
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

193 (*
OSIQOutP
->
MsgP
,

194 (
OS_MSG_SIZE

OSIQOutP
->
MsgSize
,

195 (
OS_OPT
 ) 
OSIQOutP
->
O
,

196 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

197 (
OS_ERR
 *)&
r
);

201 
OS_OBJ_TYPE_TASK_RESUME
:

202 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

203 ()
	`OS_TaskResume
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

204 (
OS_ERR
 *)&
r
);

208 
OS_OBJ_TYPE_TASK_SIGNAL
:

209 ()
	`OS_TaskSemPo
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

210 (
OS_OPT
 ) 
OSIQOutP
->
O
,

211 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

212 (
OS_ERR
 *)&
r
);

215 
OS_OBJ_TYPE_TASK_SUSPEND
:

216 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

217 ()
	`OS_TaskSud
((
OS_TCB
 *
OSIQOutP
->
ObjP
,

218 (
OS_ERR
 *)&
r
);

222 
OS_OBJ_TYPE_TICK
:

223 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

224 
	`OS_SchedRoundRob
(&
OSRdyLi
[
OSPrioSaved
]);

227 ()
	`OS_TaskSemPo
((
OS_TCB
 *)&
OSTickTaskTCB
,

228 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

229 (
CPU_TS
 ) 
OSIQOutP
->
TS
,

230 (
OS_ERR
 *)&
r
);

231 #i
OS_CFG_TMR_EN
 > 0u

232 
OSTmrUpdeC
--;

233 i(
OSTmrUpdeC
 =(
OS_CTR
)0u) {

234 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

235 
ts
 = 
	`OS_TS_GET
();

236 ()
	`OS_TaskSemPo
((
OS_TCB
 *)&
OSTmrTaskTCB
,

237 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

238 (
CPU_TS
 ) 
ts
,

239 (
OS_ERR
 *)&
r
);

247 
	}
}

263 
	$OS_IQTask
 (*
p_g
)

265 
CPU_BOOLEAN
 
de
;

266 
CPU_TS
 
ts_t
;

267 
CPU_TS
 
ts_d
;

268 
	`CPU_SR_ALLOC
();

272 ()&
p_g
;

273 
DEF_ON
) {

274 
de
 = 
DEF_FALSE
;

275 
de
 =
DEF_FALSE
) {

276 
	`CPU_CRITICAL_ENTER
();

277 i(
OSIQNbrErs
 =(
OS_OBJ_QTY
)0u) {

278 
OSRdyLi
[0].
NbrErs
 = (
OS_OBJ_QTY
)0u;

279 
OSRdyLi
[0].
HdP
 = (
OS_TCB
 *)0;

280 
OSRdyLi
[0].
TaP
 = (
OS_TCB
 *)0;

281 
	`OS_PrioRemove
(0u);

282 
	`CPU_CRITICAL_EXIT
();

283 
	`OSSched
();

284 
de
 = 
DEF_TRUE
;

286 
	`CPU_CRITICAL_EXIT
();

287 
ts_t
 = 
	`OS_TS_GET
();

288 
	`OS_IQRePo
();

289 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

290 i(
OSIQTaskTimeMax
 < 
ts_d
) {

291 
OSIQTaskTimeMax
 = 
ts_d
;

293 
	`CPU_CRITICAL_ENTER
();

294 
OSIQOutP
 = OSIQOutP->
NextP
;

295 
OSIQNbrErs
--;

296 
	`CPU_CRITICAL_EXIT
();

300 
	}
}

325 
	$OS_IQTaskIn
 (
OS_ERR
 *
p_r
)

327 
OS_INT_Q
 *
p_t_q
;

328 
OS_INT_Q
 *
p_t_q_xt
;

329 
OS_OBJ_QTY
 
i
;

332 
OSIQOvfC
 = (
OS_QTY
)0u;

334 i(
OSCfg_IQBaP
 =(
OS_INT_Q
 *)0) {

335 *
p_r
 = 
OS_ERR_INT_Q
;

339 i(
OSCfg_IQSize
 < (
OS_OBJ_QTY
)2u) {

340 *
p_r
 = 
OS_ERR_INT_Q_SIZE
;

344 
OSIQTaskTimeMax
 = (
CPU_TS
)0;

346 
p_t_q
 = 
OSCfg_IQBaP
;

347 
p_t_q_xt
 = 
p_t_q
;

348 
p_t_q_xt
++;

349 
i
 = 0u; i < 
OSCfg_IQSize
; i++) {

350 
p_t_q
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

351 
p_t_q
->
ObjP
 = (*)0;

352 
p_t_q
->
MsgP
 = (*)0;

353 
p_t_q
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

354 
p_t_q
->
Fgs
 = (
OS_FLAGS
 )0u;

355 
p_t_q
->
O
 = (
OS_OPT
 )0u;

356 
p_t_q
->
NextP
 = 
p_t_q_xt
;

357 
p_t_q
++;

358 
p_t_q_xt
++;

360 
p_t_q
--;

361 
p_t_q_xt
 = 
OSCfg_IQBaP
;

362 
p_t_q
->
NextP
 = 
p_t_q_xt
;

363 
OSIQInP
 = 
p_t_q_xt
;

364 
OSIQOutP
 = 
p_t_q_xt
;

365 
OSIQNbrErs
 = (
OS_OBJ_QTY
)0u;

366 
OSIQNbrErsMax
 = (
OS_OBJ_QTY
)0u;

369 i(
OSCfg_IQTaskStkBaP
 =(
CPU_STK
 *)0) {

370 *
p_r
 = 
OS_ERR_INT_Q_STK_INVALID
;

374 i(
OSCfg_IQTaskStkSize
 < 
OSCfg_StkSizeM
) {

375 *
p_r
 = 
OS_ERR_INT_Q_STK_SIZE_INVALID
;

379 
	`OSTaskCe
((
OS_TCB
 *)&
OSIQTaskTCB
,

380 (
CPU_CHAR
 *)((*)"uC/OS-III ISR Queue Task"),

381 (
OS_TASK_PTR
 )
OS_IQTask
,

383 (
OS_PRIO
 )0u,

384 (
CPU_STK
 *)
OSCfg_IQTaskStkBaP
,

385 (
CPU_STK_SIZE
)
OSCfg_IQTaskStkLim
,

386 (
CPU_STK_SIZE
)
OSCfg_IQTaskStkSize
,

387 (
OS_MSG_QTY
 )0u,

388 (
OS_TICK
 )0u,

390 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

391 (
OS_ERR
 *)
p_r
);

392 
	}
}

	@uCOS-III/Source/os_mem.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_mem__c
 = "$Id: $";

41 #i
OS_CFG_MEM_EN
 > 0u

75 
	$OSMemCe
 (
OS_MEM
 *
p_mem
,

76 
CPU_CHAR
 *
p_me
,

77 *
p_addr
,

78 
OS_MEM_QTY
 
n_blks
,

79 
OS_MEM_SIZE
 
blk_size
,

80 
OS_ERR
 *
p_r
)

82 #i
OS_CFG_ARG_CHK_EN
 > 0u

83 
CPU_DATA
 
ign_msk
;

85 
OS_MEM_QTY
 
i
;

86 
OS_MEM_QTY
 
los
;

87 
CPU_INT08U
 *
p_blk
;

88 **
p_lk
;

89 
	`CPU_SR_ALLOC
();

93 #ifde
OS_SAFETY_CRITICAL


94 i(
p_r
 =(
OS_ERR
 *)0) {

95 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

100 #ifde
OS_SAFETY_CRITICAL_IEC61508


101 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

102 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

107 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

108 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

109 *
p_r
 = 
OS_ERR_MEM_CREATE_ISR
;

114 #i
OS_CFG_ARG_CHK_EN
 > 0u

115 i(
p_addr
 == (*)0) {

116 *
p_r
 = 
OS_ERR_MEM_INVALID_P_ADDR
;

119 i(
n_blks
 < (
OS_MEM_QTY
)2) {

120 *
p_r
 = 
OS_ERR_MEM_INVALID_BLKS
;

123 i(
blk_size
 < (*)) {

124 *
p_r
 = 
OS_ERR_MEM_INVALID_SIZE
;

127 
ign_msk
 = (*) - 1u;

128 i(
ign_msk
 > 0u) {

129 i(((
CPU_ADDR
)
p_addr
 & 
ign_msk
) != 0u){

130 *
p_r
 = 
OS_ERR_MEM_INVALID_P_ADDR
;

133 i((
blk_size
 & 
ign_msk
) != 0u) {

134 *
p_r
 = 
OS_ERR_MEM_INVALID_SIZE
;

140 
p_lk
 = (**)
p_addr
;

141 
p_blk
 = (
CPU_INT08U
 *)
p_addr
;

142 
los
 = 
n_blks
 - 1u;

143 
i
 = 0u; i < 
los
; i++) {

144 
p_blk
 +
blk_size
;

145 *
p_lk
 = (*)
p_blk
;

146 
p_lk
 = (**)(*)
p_blk
;

148 *
p_lk
 = (*)0;

150 
	`OS_CRITICAL_ENTER
();

151 #i
OS_OBJ_TYPE_REQ
 > 0u

152 
p_mem
->
Ty
 = 
OS_OBJ_TYPE_MEM
;

154 #i
OS_CFG_DBG_EN
 > 0u

155 
p_mem
->
NameP
 = 
p_me
;

157 ()&
p_me
;

159 
p_mem
->
AddrP
 = 
p_addr
;

160 
p_mem
->
FeLiP
 = 
p_addr
;

161 
p_mem
->
NbrFe
 = 
n_blks
;

162 
p_mem
->
NbrMax
 = 
n_blks
;

163 
p_mem
->
BlkSize
 = 
blk_size
;

165 #i
OS_CFG_DBG_EN
 > 0u

166 
	`OS_MemDbgLiAdd
(
p_mem
);

169 
OSMemQty
++;

171 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

172 
	`TRACE_OS_MEM_CREATE
(
p_mem
, 
p_me
);

175 
	`OS_CRITICAL_EXIT_NO_SCHED
();

176 *
p_r
 = 
OS_ERR_NONE
;

177 
	}
}

200 *
	$OSMemG
 (
OS_MEM
 *
p_mem
,

201 
OS_ERR
 *
p_r
)

203 *
p_blk
;

204 
	`CPU_SR_ALLOC
();

208 #ifde
OS_SAFETY_CRITICAL


209 i(
p_r
 =(
OS_ERR
 *)0) {

210 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

211 
	`TRACE_OS_MEM_GET_FAILED
(
p_mem
);

213 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

218 #i
OS_CFG_ARG_CHK_EN
 > 0u

219 i(
p_mem
 =(
OS_MEM
 *)0) {

220 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

221 
	`TRACE_OS_MEM_GET_FAILED
(
p_mem
);

223 *
p_r
 = 
OS_ERR_MEM_INVALID_P_MEM
;

228 
	`CPU_CRITICAL_ENTER
();

229 i(
p_mem
->
NbrFe
 =(
OS_MEM_QTY
)0) {

230 
	`CPU_CRITICAL_EXIT
();

231 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

232 
	`TRACE_OS_MEM_GET_FAILED
(
p_mem
);

234 *
p_r
 = 
OS_ERR_MEM_NO_FREE_BLKS
;

237 
p_blk
 = 
p_mem
->
FeLiP
;

238 
p_mem
->
FeLiP
 = *(**)
p_blk
;

239 
p_mem
->
NbrFe
--;

240 
	`CPU_CRITICAL_EXIT
();

241 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

242 
	`TRACE_OS_MEM_GET
(
p_mem
);

244 *
p_r
 = 
OS_ERR_NONE
;

245  (
p_blk
);

246 
	}
}

269 
	$OSMemPut
 (
OS_MEM
 *
p_mem
,

270 *
p_blk
,

271 
OS_ERR
 *
p_r
)

273 
	`CPU_SR_ALLOC
();

277 #ifde
OS_SAFETY_CRITICAL


278 i(
p_r
 =(
OS_ERR
 *)0) {

279 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

280 
	`TRACE_OS_MEM_PUT_FAILED
(
p_mem
);

282 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

287 #i
OS_CFG_ARG_CHK_EN
 > 0u

288 i(
p_mem
 =(
OS_MEM
 *)0) {

289 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

290 
	`TRACE_OS_MEM_PUT_FAILED
(
p_mem
);

292 *
p_r
 = 
OS_ERR_MEM_INVALID_P_MEM
;

295 i(
p_blk
 == (*)0) {

296 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

297 
	`TRACE_OS_MEM_PUT_FAILED
(
p_mem
);

299 *
p_r
 = 
OS_ERR_MEM_INVALID_P_BLK
;

304 
	`CPU_CRITICAL_ENTER
();

305 i(
p_mem
->
NbrFe
 >p_mem->
NbrMax
) {

306 
	`CPU_CRITICAL_EXIT
();

307 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

308 
	`TRACE_OS_MEM_PUT_FAILED
(
p_mem
);

310 *
p_r
 = 
OS_ERR_MEM_FULL
;

313 *(**)
p_blk
 = 
p_mem
->
FeLiP
;

314 
p_mem
->
FeLiP
 = 
p_blk
;

315 
p_mem
->
NbrFe
++;

316 
	`CPU_CRITICAL_EXIT
();

317 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

318 
	`TRACE_OS_MEM_PUT
(
p_mem
);

320 *
p_r
 = 
OS_ERR_NONE
;

321 
	}
}

338 #i
OS_CFG_DBG_EN
 > 0u

339 
	$OS_MemDbgLiAdd
 (
OS_MEM
 *
p_mem
)

341 
p_mem
->
DbgPvP
 = (
OS_MEM
 *)0;

342 i(
OSMemDbgLiP
 =(
OS_MEM
 *)0) {

343 
p_mem
->
DbgNextP
 = (
OS_MEM
 *)0;

345 
p_mem
->
DbgNextP
 = 
OSMemDbgLiP
;

346 
OSMemDbgLiP
->
DbgPvP
 = 
p_mem
;

348 
OSMemDbgLiP
 = 
p_mem
;

349 
	}
}

368 
	$OS_MemIn
 (
OS_ERR
 *
p_r
)

370 #ifde
OS_SAFETY_CRITICAL


371 i(
p_r
 =(
OS_ERR
 *)0) {

372 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

377 #i
OS_CFG_DBG_EN
 > 0u

378 
OSMemDbgLiP
 = (
OS_MEM
 *)0;

381 
OSMemQty
 = (
OS_OBJ_QTY
)0;

382 *
p_r
 = 
OS_ERR_NONE
;

383 
	}
}

	@uCOS-III/Source/os_msg.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_msg__c
 = "$Id: $";

41 #i
OS_MSG_EN
 > 0u

61 
	$OS_MsgPoIn
 (
OS_ERR
 *
p_r
)

63 
OS_MSG
 *
p_msg1
;

64 
OS_MSG
 *
p_msg2
;

65 
OS_MSG_QTY
 
i
;

66 
OS_MSG_QTY
 
los
;

70 #ifde
OS_SAFETY_CRITICAL


71 i(
p_r
 =(
OS_ERR
 *)0) {

72 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

77 #i
OS_CFG_ARG_CHK_EN
 > 0u

78 i(
OSCfg_MsgPoBaP
 =(
OS_MSG
 *)0) {

79 *
p_r
 = 
OS_ERR_MSG_POOL_NULL_PTR
;

82 i(
OSCfg_MsgPoSize
 =(
OS_MSG_QTY
)0) {

83 *
p_r
 = 
OS_ERR_MSG_POOL_EMPTY
;

88 
p_msg1
 = 
OSCfg_MsgPoBaP
;

89 
p_msg2
 = 
OSCfg_MsgPoBaP
;

90 
p_msg2
++;

91 
los
 = 
OSCfg_MsgPoSize
 - 1u;

92 
i
 = 0u; i < 
los
; i++) {

93 
p_msg1
->
NextP
 = 
p_msg2
;

94 
p_msg1
->
MsgP
 = (*)0;

95 
p_msg1
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

96 
p_msg1
->
MsgTS
 = (
CPU_TS
 )0u;

97 
p_msg1
++;

98 
p_msg2
++;

100 
p_msg1
->
NextP
 = (
OS_MSG
 *)0;

101 
p_msg1
->
MsgP
 = (*)0;

102 
p_msg1
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

103 
p_msg1
->
MsgTS
 = (
CPU_TS
 )0u;

105 
OSMsgPo
.
NextP
 = 
OSCfg_MsgPoBaP
;

106 
OSMsgPo
.
NbrFe
 = 
OSCfg_MsgPoSize
;

107 
OSMsgPo
.
NbrUd
 = (
OS_MSG_QTY
)0;

108 #i
OS_CFG_DBG_EN
 > 0u

109 
OSMsgPo
.
NbrUdMax
 = (
OS_MSG_QTY
)0;

111 *
p_r
 = 
OS_ERR_NONE
;

112 
	}
}

130 
OS_MSG_QTY
 
	$OS_MsgQFeA
 (
OS_MSG_Q
 *
p_msg_q
)

132 
OS_MSG
 *
p_msg
;

133 
OS_MSG_QTY
 
qty
;

137 
qty
 = 
p_msg_q
->
NbrErs
;

138 i(
p_msg_q
->
NbrErs
 > (
OS_MSG_QTY
)0) {

139 
p_msg
 = 
p_msg_q
->
InP
;

140 
p_msg
->
NextP
 = 
OSMsgPo
.NextPtr;

141 
OSMsgPo
.
NextP
 = 
p_msg_q
->
OutP
;

142 
OSMsgPo
.
NbrUd
 -
p_msg_q
->
NbrErs
;

143 
OSMsgPo
.
NbrFe
 +
p_msg_q
->
NbrErs
;

144 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

145 #i
OS_CFG_DBG_EN
 > 0u

146 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

148 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

149 
p_msg_q
->
OutP
 = (
OS_MSG
 *)0;

151  (
qty
);

152 
	}
}

172 
	$OS_MsgQIn
 (
OS_MSG_Q
 *
p_msg_q
,

173 
OS_MSG_QTY
 
size
)

175 
p_msg_q
->
NbrErsSize
 = (
OS_MSG_QTY
)
size
;

176 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

177 #i
OS_CFG_DBG_EN
 > 0u

178 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

180 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

181 
p_msg_q
->
OutP
 = (
OS_MSG
 *)0;

182 
	}
}

209 *
	$OS_MsgQG
 (
OS_MSG_Q
 *
p_msg_q
,

210 
OS_MSG_SIZE
 *
p_msg_size
,

211 
CPU_TS
 *
p_ts
,

212 
OS_ERR
 *
p_r
)

214 
OS_MSG
 *
p_msg
;

215 *
p_void
;

219 #ifde
OS_SAFETY_CRITICAL


220 i(
p_r
 =(
OS_ERR
 *)0) {

221 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

226 i(
p_msg_q
->
NbrErs
 =(
OS_MSG_QTY
)0) {

227 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

228 i(
p_ts
 !(
CPU_TS
 *)0) {

229 *
p_ts
 = (
CPU_TS
 )0;

231 *
p_r
 = 
OS_ERR_Q_EMPTY
;

235 
p_msg
 = 
p_msg_q
->
OutP
;

236 
p_void
 = 
p_msg
->
MsgP
;

237 *
p_msg_size
 = 
p_msg
->
MsgSize
;

238 i(
p_ts
 !(
CPU_TS
 *)0) {

239 *
p_ts
 = 
p_msg
->
MsgTS
;

242 
p_msg_q
->
OutP
 = 
p_msg
->
NextP
;

244 i(
p_msg_q
->
OutP
 =(
OS_MSG
 *)0) {

245 
p_msg_q
->
InP
 = (
OS_MSG
 *)0;

246 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)0;

248 
p_msg_q
->
NbrErs
--;

251 
p_msg
->
NextP
 = 
OSMsgPo
.NextPtr;

252 
OSMsgPo
.
NextP
 = 
p_msg
;

253 
OSMsgPo
.
NbrFe
++;

254 
OSMsgPo
.
NbrUd
--;

256 *
p_r
 = 
OS_ERR_NONE
;

257  (
p_void
);

258 
	}
}

293 
	$OS_MsgQPut
 (
OS_MSG_Q
 *
p_msg_q
,

294 *
p_void
,

295 
OS_MSG_SIZE
 
msg_size
,

296 
OS_OPT
 
t
,

297 
CPU_TS
 
ts
,

298 
OS_ERR
 *
p_r
)

300 
OS_MSG
 *
p_msg
;

301 
OS_MSG
 *
p_msg_
;

305 #ifde
OS_SAFETY_CRITICAL


306 i(
p_r
 =(
OS_ERR
 *)0) {

307 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

312 i(
p_msg_q
->
NbrErs
 >p_msg_q->
NbrErsSize
) {

313 *
p_r
 = 
OS_ERR_Q_MAX
;

317 i(
OSMsgPo
.
NbrFe
 =(
OS_MSG_QTY
)0) {

318 *
p_r
 = 
OS_ERR_MSG_POOL_EMPTY
;

322 
p_msg
 = 
OSMsgPo
.
NextP
;

323 
OSMsgPo
.
NextP
 = 
p_msg
->NextPtr;

324 
OSMsgPo
.
NbrFe
--;

325 
OSMsgPo
.
NbrUd
++;

327 #i
OS_CFG_DBG_EN
 > 0u

328 i(
OSMsgPo
.
NbrUdMax
 < OSMsgPo.
NbrUd
) {

329 
OSMsgPo
.
NbrUdMax
 = OSMsgPo.
NbrUd
;

333 i(
p_msg_q
->
NbrErs
 =(
OS_MSG_QTY
)0) {

334 
p_msg_q
->
InP
 = 
p_msg
;

335 
p_msg_q
->
OutP
 = 
p_msg
;

336 
p_msg_q
->
NbrErs
 = (
OS_MSG_QTY
)1;

337 
p_msg
->
NextP
 = (
OS_MSG
 *)0;

339 i((
t
 & 
OS_OPT_POST_LIFO
=
OS_OPT_POST_FIFO
) {

340 
p_msg_
 = 
p_msg_q
->
InP
;

341 
p_msg_
->
NextP
 = 
p_msg
;

342 
p_msg_q
->
InP
 = 
p_msg
;

343 
p_msg
->
NextP
 = (
OS_MSG
 *)0;

345 
p_msg
->
NextP
 = 
p_msg_q
->
OutP
;

346 
p_msg_q
->
OutP
 = 
p_msg
;

348 
p_msg_q
->
NbrErs
++;

351 #i
OS_CFG_DBG_EN
 > 0u

352 i(
p_msg_q
->
NbrErsMax
 <_msg_q->
NbrErs
) {

353 
p_msg_q
->
NbrErsMax
 =_msg_q->
NbrErs
;

357 
p_msg
->
MsgP
 = 
p_void
;

358 
p_msg
->
MsgSize
 = 
msg_size
;

359 
p_msg
->
MsgTS
 = 
ts
;

360 *
p_r
 = 
OS_ERR_NONE
;

361 
	}
}

	@uCOS-III/Source/os_mutex.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_mux__c
 = "$Id: $";

41 #i
OS_CFG_MUTEX_EN
 > 0u

67 
	$OSMuxCe
 (
OS_MUTEX
 *
p_mux
,

68 
CPU_CHAR
 *
p_me
,

69 
OS_ERR
 *
p_r
)

71 
	`CPU_SR_ALLOC
();

75 #ifde
OS_SAFETY_CRITICAL


76 i(
p_r
 =(
OS_ERR
 *)0) {

77 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

82 #ifde
OS_SAFETY_CRITICAL_IEC61508


83 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

84 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

89 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

90 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

91 *
p_r
 = 
OS_ERR_CREATE_ISR
;

96 #i
OS_CFG_ARG_CHK_EN
 > 0u

97 i(
p_mux
 =(
OS_MUTEX
 *)0) {

98 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

103 
	`OS_CRITICAL_ENTER
();

104 #i
OS_OBJ_TYPE_REQ
 > 0u

105 
p_mux
->
Ty
 = 
OS_OBJ_TYPE_MUTEX
;

107 #i
OS_CFG_DBG_EN
 > 0u

108 
p_mux
->
NameP
 = 
p_me
;

110 ()&
p_me
;

112 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

113 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

114 
p_mux
->
TS
 = (
CPU_TS
 )0;

115 
p_mux
->
OwrOrigPrio
 = 
OS_CFG_PRIO_MAX
;

116 
	`OS_PdLiIn
(&
p_mux
->
PdLi
);

118 #i
OS_CFG_DBG_EN
 > 0u

119 
	`OS_MuxDbgLiAdd
(
p_mux
);

122 
OSMuxQty
++;

124 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

125 
	`TRACE_OS_MUTEX_CREATE
(
p_mux
, 
p_me
);

128 
	`OS_CRITICAL_EXIT_NO_SCHED
();

129 *
p_r
 = 
OS_ERR_NONE
;

130 
	}
}

170 #i
OS_CFG_MUTEX_DEL_EN
 > 0u

171 
OS_OBJ_QTY
 
	$OSMuxD
 (
OS_MUTEX
 *
p_mux
,

172 
OS_OPT
 
t
,

173 
OS_ERR
 *
p_r
)

175 
OS_OBJ_QTY
 
t
;

176 
OS_OBJ_QTY
 
nbr_sks
;

177 
OS_PEND_DATA
 *
p_nd_da
;

178 
OS_PEND_LIST
 *
p_nd_li
;

179 
OS_TCB
 *
p_tcb
;

180 
OS_TCB
 *
p_tcb_owr
;

181 
CPU_TS
 
ts
;

182 
	`CPU_SR_ALLOC
();

186 #ifde
OS_SAFETY_CRITICAL


187 i(
p_r
 =(
OS_ERR
 *)0) {

188 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

189  ((
OS_OBJ_QTY
)0);

193 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

194 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

195 *
p_r
 = 
OS_ERR_DEL_ISR
;

196  ((
OS_OBJ_QTY
)0);

200 #i
OS_CFG_ARG_CHK_EN
 > 0u

201 i(
p_mux
 =(
OS_MUTEX
 *)0) {

202 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

203  ((
OS_OBJ_QTY
)0);

205 
t
) {

206 
OS_OPT_DEL_NO_PEND
:

207 
OS_OPT_DEL_ALWAYS
:

211 *
p_r
 = 
OS_ERR_OPT_INVALID
;

212  ((
OS_OBJ_QTY
)0);

216 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

217 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

218 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

219  ((
OS_OBJ_QTY
)0);

223 
	`OS_CRITICAL_ENTER
();

224 
p_nd_li
 = &
p_mux
->
PdLi
;

225 
t
 = 
p_nd_li
->
NbrErs
;

226 
nbr_sks
 = 
t
;

227 
t
) {

228 
OS_OPT_DEL_NO_PEND
:

229 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

230 #i
OS_CFG_DBG_EN
 > 0u

231 
	`OS_MuxDbgLiRemove
(
p_mux
);

233 
OSMuxQty
--;

234 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

235 
	`TRACE_OS_MUTEX_DEL
(
p_mux
);

237 
	`OS_MuxC
(
p_mux
);

238 
	`OS_CRITICAL_EXIT
();

239 *
p_r
 = 
OS_ERR_NONE
;

241 
	`OS_CRITICAL_EXIT
();

242 *
p_r
 = 
OS_ERR_TASK_WAITING
;

246 
OS_OPT_DEL_ALWAYS
:

247 
p_tcb_owr
 = 
p_mux
->
OwrTCBP
;

248 i((
p_tcb_owr
 !(
OS_TCB
 *)0) &&

249 (
p_tcb_owr
->
Prio
 !
p_mux
->
OwrOrigPrio
)) {

250 
p_tcb_owr
->
TaskS
) {

251 
OS_TASK_STATE_RDY
:

252 
	`OS_RdyLiRemove
(
p_tcb_owr
);

253 
p_tcb_owr
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

254 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

255 
	`TRACE_OS_MUTEX_TASK_PRIO_DISINHERIT
(
p_tcb_owr
,_tcb_owr->
Prio
)

257 
	`OS_PrioIn
(
p_tcb_owr
->
Prio
);

258 
	`OS_RdyLiInTa
(
p_tcb_owr
);

261 
OS_TASK_STATE_DLY
:

262 
OS_TASK_STATE_SUSPENDED
:

263 
OS_TASK_STATE_DLY_SUSPENDED
:

264 
p_tcb_owr
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

265 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

266 
	`TRACE_OS_MUTEX_TASK_PRIO_DISINHERIT
(
p_tcb_owr
,_tcb_owr->
Prio
)

270 
OS_TASK_STATE_PEND
:

271 
OS_TASK_STATE_PEND_TIMEOUT
:

272 
OS_TASK_STATE_PEND_SUSPENDED
:

273 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

274 
	`OS_PdLiChgePrio
(
p_tcb_owr
,

275 
p_mux
->
OwrOrigPrio
);

276 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

277 
	`TRACE_OS_MUTEX_TASK_PRIO_DISINHERIT
(
p_tcb_owr
,_tcb_owr->
Prio
)

282 
	`OS_CRITICAL_EXIT
();

283 *
p_r
 = 
OS_ERR_STATE_INVALID
;

284  ((
OS_OBJ_QTY
)0);

288 
ts
 = 
	`OS_TS_GET
();

289 
t
 > 0u) {

290 
p_nd_da
 = 
p_nd_li
->
HdP
;

291 
p_tcb
 = 
p_nd_da
->
TCBP
;

292 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_mux
),

293 
p_tcb
,

294 
ts
);

295 
t
--;

297 #i
OS_CFG_DBG_EN
 > 0u

298 
	`OS_MuxDbgLiRemove
(
p_mux
);

300 
OSMuxQty
--;

301 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

302 
	`TRACE_OS_MUTEX_DEL
(
p_mux
);

304 
	`OS_MuxC
(
p_mux
);

305 
	`OS_CRITICAL_EXIT_NO_SCHED
();

306 
	`OSSched
();

307 *
p_r
 = 
OS_ERR_NONE
;

311 
	`OS_CRITICAL_EXIT
();

312 *
p_r
 = 
OS_ERR_OPT_INVALID
;

315  (
nbr_sks
);

316 
	}
}

365 
	$OSMuxPd
 (
OS_MUTEX
 *
p_mux
,

366 
OS_TICK
 
timeout
,

367 
OS_OPT
 
t
,

368 
CPU_TS
 *
p_ts
,

369 
OS_ERR
 *
p_r
)

371 
OS_PEND_DATA
 
nd_da
;

372 
OS_TCB
 *
p_tcb
;

373 
	`CPU_SR_ALLOC
();

377 #ifde
OS_SAFETY_CRITICAL


378 i(
p_r
 =(
OS_ERR
 *)0) {

379 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

380 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

382 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

387 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

388 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

389 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

390 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

392 *
p_r
 = 
OS_ERR_PEND_ISR
;

397 #i
OS_CFG_ARG_CHK_EN
 > 0u

398 i(
p_mux
 =(
OS_MUTEX
 *)0) {

399 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

400 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

402 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

405 
t
) {

406 
OS_OPT_PEND_BLOCKING
:

407 
OS_OPT_PEND_NON_BLOCKING
:

411 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

412 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

414 *
p_r
 = 
OS_ERR_OPT_INVALID
;

419 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

420 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

421 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

422 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

424 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

429 i(
p_ts
 !(
CPU_TS
 *)0) {

430 *
p_ts
 = (
CPU_TS
 )0;

433 
	`CPU_CRITICAL_ENTER
();

434 i(
p_mux
->
OwrNegC
 =(
OS_NESTING_CTR
)0) {

435 
p_mux
->
OwrTCBP
 = 
OSTCBCurP
;

436 
p_mux
->
OwrOrigPrio
 = 
OSTCBCurP
->
Prio
;

437 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)1;

438 i(
p_ts
 !(
CPU_TS
 *)0) {

439 *
p_ts
 = 
p_mux
->
TS
;

441 
	`CPU_CRITICAL_EXIT
();

442 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

443 
	`TRACE_OS_MUTEX_PEND
(
p_mux
);

445 *
p_r
 = 
OS_ERR_NONE
;

449 i(
OSTCBCurP
 =
p_mux
->
OwrTCBP
) {

450 
p_mux
->
OwrNegC
++;

451 i(
p_ts
 !(
CPU_TS
 *)0) {

452 *
p_ts
 = 
p_mux
->
TS
;

454 
	`CPU_CRITICAL_EXIT
();

455 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

456 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

458 *
p_r
 = 
OS_ERR_MUTEX_OWNER
;

462 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

463 
	`CPU_CRITICAL_EXIT
();

464 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

465 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

467 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

470 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

471 
	`CPU_CRITICAL_EXIT
();

472 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

473 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

475 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

480 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

481 
p_tcb
 = 
p_mux
->
OwrTCBP
;

482 i(
p_tcb
->
Prio
 > 
OSTCBCurP
->Prio) {

483 
p_tcb
->
TaskS
) {

484 
OS_TASK_STATE_RDY
:

485 
	`OS_RdyLiRemove
(
p_tcb
);

486 
p_tcb
->
Prio
 = 
OSTCBCurP
->Prio;

487 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

488 
	`TRACE_OS_MUTEX_TASK_PRIO_INHERIT
(
p_tcb
,_tcb->
Prio
);

490 
	`OS_PrioIn
(
p_tcb
->
Prio
);

491 
	`OS_RdyLiInHd
(
p_tcb
);

494 
OS_TASK_STATE_DLY
:

495 
OS_TASK_STATE_DLY_SUSPENDED
:

496 
OS_TASK_STATE_SUSPENDED
:

497 
p_tcb
->
Prio
 = 
OSTCBCurP
->Prio;

498 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

499 
	`TRACE_OS_MUTEX_TASK_PRIO_INHERIT
(
p_tcb
,_tcb->
Prio
);

503 
OS_TASK_STATE_PEND
:

504 
OS_TASK_STATE_PEND_TIMEOUT
:

505 
OS_TASK_STATE_PEND_SUSPENDED
:

506 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

507 
	`OS_PdLiChgePrio
(
p_tcb
,

508 
OSTCBCurP
->
Prio
);

509 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

510 
	`TRACE_OS_MUTEX_TASK_PRIO_INHERIT
(
p_tcb
,_tcb->
Prio
);

515 
	`OS_CRITICAL_EXIT
();

516 *
p_r
 = 
OS_ERR_STATE_INVALID
;

521 
	`OS_Pd
(&
nd_da
,

522 (
OS_PEND_OBJ
 *)((*)
p_mux
),

523 
OS_TASK_PEND_ON_MUTEX
,

524 
timeout
);

526 
	`OS_CRITICAL_EXIT_NO_SCHED
();

527 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

528 
	`TRACE_OS_MUTEX_PEND_BLOCK
(
p_mux
);

530 
	`OSSched
();

532 
	`CPU_CRITICAL_ENTER
();

533 
OSTCBCurP
->
PdStus
) {

534 
OS_STATUS_PEND_OK
:

535 i(
p_ts
 !(
CPU_TS
 *)0) {

536 *
p_ts
 = 
OSTCBCurP
->
TS
;

538 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

539 
	`TRACE_OS_MUTEX_PEND
(
p_mux
);

541 *
p_r
 = 
OS_ERR_NONE
;

544 
OS_STATUS_PEND_ABORT
:

545 i(
p_ts
 !(
CPU_TS
 *)0) {

546 *
p_ts
 = 
OSTCBCurP
->
TS
;

548 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

549 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

551 *
p_r
 = 
OS_ERR_PEND_ABORT
;

554 
OS_STATUS_PEND_TIMEOUT
:

555 i(
p_ts
 !(
CPU_TS
 *)0) {

556 *
p_ts
 = (
CPU_TS
 )0;

558 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

559 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

561 *
p_r
 = 
OS_ERR_TIMEOUT
;

564 
OS_STATUS_PEND_DEL
:

565 i(
p_ts
 !(
CPU_TS
 *)0) {

566 *
p_ts
 = 
OSTCBCurP
->
TS
;

568 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

569 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

571 *
p_r
 = 
OS_ERR_OBJ_DEL
;

575 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

576 
	`TRACE_OS_MUTEX_PEND_FAILED
(
p_mux
);

578 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

581 
	`CPU_CRITICAL_EXIT
();

582 
	}
}

616 #i
OS_CFG_MUTEX_PEND_ABORT_EN
 > 0u

617 
OS_OBJ_QTY
 
	$OSMuxPdAbt
 (
OS_MUTEX
 *
p_mux
,

618 
OS_OPT
 
t
,

619 
OS_ERR
 *
p_r
)

621 
OS_PEND_LIST
 *
p_nd_li
;

622 
OS_TCB
 *
p_tcb
;

623 
CPU_TS
 
ts
;

624 
OS_OBJ_QTY
 
nbr_sks
;

625 
	`CPU_SR_ALLOC
();

629 #ifde
OS_SAFETY_CRITICAL


630 i(
p_r
 =(
OS_ERR
 *)0) {

631 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

632  ((
OS_OBJ_QTY
)0u);

636 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

637 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

638 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

639  ((
OS_OBJ_QTY
)0u);

643 #i
OS_CFG_ARG_CHK_EN
 > 0u

644 i(
p_mux
 =(
OS_MUTEX
 *)0) {

645 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

646  ((
OS_OBJ_QTY
)0u);

648 
t
) {

649 
OS_OPT_PEND_ABORT_1
:

650 
OS_OPT_PEND_ABORT_ALL
:

651 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

652 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

656 *
p_r
 = 
OS_ERR_OPT_INVALID
;

657  ((
OS_OBJ_QTY
)0u);

661 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

662 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

663 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

664  ((
OS_OBJ_QTY
)0u);

668 
	`CPU_CRITICAL_ENTER
();

669 
p_nd_li
 = &
p_mux
->
PdLi
;

670 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

671 
	`CPU_CRITICAL_EXIT
();

672 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

673  ((
OS_OBJ_QTY
)0u);

676 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

677 
nbr_sks
 = 0u;

678 
ts
 = 
	`OS_TS_GET
();

679 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

680 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

681 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_mux
),

682 
p_tcb
,

683 
ts
);

684 
nbr_sks
++;

685 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

689 
	`OS_CRITICAL_EXIT_NO_SCHED
();

691 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

692 
	`OSSched
();

695 *
p_r
 = 
OS_ERR_NONE
;

696  (
nbr_sks
);

697 
	}
}

727 
	$OSMuxPo
 (
OS_MUTEX
 *
p_mux
,

728 
OS_OPT
 
t
,

729 
OS_ERR
 *
p_r
)

731 
OS_PEND_LIST
 *
p_nd_li
;

732 
OS_TCB
 *
p_tcb
;

733 
CPU_TS
 
ts
;

734 
	`CPU_SR_ALLOC
();

738 #ifde
OS_SAFETY_CRITICAL


739 i(
p_r
 =(
OS_ERR
 *)0) {

740 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

741 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

743 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

748 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

749 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

750 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

751 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

753 *
p_r
 = 
OS_ERR_POST_ISR
;

758 #i
OS_CFG_ARG_CHK_EN
 > 0u

759 i(
p_mux
 =(
OS_MUTEX
 *)0) {

760 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

761 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

763 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

766 
t
) {

767 
OS_OPT_POST_NONE
:

768 
OS_OPT_POST_NO_SCHED
:

772 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

773 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

775 *
p_r
 = 
OS_ERR_OPT_INVALID
;

780 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

781 i(
p_mux
->
Ty
 !
OS_OBJ_TYPE_MUTEX
) {

782 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

783 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

785 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

790 
	`CPU_CRITICAL_ENTER
();

791 i(
OSTCBCurP
 !
p_mux
->
OwrTCBP
) {

792 
	`CPU_CRITICAL_EXIT
();

793 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

794 
	`TRACE_OS_MUTEX_POST_FAILED
(
p_mux
);

796 *
p_r
 = 
OS_ERR_MUTEX_NOT_OWNER
;

800 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

801 
	`TRACE_OS_MUTEX_POST
(
p_mux
);

804 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

805 
ts
 = 
	`OS_TS_GET
();

806 
p_mux
->
TS
 = 
ts
;

807 
p_mux
->
OwrNegC
--;

808 i(
p_mux
->
OwrNegC
 > (
OS_NESTING_CTR
)0) {

809 
	`OS_CRITICAL_EXIT
();

810 *
p_r
 = 
OS_ERR_MUTEX_NESTING
;

814 
p_nd_li
 = &
p_mux
->
PdLi
;

815 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

816 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

817 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

818 
	`OS_CRITICAL_EXIT
();

819 *
p_r
 = 
OS_ERR_NONE
;

823 i(
OSTCBCurP
->
Prio
 !
p_mux
->
OwrOrigPrio
) {

824 
	`OS_RdyLiRemove
(
OSTCBCurP
);

825 
OSTCBCurP
->
Prio
 = 
p_mux
->
OwrOrigPrio
;

826 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

827 
	`TRACE_OS_MUTEX_TASK_PRIO_DISINHERIT
(
OSTCBCurP
, OSTCBCurP->
Prio
);

829 
	`OS_PrioIn
(
OSTCBCurP
->
Prio
);

830 
	`OS_RdyLiInTa
(
OSTCBCurP
);

831 
OSPrioCur
 = 
OSTCBCurP
->
Prio
;

834 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

835 
p_mux
->
OwrTCBP
 = 
p_tcb
;

836 
p_mux
->
OwrOrigPrio
 = 
p_tcb
->
Prio
;

837 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)1;

839 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_mux
),

840 (
OS_TCB
 *)
p_tcb
,

842 (
OS_MSG_SIZE
 )0,

843 (
CPU_TS
 )
ts
);

845 
	`OS_CRITICAL_EXIT_NO_SCHED
();

847 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

848 
	`OSSched
();

851 *
p_r
 = 
OS_ERR_NONE
;

852 
	}
}

871 
	$OS_MuxC
 (
OS_MUTEX
 *
p_mux
)

873 #i
OS_OBJ_TYPE_REQ
 > 0u

874 
p_mux
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

876 #i
OS_CFG_DBG_EN
 > 0u

877 
p_mux
->
NameP
 = (
CPU_CHAR
 *)((*)"?MUTEX");

879 
p_mux
->
OwrTCBP
 = (
OS_TCB
 *)0;

880 
p_mux
->
OwrNegC
 = (
OS_NESTING_CTR
)0;

881 
p_mux
->
TS
 = (
CPU_TS
 )0;

882 
p_mux
->
OwrOrigPrio
 = 
OS_CFG_PRIO_MAX
;

883 
	`OS_PdLiIn
(&
p_mux
->
PdLi
);

884 
	}
}

902 #i
OS_CFG_DBG_EN
 > 0u

903 
	$OS_MuxDbgLiAdd
 (
OS_MUTEX
 *
p_mux
)

905 
p_mux
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

906 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

907 i(
OSMuxDbgLiP
 =(
OS_MUTEX
 *)0) {

908 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

910 
p_mux
->
DbgNextP
 = 
OSMuxDbgLiP
;

911 
OSMuxDbgLiP
->
DbgPvP
 = 
p_mux
;

913 
OSMuxDbgLiP
 = 
p_mux
;

914 
	}
}

918 
	$OS_MuxDbgLiRemove
 (
OS_MUTEX
 *
p_mux
)

920 
OS_MUTEX
 *
p_mux_xt
;

921 
OS_MUTEX
 *
p_mux_ev
;

924 
p_mux_ev
 = 
p_mux
->
DbgPvP
;

925 
p_mux_xt
 = 
p_mux
->
DbgNextP
;

927 i(
p_mux_ev
 =(
OS_MUTEX
 *)0) {

928 
OSMuxDbgLiP
 = 
p_mux_xt
;

929 i(
p_mux_xt
 !(
OS_MUTEX
 *)0) {

930 
p_mux_xt
->
DbgPvP
 = (
OS_MUTEX
 *)0;

932 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

934 } i(
p_mux_xt
 =(
OS_MUTEX
 *)0) {

935 
p_mux_ev
->
DbgNextP
 = (
OS_MUTEX
 *)0;

936 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

939 
p_mux_ev
->
DbgNextP
 = 
p_mux_xt
;

940 
p_mux_xt
->
DbgPvP
 = 
p_mux_ev
;

941 
p_mux
->
DbgNextP
 = (
OS_MUTEX
 *)0;

942 
p_mux
->
DbgPvP
 = (
OS_MUTEX
 *)0;

944 
	}
}

965 
	$OS_MuxIn
 (
OS_ERR
 *
p_r
)

967 #ifde
OS_SAFETY_CRITICAL


968 i(
p_r
 =(
OS_ERR
 *)0) {

969 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

974 #i
OS_CFG_DBG_EN
 > 0u

975 
OSMuxDbgLiP
 = (
OS_MUTEX
 *)0;

978 
OSMuxQty
 = (
OS_OBJ_QTY
)0;

979 *
p_r
 = 
OS_ERR_NONE
;

980 
	}
}

	@uCOS-III/Source/os_pend_multi.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_nd_mui__c
 = "$Id: $";

41 #i(((
OS_CFG_Q_EN
 > 0u|| (
OS_CFG_SEM_EN
 > 0u)&& (
OS_CFG_PEND_MULTI_EN
 > 0u))

121 
OS_OBJ_QTY
 
	$OSPdMui
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

122 
OS_OBJ_QTY
 
tbl_size
,

123 
OS_TICK
 
timeout
,

124 
OS_OPT
 
t
,

125 
OS_ERR
 *
p_r
)

127 
CPU_BOOLEAN
 
vid
;

128 
OS_OBJ_QTY
 
nbr_obj_rdy
;

129 
	`CPU_SR_ALLOC
();

133 #ifde
OS_SAFETY_CRITICAL


134 i(
p_r
 =(
OS_ERR
 *)0) {

135 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

136  ((
OS_OBJ_QTY
)0);

140 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

141 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

142 *
p_r
 = 
OS_ERR_PEND_ISR
;

143  ((
OS_OBJ_QTY
)0);

147 #i
OS_CFG_ARG_CHK_EN
 > 0u

148 i(
p_nd_da_tbl
 =(
OS_PEND_DATA
 *)0) {

149 *
p_r
 = 
OS_ERR_PTR_INVALID
;

150  ((
OS_OBJ_QTY
)0);

152 i(
tbl_size
 =(
OS_OBJ_QTY
)0) {

153 *
p_r
 = 
OS_ERR_PTR_INVALID
;

154  ((
OS_OBJ_QTY
)0);

156 
t
) {

157 
OS_OPT_PEND_BLOCKING
:

158 
OS_OPT_PEND_NON_BLOCKING
:

162 *
p_r
 = 
OS_ERR_OPT_INVALID
;

163  ((
OS_OBJ_QTY
)0);

167 
vid
 = 
	`OS_PdMuiVide
(
p_nd_da_tbl
,

168 
tbl_size
);

169 i(
vid
 =
DEF_FALSE
) {

170 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

171  ((
OS_OBJ_QTY
)0);

175 
	`CPU_CRITICAL_ENTER
();

176 
nbr_obj_rdy
 = 
	`OS_PdMuiGRdy
(
p_nd_da_tbl
,

177 
tbl_size
);

178 i(
nbr_obj_rdy
 > (
OS_OBJ_QTY
)0) {

179 
	`CPU_CRITICAL_EXIT
();

180 *
p_r
 = 
OS_ERR_NONE
;

181  ((
OS_OBJ_QTY
)
nbr_obj_rdy
);

184 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

185 
	`CPU_CRITICAL_EXIT
();

186 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

187  ((
OS_OBJ_QTY
)0);

189 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

190 
	`CPU_CRITICAL_EXIT
();

191 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

192  ((
OS_OBJ_QTY
)0);

196 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

198 
	`OS_PdMuiWa
(
p_nd_da_tbl
,

199 
tbl_size
,

200 
timeout
);

202 
	`OS_CRITICAL_EXIT_NO_SCHED
();

204 
	`OSSched
();

206 
	`CPU_CRITICAL_ENTER
();

207 
OSTCBCurP
->
PdStus
) {

208 
OS_STATUS_PEND_OK
:

209 *
p_r
 = 
OS_ERR_NONE
;

212 
OS_STATUS_PEND_ABORT
:

213 *
p_r
 = 
OS_ERR_PEND_ABORT
;

216 
OS_STATUS_PEND_TIMEOUT
:

217 *
p_r
 = 
OS_ERR_TIMEOUT
;

220 
OS_STATUS_PEND_DEL
:

221 *
p_r
 = 
OS_ERR_OBJ_DEL
;

225 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

229 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

230 
	`CPU_CRITICAL_EXIT
();

232  ((
OS_OBJ_QTY
)1);

233 
	}
}

254 
OS_OBJ_QTY
 
	$OS_PdMuiGRdy
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

255 
OS_OBJ_QTY
 
tbl_size
)

257 
OS_OBJ_QTY
 
i
;

258 
OS_OBJ_QTY
 
nbr_obj_rdy
;

259 #i
OS_CFG_Q_EN
 > 0u

260 
OS_ERR
 
r
;

261 
OS_MSG_SIZE
 
msg_size
;

262 
OS_Q
 *
p_q
;

263 *
p_void
;

264 
CPU_TS
 
ts
;

266 #i
OS_CFG_SEM_EN
 > 0u

267 
OS_SEM
 *
p_m
;

272 
nbr_obj_rdy
 = (
OS_OBJ_QTY
)0;

273 
i
 = 0u; i < 
tbl_size
; i++) {

274 
p_nd_da_tbl
->
RdyObjP
 = (
OS_PEND_OBJ
 *)0;

275 
p_nd_da_tbl
->
RdyMsgP
 = (*)0;

276 
p_nd_da_tbl
->
RdyMsgSize
 = (
OS_MSG_SIZE
 )0;

277 
p_nd_da_tbl
->
RdyTS
 = (
CPU_TS
 )0;

278 
p_nd_da_tbl
->
NextP
 = (
OS_PEND_DATA
 *)0;

279 
p_nd_da_tbl
->
PvP
 = (
OS_PEND_DATA
 *)0;

280 
p_nd_da_tbl
->
TCBP
 = (
OS_TCB
 *)0;

281 #i
OS_CFG_Q_EN
 > 0u

282 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

283 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

284 
p_void
 = 
	`OS_MsgQG
(&
p_q
->
MsgQ
,

285 &
msg_size
,

286 &
ts
,

287 &
r
);

288 i(
r
 =
OS_ERR_NONE
) {

289 
p_nd_da_tbl
->
RdyObjP
 =_nd_da_tbl->
PdObjP
;

290 
p_nd_da_tbl
->
RdyMsgP
 = 
p_void
;

291 
p_nd_da_tbl
->
RdyMsgSize
 = 
msg_size
;

292 
p_nd_da_tbl
->
RdyTS
 = 
ts
;

293 
nbr_obj_rdy
++;

298 #i
OS_CFG_SEM_EN
 > 0u

299 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

300 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

301 i(
p_m
->
C
 > 0u) {

302 
p_m
->
C
--;

303 
p_nd_da_tbl
->
RdyObjP
 =_nd_da_tbl->
PdObjP
;

304 
p_nd_da_tbl
->
RdyTS
 = 
p_m
->
TS
;

305 
nbr_obj_rdy
++;

310 
p_nd_da_tbl
++;

312  (
nbr_obj_rdy
);

313 
	}
}

335 
CPU_BOOLEAN
 
	$OS_PdMuiVide
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

336 
OS_OBJ_QTY
 
tbl_size
)

338 
OS_OBJ_QTY
 
i
;

339 
OS_OBJ_QTY
 
r
;

340 #i
OS_CFG_SEM_EN
 > 0u

341 
OS_SEM
 *
p_m
;

343 #i
OS_CFG_Q_EN
 > 0u

344 
OS_Q
 *
p_q
;

348 
i
 = 0u; i < 
tbl_size
; i++) {

349 i(
p_nd_da_tbl
->
PdObjP
 =(
OS_PEND_OBJ
 *)0) {

350  (
DEF_FALSE
);

353 
r
 = 0u;

354 #i
OS_CFG_SEM_EN
 > 0u

355 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

356 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

357 
r
++;

361 #i
OS_CFG_Q_EN
 > 0u

362 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

363 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

364 
r
++;

368 i(
r
 =(
OS_OBJ_QTY
)0) {

369  (
DEF_FALSE
);

371 
p_nd_da_tbl
++;

373  (
DEF_TRUE
);

374 
	}
}

397 
	$OS_PdMuiWa
 (
OS_PEND_DATA
 *
p_nd_da_tbl
,

398 
OS_OBJ_QTY
 
tbl_size
,

399 
OS_TICK
 
timeout
)

401 
OS_OBJ_QTY
 
i
;

402 
OS_PEND_LIST
 *
p_nd_li
;

404 #i
OS_CFG_Q_EN
 > 0u

405 
OS_Q
 *
p_q
;

408 #i
OS_CFG_SEM_EN
 > 0u

409 
OS_SEM
 *
p_m
;

414 
OSTCBCurP
->
PdOn
 = 
OS_TASK_PEND_ON_MULTI
;

415 
OSTCBCurP
->
PdStus
 = 
OS_STATUS_PEND_OK
;

416 
OSTCBCurP
->
PdDaTblErs
 = 
tbl_size
;

417 
OSTCBCurP
->
PdDaTblP
 = 
p_nd_da_tbl
;

419 
	`OS_TaskBlock
(
OSTCBCurP
,

420 
timeout
);

422 
i
 = 0u; i < 
tbl_size
; i++) {

423 
p_nd_da_tbl
->
TCBP
 = 
OSTCBCurP
;

425 #i
OS_CFG_SEM_EN
 > 0u

426 
p_m
 = (
OS_SEM
 *)((*)
p_nd_da_tbl
->
PdObjP
);

427 i(
p_m
->
Ty
 =
OS_OBJ_TYPE_SEM
) {

428 
p_nd_li
 = &
p_m
->
PdLi
;

429 
	`OS_PdLiInPrio
(
p_nd_li
,

430 
p_nd_da_tbl
);

434 #i
OS_CFG_Q_EN
 > 0u

435 
p_q
 = (
OS_Q
 *)((*)
p_nd_da_tbl
->
PdObjP
);

436 i(
p_q
->
Ty
 =
OS_OBJ_TYPE_Q
) {

437 
p_nd_li
 = &
p_q
->
PdLi
;

438 
	`OS_PdLiInPrio
(
p_nd_li
,

439 
p_nd_da_tbl
);

443 
p_nd_da_tbl
++;

445 
	}
}

	@uCOS-III/Source/os_prio.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_io__c
 = "$Id: $";

41 
CPU_DATA
 
	gOSPrioTbl
[
OS_PRIO_TBL_SIZE
];

59 
	$OS_PrioIn
 ()

61 
CPU_DATA
 
i
;

65 
i
 = 0u; i < 
OS_PRIO_TBL_SIZE
; i++) {

66 
OSPrioTbl
[
i
] = (
CPU_DATA
)0;

68 
	}
}

85 
OS_PRIO
 
	$OS_PrioGHighe
 ()

87 
CPU_DATA
 *
p_tbl
;

88 
OS_PRIO
 
io
;

91 
io
 = (
OS_PRIO
)0;

92 
p_tbl
 = &
OSPrioTbl
[0];

93 *
p_tbl
 =(
CPU_DATA
)0) {

94 
io
 +
DEF_INT_CPU_NBR_BITS
;

95 
p_tbl
++;

97 
io
 +(
OS_PRIO
)
	`CPU_CLdZos
(*
p_tbl
);

98  (
io
);

99 
	}
}

115 
	$OS_PrioIn
 (
OS_PRIO
 
io
)

117 
CPU_DATA
 
b
;

118 
CPU_DATA
 
b_nbr
;

119 
OS_PRIO
 
ix
;

122 
ix
 = 
io
 / 
DEF_INT_CPU_NBR_BITS
;

123 
b_nbr
 = (
CPU_DATA
)
io
 & (
DEF_INT_CPU_NBR_BITS
 - 1u);

124 
b
 = 1u;

125 
b
 <<(
DEF_INT_CPU_NBR_BITS
 - 1u- 
b_nbr
;

126 
OSPrioTbl
[
ix
] |
b
;

127 
	}
}

143 
	$OS_PrioRemove
 (
OS_PRIO
 
io
)

145 
CPU_DATA
 
b
;

146 
CPU_DATA
 
b_nbr
;

147 
OS_PRIO
 
ix
;

150 
ix
 = 
io
 / 
DEF_INT_CPU_NBR_BITS
;

151 
b_nbr
 = (
CPU_DATA
)
io
 & (
DEF_INT_CPU_NBR_BITS
 - 1u);

152 
b
 = 1u;

153 
b
 <<(
DEF_INT_CPU_NBR_BITS
 - 1u- 
b_nbr
;

154 
OSPrioTbl
[
ix
] &~
b
;

155 
	}
}

	@uCOS-III/Source/os_q.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_q__c
 = "$Id: $";

41 #i
OS_CFG_Q_EN
 > 0u

71 
	$OSQCe
 (
OS_Q
 *
p_q
,

72 
CPU_CHAR
 *
p_me
,

73 
OS_MSG_QTY
 
max_qty
,

74 
OS_ERR
 *
p_r
)

77 
	`CPU_SR_ALLOC
();

81 #ifde
OS_SAFETY_CRITICAL


82 i(
p_r
 =(
OS_ERR
 *)0) {

83 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

88 #ifde
OS_SAFETY_CRITICAL_IEC61508


89 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

90 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

95 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

96 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

97 *
p_r
 = 
OS_ERR_CREATE_ISR
;

102 #i
OS_CFG_ARG_CHK_EN
 > 0u

103 i(
p_q
 =(
OS_Q
 *)0) {

104 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

107 i(
max_qty
 =(
OS_MSG_QTY
)0) {

108 *
p_r
 = 
OS_ERR_Q_SIZE
;

113 
	`OS_CRITICAL_ENTER
();

114 #i
OS_OBJ_TYPE_REQ
 > 0u

115 
p_q
->
Ty
 = 
OS_OBJ_TYPE_Q
;

117 #i
OS_CFG_DBG_EN
 > 0u

118 
p_q
->
NameP
 = 
p_me
;

120 ()&
p_me
;

122 
	`OS_MsgQIn
(&
p_q
->
MsgQ
,

123 
max_qty
);

124 
	`OS_PdLiIn
(&
p_q
->
PdLi
);

126 #i
OS_CFG_DBG_EN
 > 0u

127 
	`OS_QDbgLiAdd
(
p_q
);

129 
OSQQty
++;

130 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

131 
	`TRACE_OS_Q_CREATE
(
p_q
, 
p_me
);

133 
	`OS_CRITICAL_EXIT_NO_SCHED
();

134 *
p_r
 = 
OS_ERR_NONE
;

135 
	}
}

172 #i
OS_CFG_Q_DEL_EN
 > 0u

173 
OS_OBJ_QTY
 
	$OSQD
 (
OS_Q
 *
p_q
,

174 
OS_OPT
 
t
,

175 
OS_ERR
 *
p_r
)

177 
OS_OBJ_QTY
 
t
;

178 
OS_OBJ_QTY
 
nbr_sks
;

179 
OS_PEND_DATA
 *
p_nd_da
;

180 
OS_PEND_LIST
 *
p_nd_li
;

181 
OS_TCB
 *
p_tcb
;

182 
CPU_TS
 
ts
;

183 
	`CPU_SR_ALLOC
();

187 #ifde
OS_SAFETY_CRITICAL


188 i(
p_r
 =(
OS_ERR
 *)0) {

189 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

190  ((
OS_OBJ_QTY
)0);

194 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

195 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

196 *
p_r
 = 
OS_ERR_DEL_ISR
;

197  ((
OS_OBJ_QTY
)0);

201 #i
OS_CFG_ARG_CHK_EN
 > 0u

202 i(
p_q
 =(
OS_Q
 *)0) {

203 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

204  ((
OS_OBJ_QTY
)0u);

206 
t
) {

207 
OS_OPT_DEL_NO_PEND
:

208 
OS_OPT_DEL_ALWAYS
:

212 *
p_r
 = 
OS_ERR_OPT_INVALID
;

213  ((
OS_OBJ_QTY
)0u);

217 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

218 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

219 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

220  ((
OS_OBJ_QTY
)0);

224 
	`CPU_CRITICAL_ENTER
();

225 
p_nd_li
 = &
p_q
->
PdLi
;

226 
t
 = 
p_nd_li
->
NbrErs
;

227 
nbr_sks
 = 
t
;

228 
t
) {

229 
OS_OPT_DEL_NO_PEND
:

230 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

231 #i
OS_CFG_DBG_EN
 > 0u

232 
	`OS_QDbgLiRemove
(
p_q
);

234 
OSQQty
--;

235 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

236 
	`TRACE_OS_Q_DEL
(
p_q
);

238 
	`OS_QC
(
p_q
);

239 
	`CPU_CRITICAL_EXIT
();

240 *
p_r
 = 
OS_ERR_NONE
;

242 
	`CPU_CRITICAL_EXIT
();

243 *
p_r
 = 
OS_ERR_TASK_WAITING
;

247 
OS_OPT_DEL_ALWAYS
:

248 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

249 
ts
 = 
	`OS_TS_GET
();

250 
t
 > 0u) {

251 
p_nd_da
 = 
p_nd_li
->
HdP
;

252 
p_tcb
 = 
p_nd_da
->
TCBP
;

253 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_q
),

254 
p_tcb
,

255 
ts
);

256 
t
--;

258 #i
OS_CFG_DBG_EN
 > 0u

259 
	`OS_QDbgLiRemove
(
p_q
);

261 
OSQQty
--;

262 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

263 
	`TRACE_OS_Q_DEL
(
p_q
);

265 
	`OS_QC
(
p_q
);

266 
	`OS_CRITICAL_EXIT_NO_SCHED
();

267 
	`OSSched
();

268 *
p_r
 = 
OS_ERR_NONE
;

272 
	`CPU_CRITICAL_EXIT
();

273 *
p_r
 = 
OS_ERR_OPT_INVALID
;

276  (
nbr_sks
);

277 
	}
}

305 #i
OS_CFG_Q_FLUSH_EN
 > 0u

306 
OS_MSG_QTY
 
	$OSQFlush
 (
OS_Q
 *
p_q
,

307 
OS_ERR
 *
p_r
)

309 
OS_MSG_QTY
 
s
;

310 
	`CPU_SR_ALLOC
();

314 #ifde
OS_SAFETY_CRITICAL


315 i(
p_r
 =(
OS_ERR
 *)0) {

316 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

317  ((
OS_MSG_QTY
)0);

321 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

322 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

323 *
p_r
 = 
OS_ERR_FLUSH_ISR
;

324  ((
OS_MSG_QTY
)0);

328 #i
OS_CFG_ARG_CHK_EN
 > 0u

329 i(
p_q
 =(
OS_Q
 *)0) {

330 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

331  ((
OS_MSG_QTY
)0);

335 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

336 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

337 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

338  ((
OS_MSG_QTY
)0);

342 
	`OS_CRITICAL_ENTER
();

343 
s
 = 
	`OS_MsgQFeA
(&
p_q
->
MsgQ
);

344 
	`OS_CRITICAL_EXIT
();

345 *
p_r
 = 
OS_ERR_NONE
;

346  ((
OS_MSG_QTY
)
s
);

347 
	}
}

396 *
	$OSQPd
 (
OS_Q
 *
p_q
,

397 
OS_TICK
 
timeout
,

398 
OS_OPT
 
t
,

399 
OS_MSG_SIZE
 *
p_msg_size
,

400 
CPU_TS
 *
p_ts
,

401 
OS_ERR
 *
p_r
)

403 
OS_PEND_DATA
 
nd_da
;

404 *
p_void
;

405 
	`CPU_SR_ALLOC
();

409 #ifde
OS_SAFETY_CRITICAL


410 i(
p_r
 =(
OS_ERR
 *)0) {

411 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

412 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

414 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

419 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

420 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

421 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

422 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

424 *
p_r
 = 
OS_ERR_PEND_ISR
;

429 #i
OS_CFG_ARG_CHK_EN
 > 0u

430 i(
p_q
 =(
OS_Q
 *)0) {

431 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

432 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

434 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

437 i(
p_msg_size
 =(
OS_MSG_SIZE
 *)0) {

438 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

439 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

441 *
p_r
 = 
OS_ERR_PTR_INVALID
;

444 
t
) {

445 
OS_OPT_PEND_BLOCKING
:

446 
OS_OPT_PEND_NON_BLOCKING
:

450 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

451 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

453 *
p_r
 = 
OS_ERR_OPT_INVALID
;

458 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

459 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

460 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

461 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

463 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

468 i(
p_ts
 !(
CPU_TS
 *)0) {

469 *
p_ts
 = (
CPU_TS
 )0;

472 
	`CPU_CRITICAL_ENTER
();

473 
p_void
 = 
	`OS_MsgQG
(&
p_q
->
MsgQ
,

474 
p_msg_size
,

475 
p_ts
,

476 
p_r
);

477 i(*
p_r
 =
OS_ERR_NONE
) {

478 
	`CPU_CRITICAL_EXIT
();

479 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

480 
	`TRACE_OS_Q_PEND
(
p_q
);

482  (
p_void
);

485 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

486 
	`CPU_CRITICAL_EXIT
();

487 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

488 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

490 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

493 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

494 
	`CPU_CRITICAL_EXIT
();

495 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

496 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

498 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

503 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

504 
	`OS_Pd
(&
nd_da
,

505 (
OS_PEND_OBJ
 *)((*)
p_q
),

506 
OS_TASK_PEND_ON_Q
,

507 
timeout
);

508 
	`OS_CRITICAL_EXIT_NO_SCHED
();

509 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

510 
	`TRACE_OS_Q_PEND_BLOCK
(
p_q
);

512 
	`OSSched
();

514 
	`CPU_CRITICAL_ENTER
();

515 
OSTCBCurP
->
PdStus
) {

516 
OS_STATUS_PEND_OK
:

517 
p_void
 = 
OSTCBCurP
->
MsgP
;

518 *
p_msg_size
 = 
OSTCBCurP
->
MsgSize
;

519 i(
p_ts
 !(
CPU_TS
 *)0) {

520 *
p_ts
 = 
OSTCBCurP
->
TS
;

522 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

523 
	`TRACE_OS_Q_PEND
(
p_q
);

525 *
p_r
 = 
OS_ERR_NONE
;

528 
OS_STATUS_PEND_ABORT
:

529 
p_void
 = (*)0;

530 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

531 i(
p_ts
 !(
CPU_TS
 *)0) {

532 *
p_ts
 = 
OSTCBCurP
->
TS
;

534 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

535 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

537 *
p_r
 = 
OS_ERR_PEND_ABORT
;

540 
OS_STATUS_PEND_TIMEOUT
:

541 
p_void
 = (*)0;

542 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

543 i(
p_ts
 !(
CPU_TS
 *)0) {

544 *
p_ts
 = (
CPU_TS
 )0;

546 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

547 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

549 *
p_r
 = 
OS_ERR_TIMEOUT
;

552 
OS_STATUS_PEND_DEL
:

553 
p_void
 = (*)0;

554 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

555 i(
p_ts
 !(
CPU_TS
 *)0) {

556 *
p_ts
 = 
OSTCBCurP
->
TS
;

558 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

559 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

561 *
p_r
 = 
OS_ERR_OBJ_DEL
;

565 
p_void
 = (*)0;

566 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

567 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

568 
	`TRACE_OS_Q_PEND_FAILED
(
p_q
);

570 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

573 
	`CPU_CRITICAL_EXIT
();

574  (
p_void
);

575 
	}
}

610 #i
OS_CFG_Q_PEND_ABORT_EN
 > 0u

611 
OS_OBJ_QTY
 
	$OSQPdAbt
 (
OS_Q
 *
p_q
,

612 
OS_OPT
 
t
,

613 
OS_ERR
 *
p_r
)

615 
OS_PEND_LIST
 *
p_nd_li
;

616 
OS_TCB
 *
p_tcb
;

617 
CPU_TS
 
ts
;

618 
OS_OBJ_QTY
 
nbr_sks
;

619 
	`CPU_SR_ALLOC
();

623 #ifde
OS_SAFETY_CRITICAL


624 i(
p_r
 =(
OS_ERR
 *)0) {

625 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

626  ((
OS_OBJ_QTY
)0u);

630 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

631 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

632 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

633  ((
OS_OBJ_QTY
)0u);

637 #i
OS_CFG_ARG_CHK_EN
 > 0u

638 i(
p_q
 =(
OS_Q
 *)0) {

639 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

640  ((
OS_OBJ_QTY
)0u);

642 
t
) {

643 
OS_OPT_PEND_ABORT_1
:

644 
OS_OPT_PEND_ABORT_ALL
:

645 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

646 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

650 *
p_r
 = 
OS_ERR_OPT_INVALID
;

651  ((
OS_OBJ_QTY
)0u);

655 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

656 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

657 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

658  ((
OS_OBJ_QTY
)0u);

662 
	`CPU_CRITICAL_ENTER
();

663 
p_nd_li
 = &
p_q
->
PdLi
;

664 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

665 
	`CPU_CRITICAL_EXIT
();

666 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

667  ((
OS_OBJ_QTY
)0u);

670 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

671 
nbr_sks
 = 0u;

672 
ts
 = 
	`OS_TS_GET
();

673 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

674 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

675 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_q
),

676 
p_tcb
,

677 
ts
);

678 
nbr_sks
++;

679 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

683 
	`OS_CRITICAL_EXIT_NO_SCHED
();

685 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

686 
	`OSSched
();

689 *
p_r
 = 
OS_ERR_NONE
;

690  (
nbr_sks
);

691 
	}
}

744 
	$OSQPo
 (
OS_Q
 *
p_q
,

745 *
p_void
,

746 
OS_MSG_SIZE
 
msg_size
,

747 
OS_OPT
 
t
,

748 
OS_ERR
 *
p_r
)

750 
CPU_TS
 
ts
;

754 #ifde
OS_SAFETY_CRITICAL


755 i(
p_r
 =(
OS_ERR
 *)0) {

756 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

757 
	`TRACE_OS_Q_POST_FAILED
(
p_q
);

759 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

764 #i
OS_CFG_ARG_CHK_EN
 > 0u

765 i(
p_q
 =(
OS_Q
 *)0) {

766 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

767 
	`TRACE_OS_Q_POST_FAILED
(
p_q
);

769 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

772 
t
) {

773 
OS_OPT_POST_FIFO
:

774 
OS_OPT_POST_LIFO
:

775 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_ALL
:

776 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_ALL
:

777 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_NO_SCHED
:

778 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_NO_SCHED
:

779 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

780 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

784 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

785 
	`TRACE_OS_Q_POST_FAILED
(
p_q
);

787 *
p_r
 = 
OS_ERR_OPT_INVALID
;

792 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

793 i(
p_q
->
Ty
 !
OS_OBJ_TYPE_Q
) {

794 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

795 
	`TRACE_OS_Q_POST_FAILED
(
p_q
);

797 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

802 
ts
 = 
	`OS_TS_GET
();

804 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

805 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

806 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_Q
,

807 (*)
p_q
,

808 (*)
p_void
,

809 (
OS_MSG_SIZE
)
msg_size
,

810 (
OS_FLAGS
 )0,

811 (
OS_OPT
 )
t
,

812 (
CPU_TS
 )
ts
,

813 (
OS_ERR
 *)
p_r
);

817 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

818 
	`TRACE_OS_Q_POST
(
p_q
);

820 
	`OS_QPo
(
p_q
,

821 
p_void
,

822 
msg_size
,

823 
t
,

824 
ts
,

825 
p_r
);

826 
	}
}

845 
	$OS_QC
 (
OS_Q
 *
p_q
)

847 ()
	`OS_MsgQFeA
(&
p_q
->
MsgQ
);

848 #i
OS_OBJ_TYPE_REQ
 > 0u

849 
p_q
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

851 #i
OS_CFG_DBG_EN
 > 0u

852 
p_q
->
NameP
 = (
CPU_CHAR
 *)((*)"?Q");

854 
	`OS_MsgQIn
(&
p_q
->
MsgQ
,

856 
	`OS_PdLiIn
(&
p_q
->
PdLi
);

857 
	}
}

876 #i
OS_CFG_DBG_EN
 > 0u

877 
	$OS_QDbgLiAdd
 (
OS_Q
 *
p_q
)

879 
p_q
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

880 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

881 i(
OSQDbgLiP
 =(
OS_Q
 *)0) {

882 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

884 
p_q
->
DbgNextP
 = 
OSQDbgLiP
;

885 
OSQDbgLiP
->
DbgPvP
 = 
p_q
;

887 
OSQDbgLiP
 = 
p_q
;

888 
	}
}

892 
	$OS_QDbgLiRemove
 (
OS_Q
 *
p_q
)

894 
OS_Q
 *
p_q_xt
;

895 
OS_Q
 *
p_q_ev
;

898 
p_q_ev
 = 
p_q
->
DbgPvP
;

899 
p_q_xt
 = 
p_q
->
DbgNextP
;

901 i(
p_q_ev
 =(
OS_Q
 *)0) {

902 
OSQDbgLiP
 = 
p_q_xt
;

903 i(
p_q_xt
 !(
OS_Q
 *)0) {

904 
p_q_xt
->
DbgPvP
 = (
OS_Q
 *)0;

906 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

908 } i(
p_q_xt
 =(
OS_Q
 *)0) {

909 
p_q_ev
->
DbgNextP
 = (
OS_Q
 *)0;

910 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

913 
p_q_ev
->
DbgNextP
 = 
p_q_xt
;

914 
p_q_xt
->
DbgPvP
 = 
p_q_ev
;

915 
p_q
->
DbgNextP
 = (
OS_Q
 *)0;

916 
p_q
->
DbgPvP
 = (
OS_Q
 *)0;

918 
	}
}

939 
	$OS_QIn
 (
OS_ERR
 *
p_r
)

941 #ifde
OS_SAFETY_CRITICAL


942 i(
p_r
 =(
OS_ERR
 *)0) {

943 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

948 #i
OS_CFG_DBG_EN
 > 0u

949 
OSQDbgLiP
 = (
OS_Q
 *)0;

952 
OSQQty
 = (
OS_OBJ_QTY
)0;

953 *
p_r
 = 
OS_ERR_NONE
;

954 
	}
}

996 
	$OS_QPo
 (
OS_Q
 *
p_q
,

997 *
p_void
,

998 
OS_MSG_SIZE
 
msg_size
,

999 
OS_OPT
 
t
,

1000 
CPU_TS
 
ts
,

1001 
OS_ERR
 *
p_r
)

1003 
OS_OBJ_QTY
 
t
;

1004 
OS_OPT
 
po_ty
;

1005 
OS_PEND_LIST
 *
p_nd_li
;

1006 
OS_PEND_DATA
 *
p_nd_da
;

1007 
OS_PEND_DATA
 *
p_nd_da_xt
;

1008 
OS_TCB
 *
p_tcb
;

1009 
	`CPU_SR_ALLOC
();

1013 
	`OS_CRITICAL_ENTER
();

1014 
p_nd_li
 = &
p_q
->
PdLi
;

1015 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

1016 i((
t
 & 
OS_OPT_POST_LIFO
=(
OS_OPT
)0) {

1017 
po_ty
 = 
OS_OPT_POST_FIFO
;

1019 
po_ty
 = 
OS_OPT_POST_LIFO
;

1021 
	`OS_MsgQPut
(&
p_q
->
MsgQ
,

1022 
p_void
,

1023 
msg_size
,

1024 
po_ty
,

1025 
ts
,

1026 
p_r
);

1027 
	`OS_CRITICAL_EXIT
();

1031 i((
t
 & 
OS_OPT_POST_ALL
!(
OS_OPT
)0) {

1032 
t
 = 
p_nd_li
->
NbrErs
;

1034 
t
 = (
OS_OBJ_QTY
)1;

1036 
p_nd_da
 = 
p_nd_li
->
HdP
;

1037 
t
 > 0u) {

1038 
p_tcb
 = 
p_nd_da
->
TCBP
;

1039 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

1040 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_q
),

1041 
p_tcb
,

1042 
p_void
,

1043 
msg_size
,

1044 
ts
);

1045 
p_nd_da
 = 
p_nd_da_xt
;

1046 
t
--;

1048 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1049 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1050 
	`OSSched
();

1052 *
p_r
 = 
OS_ERR_NONE
;

1053 
	}
}

	@uCOS-III/Source/os_sem.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_m__c
 = "$Id: $";

41 #i
OS_CFG_SEM_EN
 > 0u

73 
	$OSSemCe
 (
OS_SEM
 *
p_m
,

74 
CPU_CHAR
 *
p_me
,

75 
OS_SEM_CTR
 
t
,

76 
OS_ERR
 *
p_r
)

78 
	`CPU_SR_ALLOC
();

82 #ifde
OS_SAFETY_CRITICAL


83 i(
p_r
 =(
OS_ERR
 *)0) {

84 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

89 #ifde
OS_SAFETY_CRITICAL_IEC61508


90 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

91 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

96 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

97 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

98 *
p_r
 = 
OS_ERR_CREATE_ISR
;

103 #i
OS_CFG_ARG_CHK_EN
 > 0u

104 i(
p_m
 =(
OS_SEM
 *)0) {

105 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

110 
	`OS_CRITICAL_ENTER
();

111 #i
OS_OBJ_TYPE_REQ
 > 0u

112 
p_m
->
Ty
 = 
OS_OBJ_TYPE_SEM
;

114 
p_m
->
C
 = 
t
;

115 
p_m
->
TS
 = (
CPU_TS
)0;

116 #i
OS_CFG_DBG_EN
 > 0u

117 
p_m
->
NameP
 = 
p_me
;

119 ()&
p_me
;

121 
	`OS_PdLiIn
(&
p_m
->
PdLi
);

123 #i
OS_CFG_DBG_EN
 > 0u

124 
	`OS_SemDbgLiAdd
(
p_m
);

126 
OSSemQty
++;

128 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

129 
	`TRACE_OS_SEM_CREATE
(
p_m
, 
p_me
);

132 
	`OS_CRITICAL_EXIT_NO_SCHED
();

133 *
p_r
 = 
OS_ERR_NONE
;

134 
	}
}

172 #i
OS_CFG_SEM_DEL_EN
 > 0u

173 
OS_OBJ_QTY
 
	$OSSemD
 (
OS_SEM
 *
p_m
,

174 
OS_OPT
 
t
,

175 
OS_ERR
 *
p_r
)

177 
OS_OBJ_QTY
 
t
;

178 
OS_OBJ_QTY
 
nbr_sks
;

179 
OS_PEND_DATA
 *
p_nd_da
;

180 
OS_PEND_LIST
 *
p_nd_li
;

181 
OS_TCB
 *
p_tcb
;

182 
CPU_TS
 
ts
;

183 
	`CPU_SR_ALLOC
();

187 #ifde
OS_SAFETY_CRITICAL


188 i(
p_r
 =(
OS_ERR
 *)0) {

189 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

190  ((
OS_OBJ_QTY
)0);

194 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

195 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

196 *
p_r
 = 
OS_ERR_DEL_ISR
;

197  ((
OS_OBJ_QTY
)0);

201 #i
OS_CFG_ARG_CHK_EN
 > 0u

202 i(
p_m
 =(
OS_SEM
 *)0) {

203 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

204  ((
OS_OBJ_QTY
)0);

206 
t
) {

207 
OS_OPT_DEL_NO_PEND
:

208 
OS_OPT_DEL_ALWAYS
:

212 *
p_r
 = 
OS_ERR_OPT_INVALID
;

213  ((
OS_OBJ_QTY
)0);

217 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

218 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

219 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

220  ((
OS_OBJ_QTY
)0);

224 
	`CPU_CRITICAL_ENTER
();

225 
p_nd_li
 = &
p_m
->
PdLi
;

226 
t
 = 
p_nd_li
->
NbrErs
;

227 
nbr_sks
 = 
t
;

228 
t
) {

229 
OS_OPT_DEL_NO_PEND
:

230 i(
nbr_sks
 =(
OS_OBJ_QTY
)0) {

231 #i
OS_CFG_DBG_EN
 > 0u

232 
	`OS_SemDbgLiRemove
(
p_m
);

234 
OSSemQty
--;

235 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

236 
	`TRACE_OS_SEM_DEL
(
p_m
);

238 
	`OS_SemC
(
p_m
);

239 
	`CPU_CRITICAL_EXIT
();

240 *
p_r
 = 
OS_ERR_NONE
;

242 
	`CPU_CRITICAL_EXIT
();

243 *
p_r
 = 
OS_ERR_TASK_WAITING
;

247 
OS_OPT_DEL_ALWAYS
:

248 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

249 
ts
 = 
	`OS_TS_GET
();

250 
t
 > 0u) {

251 
p_nd_da
 = 
p_nd_li
->
HdP
;

252 
p_tcb
 = 
p_nd_da
->
TCBP
;

253 
	`OS_PdObjD
((
OS_PEND_OBJ
 *)((*)
p_m
),

254 
p_tcb
,

255 
ts
);

256 
t
--;

258 #i
OS_CFG_DBG_EN
 > 0u

259 
	`OS_SemDbgLiRemove
(
p_m
);

261 
OSSemQty
--;

262 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

263 
	`TRACE_OS_SEM_DEL
(
p_m
);

265 
	`OS_SemC
(
p_m
);

266 
	`OS_CRITICAL_EXIT_NO_SCHED
();

267 
	`OSSched
();

268 *
p_r
 = 
OS_ERR_NONE
;

272 
	`CPU_CRITICAL_EXIT
();

273 *
p_r
 = 
OS_ERR_OPT_INVALID
;

276  ((
OS_OBJ_QTY
)
nbr_sks
);

277 
	}
}

327 
OS_SEM_CTR
 
	$OSSemPd
 (
OS_SEM
 *
p_m
,

328 
OS_TICK
 
timeout
,

329 
OS_OPT
 
t
,

330 
CPU_TS
 *
p_ts
,

331 
OS_ERR
 *
p_r
)

333 
OS_SEM_CTR
 
r
;

334 
OS_PEND_DATA
 
nd_da
;

335 
	`CPU_SR_ALLOC
();

339 #ifde
OS_SAFETY_CRITICAL


340 i(
p_r
 =(
OS_ERR
 *)0) {

341 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

342 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

344 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

345  ((
OS_SEM_CTR
)0);

349 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

350 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

351 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

352 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

354 *
p_r
 = 
OS_ERR_PEND_ISR
;

355  ((
OS_SEM_CTR
)0);

359 #i
OS_CFG_ARG_CHK_EN
 > 0u

360 i(
p_m
 =(
OS_SEM
 *)0) {

361 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

362  ((
OS_SEM_CTR
)0);

364 
t
) {

365 
OS_OPT_PEND_BLOCKING
:

366 
OS_OPT_PEND_NON_BLOCKING
:

370 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

371 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

373 *
p_r
 = 
OS_ERR_OPT_INVALID
;

374  ((
OS_SEM_CTR
)0);

378 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

379 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

380 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

381 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

383 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

384  ((
OS_SEM_CTR
)0);

388 i(
p_ts
 !(
CPU_TS
 *)0) {

389 *
p_ts
 = (
CPU_TS
)0;

391 
	`CPU_CRITICAL_ENTER
();

392 i(
p_m
->
C
 > (
OS_SEM_CTR
)0) {

393 
p_m
->
C
--;

394 i(
p_ts
 !(
CPU_TS
 *)0) {

395 *
p_ts
 = 
p_m
->
TS
;

397 
r
 = 
p_m
->
C
;

398 
	`CPU_CRITICAL_EXIT
();

399 *
p_r
 = 
OS_ERR_NONE
;

400 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

401 
	`TRACE_OS_SEM_PEND
(
p_m
);

403  (
r
);

406 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

407 
r
 = 
p_m
->
C
;

408 
	`CPU_CRITICAL_EXIT
();

409 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

410 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

411 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

413  (
r
);

415 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

416 
	`CPU_CRITICAL_EXIT
();

417 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

418 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

420 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

421  ((
OS_SEM_CTR
)0);

425 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

426 
	`OS_Pd
(&
nd_da
,

427 (
OS_PEND_OBJ
 *)((*)
p_m
),

428 
OS_TASK_PEND_ON_SEM
,

429 
timeout
);

430 
	`OS_CRITICAL_EXIT_NO_SCHED
();

431 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

432 
	`TRACE_OS_SEM_PEND_BLOCK
(
p_m
);

434 
	`OSSched
();

436 
	`CPU_CRITICAL_ENTER
();

437 
OSTCBCurP
->
PdStus
) {

438 
OS_STATUS_PEND_OK
:

439 i(
p_ts
 !(
CPU_TS
 *)0) {

440 *
p_ts
 = 
OSTCBCurP
->
TS
;

442 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

443 
	`TRACE_OS_SEM_PEND
(
p_m
);

445 *
p_r
 = 
OS_ERR_NONE
;

448 
OS_STATUS_PEND_ABORT
:

449 i(
p_ts
 !(
CPU_TS
 *)0) {

450 *
p_ts
 = 
OSTCBCurP
->
TS
;

452 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

453 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

455 *
p_r
 = 
OS_ERR_PEND_ABORT
;

458 
OS_STATUS_PEND_TIMEOUT
:

459 i(
p_ts
 !(
CPU_TS
 *)0) {

460 *
p_ts
 = (
CPU_TS
 )0;

462 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

463 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

465 *
p_r
 = 
OS_ERR_TIMEOUT
;

468 
OS_STATUS_PEND_DEL
:

469 i(
p_ts
 !(
CPU_TS
 *)0) {

470 *
p_ts
 = 
OSTCBCurP
->
TS
;

472 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

473 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

475 *
p_r
 = 
OS_ERR_OBJ_DEL
;

479 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

480 
	`TRACE_OS_SEM_PEND_FAILED
(
p_m
);

482 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

483 
	`CPU_CRITICAL_EXIT
();

484  ((
OS_SEM_CTR
)0);

486 
r
 = 
p_m
->
C
;

487 
	`CPU_CRITICAL_EXIT
();

488  (
r
);

489 
	}
}

523 #i
OS_CFG_SEM_PEND_ABORT_EN
 > 0u

524 
OS_OBJ_QTY
 
	$OSSemPdAbt
 (
OS_SEM
 *
p_m
,

525 
OS_OPT
 
t
,

526 
OS_ERR
 *
p_r
)

528 
OS_PEND_LIST
 *
p_nd_li
;

529 
OS_TCB
 *
p_tcb
;

530 
CPU_TS
 
ts
;

531 
OS_OBJ_QTY
 
nbr_sks
;

532 
	`CPU_SR_ALLOC
();

536 #ifde
OS_SAFETY_CRITICAL


537 i(
p_r
 =(
OS_ERR
 *)0) {

538 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

539  ((
OS_OBJ_QTY
)0u);

543 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

544 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

545 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

546  ((
OS_OBJ_QTY
)0u);

550 #i
OS_CFG_ARG_CHK_EN
 > 0u

551 i(
p_m
 =(
OS_SEM
 *)0) {

552 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

553  ((
OS_OBJ_QTY
)0u);

555 
t
) {

556 
OS_OPT_PEND_ABORT_1
:

557 
OS_OPT_PEND_ABORT_ALL
:

558 
OS_OPT_PEND_ABORT_1
 | 
OS_OPT_POST_NO_SCHED
:

559 
OS_OPT_PEND_ABORT_ALL
 | 
OS_OPT_POST_NO_SCHED
:

563 *
p_r
 = 
OS_ERR_OPT_INVALID
;

564  ((
OS_OBJ_QTY
)0u);

568 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

569 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

570 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

571  ((
OS_OBJ_QTY
)0u);

575 
	`CPU_CRITICAL_ENTER
();

576 
p_nd_li
 = &
p_m
->
PdLi
;

577 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0u) {

578 
	`CPU_CRITICAL_EXIT
();

579 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

580  ((
OS_OBJ_QTY
)0u);

583 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

584 
nbr_sks
 = 0u;

585 
ts
 = 
	`OS_TS_GET
();

586 
p_nd_li
->
NbrErs
 > (
OS_OBJ_QTY
)0u) {

587 
p_tcb
 = 
p_nd_li
->
HdP
->
TCBP
;

588 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)((*)
p_m
),

589 
p_tcb
,

590 
ts
);

591 
nbr_sks
++;

592 i(
t
 !
OS_OPT_PEND_ABORT_ALL
) {

596 
	`OS_CRITICAL_EXIT_NO_SCHED
();

598 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

599 
	`OSSched
();

602 *
p_r
 = 
OS_ERR_NONE
;

603  (
nbr_sks
);

604 
	}
}

637 
OS_SEM_CTR
 
	$OSSemPo
 (
OS_SEM
 *
p_m
,

638 
OS_OPT
 
t
,

639 
OS_ERR
 *
p_r
)

641 
OS_SEM_CTR
 
r
;

642 
CPU_TS
 
ts
;

646 #ifde
OS_SAFETY_CRITICAL


647 i(
p_r
 =(
OS_ERR
 *)0) {

648 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

649 
	`TRACE_OS_SEM_POST_FAILED
(
p_m
);

651 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

652  ((
OS_SEM_CTR
)0);

656 #i
OS_CFG_ARG_CHK_EN
 > 0u

657 i(
p_m
 =(
OS_SEM
 *)0) {

658 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

659 
	`TRACE_OS_SEM_POST_FAILED
(
p_m
);

661 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

662  ((
OS_SEM_CTR
)0);

664 
t
) {

665 
OS_OPT_POST_1
:

666 
OS_OPT_POST_ALL
:

667 
OS_OPT_POST_1
 | 
OS_OPT_POST_NO_SCHED
:

668 
OS_OPT_POST_ALL
 | 
OS_OPT_POST_NO_SCHED
:

672 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

673 
	`TRACE_OS_SEM_POST_FAILED
(
p_m
);

675 *
p_r
 = 
OS_ERR_OPT_INVALID
;

676  ((
OS_SEM_CTR
)0u);

680 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

681 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

682 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

683 
	`TRACE_OS_SEM_POST_FAILED
(
p_m
);

685 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

686  ((
OS_SEM_CTR
)0);

690 
ts
 = 
	`OS_TS_GET
();

692 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

693 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

694 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_SEM
,

695 (*)
p_m
,

697 (
OS_MSG_SIZE
)0,

698 (
OS_FLAGS
 )0,

699 (
OS_OPT
 )
t
,

700 (
CPU_TS
 )
ts
,

701 (
OS_ERR
 *)
p_r
);

702  ((
OS_SEM_CTR
)0);

706 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

707 
	`TRACE_OS_SEM_POST
(
p_m
);

710 
r
 = 
	`OS_SemPo
(
p_m
,

711 
t
,

712 
ts
,

713 
p_r
);

715  (
r
);

716 
	}
}

744 #i
OS_CFG_SEM_SET_EN
 > 0u

745 
	$OSSemS
 (
OS_SEM
 *
p_m
,

746 
OS_SEM_CTR
 
t
,

747 
OS_ERR
 *
p_r
)

749 
OS_PEND_LIST
 *
p_nd_li
;

750 
	`CPU_SR_ALLOC
();

754 #ifde
OS_SAFETY_CRITICAL


755 i(
p_r
 =(
OS_ERR
 *)0) {

756 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

761 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

762 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

763 *
p_r
 = 
OS_ERR_SET_ISR
;

768 #i
OS_CFG_ARG_CHK_EN
 > 0u

769 i(
p_m
 =(
OS_SEM
 *)0) {

770 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

775 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

776 i(
p_m
->
Ty
 !
OS_OBJ_TYPE_SEM
) {

777 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

782 *
p_r
 = 
OS_ERR_NONE
;

783 
	`CPU_CRITICAL_ENTER
();

784 i(
p_m
->
C
 > (
OS_SEM_CTR
)0) {

785 
p_m
->
C
 = 
t
;

787 
p_nd_li
 = &
p_m
->
PdLi
;

788 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

789 
p_m
->
C
 = 
t
;

791 *
p_r
 = 
OS_ERR_TASK_WAITING
;

794 
	`CPU_CRITICAL_EXIT
();

795 
	}
}

815 
	$OS_SemC
 (
OS_SEM
 *
p_m
)

817 #i
OS_OBJ_TYPE_REQ
 > 0u

818 
p_m
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

820 
p_m
->
C
 = (
OS_SEM_CTR
)0;

821 
p_m
->
TS
 = (
CPU_TS
 )0;

822 #i
OS_CFG_DBG_EN
 > 0u

823 
p_m
->
NameP
 = (
CPU_CHAR
 *)((*)"?SEM");

825 
	`OS_PdLiIn
(&
p_m
->
PdLi
);

826 
	}
}

844 #i
OS_CFG_DBG_EN
 > 0u

845 
	$OS_SemDbgLiAdd
 (
OS_SEM
 *
p_m
)

847 
p_m
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

848 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

849 i(
OSSemDbgLiP
 =(
OS_SEM
 *)0) {

850 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

852 
p_m
->
DbgNextP
 = 
OSSemDbgLiP
;

853 
OSSemDbgLiP
->
DbgPvP
 = 
p_m
;

855 
OSSemDbgLiP
 = 
p_m
;

856 
	}
}

860 
	$OS_SemDbgLiRemove
 (
OS_SEM
 *
p_m
)

862 
OS_SEM
 *
p_m_xt
;

863 
OS_SEM
 *
p_m_ev
;

866 
p_m_ev
 = 
p_m
->
DbgPvP
;

867 
p_m_xt
 = 
p_m
->
DbgNextP
;

869 i(
p_m_ev
 =(
OS_SEM
 *)0) {

870 
OSSemDbgLiP
 = 
p_m_xt
;

871 i(
p_m_xt
 !(
OS_SEM
 *)0) {

872 
p_m_xt
->
DbgPvP
 = (
OS_SEM
 *)0;

874 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

876 } i(
p_m_xt
 =(
OS_SEM
 *)0) {

877 
p_m_ev
->
DbgNextP
 = (
OS_SEM
 *)0;

878 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

881 
p_m_ev
->
DbgNextP
 = 
p_m_xt
;

882 
p_m_xt
->
DbgPvP
 = 
p_m_ev
;

883 
p_m
->
DbgNextP
 = (
OS_SEM
 *)0;

884 
p_m
->
DbgPvP
 = (
OS_SEM
 *)0;

886 
	}
}

907 
	$OS_SemIn
 (
OS_ERR
 *
p_r
)

909 #ifde
OS_SAFETY_CRITICAL


910 i(
p_r
 =(
OS_ERR
 *)0) {

911 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

916 #i
OS_CFG_DBG_EN
 > 0u

917 
OSSemDbgLiP
 = (
OS_SEM
 *)0;

920 
OSSemQty
 = (
OS_OBJ_QTY
)0;

921 *
p_r
 = 
OS_ERR_NONE
;

922 
	}
}

957 
OS_SEM_CTR
 
	$OS_SemPo
 (
OS_SEM
 *
p_m
,

958 
OS_OPT
 
t
,

959 
CPU_TS
 
ts
,

960 
OS_ERR
 *
p_r
)

962 
OS_OBJ_QTY
 
t
;

963 
OS_SEM_CTR
 
r
;

964 
OS_PEND_LIST
 *
p_nd_li
;

965 
OS_PEND_DATA
 *
p_nd_da
;

966 
OS_PEND_DATA
 *
p_nd_da_xt
;

967 
OS_TCB
 *
p_tcb
;

968 
	`CPU_SR_ALLOC
();

972 
	`CPU_CRITICAL_ENTER
();

973 
p_nd_li
 = &
p_m
->
PdLi
;

974 i(
p_nd_li
->
NbrErs
 =(
OS_OBJ_QTY
)0) {

975 (
OS_SEM_CTR
)) {

977 i(
p_m
->
C
 =
DEF_INT_08U_MAX_VAL
) {

978 
	`CPU_CRITICAL_EXIT
();

979 *
p_r
 = 
OS_ERR_SEM_OVF
;

980  ((
OS_SEM_CTR
)0);

985 i(
p_m
->
C
 =
DEF_INT_16U_MAX_VAL
) {

986 
	`CPU_CRITICAL_EXIT
();

987 *
p_r
 = 
OS_ERR_SEM_OVF
;

988  ((
OS_SEM_CTR
)0);

993 i(
p_m
->
C
 =
DEF_INT_32U_MAX_VAL
) {

994 
	`CPU_CRITICAL_EXIT
();

995 *
p_r
 = 
OS_ERR_SEM_OVF
;

996  ((
OS_SEM_CTR
)0);

1003 
p_m
->
C
++;

1004 
r
 = 
p_m
->
C
;

1005 
p_m
->
TS
 = 
ts
;

1006 
	`CPU_CRITICAL_EXIT
();

1007 *
p_r
 = 
OS_ERR_NONE
;

1008  (
r
);

1011 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

1012 i((
t
 & 
OS_OPT_POST_ALL
!(
OS_OPT
)0) {

1013 
t
 = 
p_nd_li
->
NbrErs
;

1015 
t
 = (
OS_OBJ_QTY
)1;

1017 
p_nd_da
 = 
p_nd_li
->
HdP
;

1018 
t
 > 0u) {

1019 
p_tcb
 = 
p_nd_da
->
TCBP
;

1020 
p_nd_da_xt
 = 
p_nd_da
->
NextP
;

1021 
	`OS_Po
((
OS_PEND_OBJ
 *)((*)
p_m
),

1022 
p_tcb
,

1024 (
OS_MSG_SIZE
)0,

1025 
ts
);

1026 
p_nd_da
 = 
p_nd_da_xt
;

1027 
t
--;

1029 
r
 = 
p_m
->
C
;

1030 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1031 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1032 
	`OSSched
();

1034 *
p_r
 = 
OS_ERR_NONE
;

1035  (
r
);

1036 
	}
}

	@uCOS-III/Source/os_stat.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos___c
 = "$Id: $";

41 #i
OS_CFG_STAT_TASK_EN
 > 0u

57 
	$OSStRet
 (
OS_ERR
 *
p_r
)

59 #i(
OS_CFG_DBG_EN
 > 0u)

60 
OS_TCB
 *
p_tcb
;

61 #i(
OS_MSG_EN
 > 0u)

62 
OS_MSG_Q
 *
p_msg_q
;

64 #i(
OS_CFG_Q_EN
 > 0u)

65 
OS_Q
 *
p_q
;

68 
	`CPU_SR_ALLOC
();

72 #ifde
OS_SAFETY_CRITICAL


73 i(
p_r
 =(
OS_ERR
 *)0) {

74 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

79 
	`CPU_CRITICAL_ENTER
();

80 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

81 
OSIQTaskTimeMax
 = (
CPU_TS
 )0;

82 
OSIQNbrErsMax
 = (
OS_OBJ_QTY
)0;

85 #i
OS_CFG_STAT_TASK_EN
 > 0u

86 
OSStTaskCPUUgeMax
 = 0u;

87 
OSStTaskTimeMax
 = (
CPU_TS
)0;

90 
OSTickTaskTimeMax
 = (
CPU_TS
)0;

92 #i
OS_CFG_TMR_EN
 > 0u

93 
OSTmrTaskTimeMax
 = (
CPU_TS
)0;

96 #ifde
CPU_CFG_INT_DIS_MEAS_EN


97 
OSIDisTimeMax
 = (
CPU_TS
)0;

100 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

101 
OSSchedLockTimeMax
 = (
CPU_TS
)0;

104 #i((
OS_MSG_EN
 > 0u&& (
OS_CFG_DBG_EN
 > 0u))

105 
OSMsgPo
.
NbrUdMax
 = 0u;

107 
	`CPU_CRITICAL_EXIT
();

109 #i
OS_CFG_DBG_EN
 > 0u

110 
	`CPU_CRITICAL_ENTER
();

111 
p_tcb
 = 
OSTaskDbgLiP
;

112 
	`CPU_CRITICAL_EXIT
();

113 
p_tcb
 !(
OS_TCB
 *)0) {

114 
	`CPU_CRITICAL_ENTER
();

116 #ifde
CPU_CFG_INT_DIS_MEAS_EN


117 
p_tcb
->
IDisTimeMax
 = (
CPU_TS
 )0;

120 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

121 
p_tcb
->
SchedLockTimeMax
 = (
CPU_TS
 )0;

124 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

125 #i
OS_CFG_TASK_Q_EN
 > 0u

126 
p_tcb
->
MsgQPdTimeMax
 = (
CPU_TS
 )0;

128 
p_tcb
->
SemPdTimeMax
 = (
CPU_TS
 )0;

129 
p_tcb
->
CtxSwC
 = (
OS_CTR
 )0;

130 
p_tcb
->
CPUUge
 = (
OS_CPU_USAGE
)0;

131 
p_tcb
->
CPUUgeMax
 = (
OS_CPU_USAGE
)0;

132 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
 )0;

133 
p_tcb
->
CyesTٮPv
 = (
OS_CYCLES
 )0;

134 
p_tcb
->
CyesS
 = 
	`OS_TS_GET
();

137 #i
OS_CFG_TASK_Q_EN
 > 0u

138 
p_msg_q
 = &
p_tcb
->
MsgQ
;

139 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
 )0;

141 
p_tcb
 =_tcb->
DbgNextP
;

142 
	`CPU_CRITICAL_EXIT
();

146 #i(
OS_CFG_Q_EN
 > 0u&& (
OS_CFG_DBG_EN
 > 0u)

147 
	`CPU_CRITICAL_ENTER
();

148 
p_q
 = 
OSQDbgLiP
;

149 
	`CPU_CRITICAL_EXIT
();

150 
p_q
 !(
OS_Q
 *)0) {

151 
	`CPU_CRITICAL_ENTER
();

152 
p_msg_q
 = &
p_q
->
MsgQ
;

153 
p_msg_q
->
NbrErsMax
 = (
OS_MSG_QTY
)0;

154 
p_q
 =_q->
DbgNextP
;

155 
	`CPU_CRITICAL_EXIT
();

159 
	`OS_TickLiRetPk
();

161 #i
OS_CFG_TMR_EN
 > 0u

162 
	`OS_TmrRetPk
();

166 *
p_r
 = 
OS_ERR_NONE
;

167 
	}
}

191 
	$OSStTaskCPUUgeIn
 (
OS_ERR
 *
p_r
)

193 
OS_ERR
 
r
;

194 
OS_TICK
 
dly
;

195 
	`CPU_SR_ALLOC
();

199 #ifde
OS_SAFETY_CRITICAL


200 i(
p_r
 =(
OS_ERR
 *)0) {

201 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

206 #i((
OS_CFG_TMR_EN
 > 0u&& (
OS_CFG_TASK_SUSPEND_EN
 > 0u))

207 
	`OSTaskSud
(&
OSTmrTaskTCB
, &
r
);

208 i(
r
 !
OS_ERR_NONE
) {

209 *
p_r
 = 
r
;

214 
	`OSTimeDly
((
OS_TICK
 )2,

215 (
OS_OPT
 )
OS_OPT_TIME_DLY
,

216 (
OS_ERR
 *)&
r
);

217 i(
r
 !
OS_ERR_NONE
) {

218 *
p_r
 = 
r
;

221 
	`CPU_CRITICAL_ENTER
();

222 
OSStTaskC
 = (
OS_TICK
)0;

223 
	`CPU_CRITICAL_EXIT
();

225 
dly
 = (
OS_TICK
)0;

226 i(
OSCfg_TickRe_Hz
 > 
OSCfg_StTaskRe_Hz
) {

227 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / 
OSCfg_StTaskRe_Hz
);

229 i(
dly
 =(
OS_TICK
)0) {

230 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

233 
	`OSTimeDly
(
dly
,

234 
OS_OPT_TIME_DLY
,

235 &
r
);

237 #i((
OS_CFG_TMR_EN
 > 0u&& (
OS_CFG_TASK_SUSPEND_EN
 > 0u))

238 
	`OSTaskResume
(&
OSTmrTaskTCB
, &
r
);

239 i(
r
 !
OS_ERR_NONE
) {

240 *
p_r
 = 
r
;

245 
	`CPU_CRITICAL_ENTER
();

246 
OSStTaskTimeMax
 = (
CPU_TS
)0;

248 
OSStTaskCMax
 = 
OSStTaskC
;

249 
OSStTaskRdy
 = 
OS_STATE_RDY
;

250 
	`CPU_CRITICAL_EXIT
();

251 *
p_r
 = 
OS_ERR_NONE
;

252 
	}
}

281 
	$OS_StTask
 (*
p_g
)

283 #i
OS_CFG_DBG_EN
 > 0u

284 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

285 
OS_CPU_USAGE
 
uge
;

286 
OS_CYCLES
 
cyes_tٮ
;

287 
OS_CYCLES
 
cyes_div
;

288 
OS_CYCLES
 
cyes_mu
;

289 
OS_CYCLES
 
cyes_max
;

291 
OS_TCB
 *
p_tcb
;

293 
OS_TICK
 
r_max
;

294 
OS_TICK
 
r_mu
;

295 
OS_TICK
 
r_div
;

296 
OS_ERR
 
r
;

297 
OS_TICK
 
dly
;

298 
CPU_TS
 
ts_t
;

299 
CPU_TS
 
ts_d
;

300 
	`CPU_SR_ALLOC
();

304 ()&
p_g
;

305 
OSStTaskRdy
 !
DEF_TRUE
) {

306 
	`OSTimeDly
(2u * 
OSCfg_StTaskRe_Hz
,

307 
OS_OPT_TIME_DLY
,

308 &
r
);

310 
	`OSStRet
(&
r
);

312 
dly
 = (
OS_TICK
)0;

313 i(
OSCfg_TickRe_Hz
 > 
OSCfg_StTaskRe_Hz
) {

314 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / 
OSCfg_StTaskRe_Hz
);

316 i(
dly
 =(
OS_TICK
)0) {

317 
dly
 = (
OS_TICK
)(
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10);

320 
DEF_ON
) {

321 
ts_t
 = 
	`OS_TS_GET
();

322 #ifde 
CPU_CFG_INT_DIS_MEAS_EN


323 
OSIDisTimeMax
 = 
	`CPU_IDisMsMaxG
();

326 
	`CPU_CRITICAL_ENTER
();

327 
OSStTaskCRun
 = 
OSStTaskC
;

328 
OSStTaskC
 = (
OS_TICK
)0;

329 
	`CPU_CRITICAL_EXIT
();

331 i(
OSStTaskCMax
 > 
OSStTaskCRun
) {

332 i(
OSStTaskCMax
 < 400000u) {

333 
r_mu
 = 10000u;

334 
r_div
 = 1u;

335 } i(
OSStTaskCMax
 < 4000000u) {

336 
r_mu
 = 1000u;

337 
r_div
 = 10u;

338 } i(
OSStTaskCMax
 < 40000000u) {

339 
r_mu
 = 100u;

340 
r_div
 = 100u;

341 } i(
OSStTaskCMax
 < 400000000u) {

342 
r_mu
 = 10u;

343 
r_div
 = 1000u;

345 
r_mu
 = 1u;

346 
r_div
 = 10000u;

348 
r_max
 = 
OSStTaskCMax
 / 
r_div
;

349 
OSStTaskCPUUge
 = (
OS_CPU_USAGE
)((
OS_TICK
)10000u - 
r_mu
 * 
OSStTaskCRun
 / 
r_max
);

350 i(
OSStTaskCPUUgeMax
 < 
OSStTaskCPUUge
) {

351 
OSStTaskCPUUgeMax
 = 
OSStTaskCPUUge
;

354 
OSStTaskCPUUge
 = (
OS_CPU_USAGE
)10000u;

357 
	`OSStTaskHook
();

360 #i
OS_CFG_DBG_EN
 > 0u

361 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

362 
cyes_tٮ
 = (
OS_CYCLES
)0;

364 
	`CPU_CRITICAL_ENTER
();

365 
p_tcb
 = 
OSTaskDbgLiP
;

366 
	`CPU_CRITICAL_EXIT
();

367 
p_tcb
 !(
OS_TCB
 *)0) {

368 
	`OS_CRITICAL_ENTER
();

369 
p_tcb
->
CyesTٮPv
 =_tcb->
CyesTٮ
;

370 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
)0;

371 
	`OS_CRITICAL_EXIT
();

373 
cyes_tٮ
 +
p_tcb
->
CyesTٮPv
;

375 
	`CPU_CRITICAL_ENTER
();

376 
p_tcb
 =_tcb->
DbgNextP
;

377 
	`CPU_CRITICAL_EXIT
();

382 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

384 i(
cyes_tٮ
 > (
OS_CYCLES
)0u) {

385 i(
cyes_tٮ
 < 400000u) {

386 
cyes_mu
 = 10000u;

387 
cyes_div
 = 1u;

388 } i(
cyes_tٮ
 < 4000000u) {

389 
cyes_mu
 = 1000u;

390 
cyes_div
 = 10u;

391 } i(
cyes_tٮ
 < 40000000u) {

392 
cyes_mu
 = 100u;

393 
cyes_div
 = 100u;

394 } i(
cyes_tٮ
 < 400000000u) {

395 
cyes_mu
 = 10u;

396 
cyes_div
 = 1000u;

398 
cyes_mu
 = 1u;

399 
cyes_div
 = 10000u;

401 
cyes_max
 = 
cyes_tٮ
 / 
cyes_div
;

403 
cyes_mu
 = 0u;

404 
cyes_max
 = 1u;

407 
	`CPU_CRITICAL_ENTER
();

408 
p_tcb
 = 
OSTaskDbgLiP
;

409 
	`CPU_CRITICAL_EXIT
();

410 
p_tcb
 !(
OS_TCB
 *)0) {

411 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

412 
uge
 = (
OS_CPU_USAGE
)(
cyes_mu
 * 
p_tcb
->
CyesTٮPv
 / 
cyes_max
);

413 i(
uge
 > 10000u) {

414 
uge
 = 10000u;

416 
p_tcb
->
CPUUge
 = 
uge
;

417 i(
p_tcb
->
CPUUgeMax
 < 
uge
) {

418 
p_tcb
->
CPUUgeMax
 = 
uge
;

422 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

423 
	`OSTaskStkChk

p_tcb
,

424 &
p_tcb
->
StkFe
,

425 &
p_tcb
->
StkUd
,

426 &
r
);

429 
	`CPU_CRITICAL_ENTER
();

430 
p_tcb
 =_tcb->
DbgNextP
;

431 
	`CPU_CRITICAL_EXIT
();

435 i(
OSStRetFg
 =
DEF_TRUE
) {

436 
OSStRetFg
 = 
DEF_FALSE
;

437 
	`OSStRet
(&
r
);

440 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

441 i(
OSStTaskTimeMax
 < 
ts_d
) {

442 
OSStTaskTimeMax
 = 
ts_d
;

445 
	`OSTimeDly
(
dly
,

446 
OS_OPT_TIME_DLY
,

447 &
r
);

449 
	}
}

472 
	$OS_StTaskIn
 (
OS_ERR
 *
p_r
)

474 #ifde
OS_SAFETY_CRITICAL


475 i(
p_r
 =(
OS_ERR
 *)0) {

476 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

481 
OSStTaskC
 = (
OS_TICK
)0;

482 
OSStTaskCRun
 = (
OS_TICK
)0;

483 
OSStTaskCMax
 = (
OS_TICK
)0;

484 
OSStTaskRdy
 = 
OS_STATE_NOT_RDY
;

485 
OSStRetFg
 = 
DEF_FALSE
;

488 i(
OSCfg_StTaskStkBaP
 =(
CPU_STK
 *)0) {

489 *
p_r
 = 
OS_ERR_STAT_STK_INVALID
;

493 i(
OSCfg_StTaskStkSize
 < 
OSCfg_StkSizeM
) {

494 *
p_r
 = 
OS_ERR_STAT_STK_SIZE_INVALID
;

498 i(
OSCfg_StTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

499 *
p_r
 = 
OS_ERR_STAT_PRIO_INVALID
;

503 
	`OSTaskCe
((
OS_TCB
 *)&
OSStTaskTCB
,

504 (
CPU_CHAR
 *)((*)"uC/OS-III Stat Task"),

505 (
OS_TASK_PTR
 )
OS_StTask
,

507 (
OS_PRIO
 )
OSCfg_StTaskPrio
,

508 (
CPU_STK
 *)
OSCfg_StTaskStkBaP
,

509 (
CPU_STK_SIZE
)
OSCfg_StTaskStkLim
,

510 (
CPU_STK_SIZE
)
OSCfg_StTaskStkSize
,

511 (
OS_MSG_QTY
 )0,

512 (
OS_TICK
 )0,

514 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
),

515 (
OS_ERR
 *)
p_r
);

516 
	}
}

	@uCOS-III/Source/os_task.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_sk__c
 = "$Id: $";

61 #i
OS_CFG_TASK_CHANGE_PRIO_EN
 > 0u

62 
	$OSTaskChgePrio
 (
OS_TCB
 *
p_tcb
,

63 
OS_PRIO
 
io_w
,

64 
OS_ERR
 *
p_r
)

66 
CPU_BOOLEAN
 
lf
;

67 
	`CPU_SR_ALLOC
();

71 #ifde
OS_SAFETY_CRITICAL


72 i(
p_r
 =(
OS_ERR
 *)0) {

73 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

78 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

79 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

80 *
p_r
 = 
OS_ERR_TASK_CHANGE_PRIO_ISR
;

85 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

86 i(
io_w
 == 0) {

87 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

92 i(
io_w
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

93 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

97 i(
p_tcb
 =(
OS_TCB
 *)0) {

98 
	`CPU_CRITICAL_ENTER
();

99 
p_tcb
 = 
OSTCBCurP
;

100 
	`CPU_CRITICAL_EXIT
();

101 
lf
 = 
DEF_TRUE
;

103 
lf
 = 
DEF_FALSE
;

106 
	`OS_CRITICAL_ENTER
();

107 
p_tcb
->
TaskS
) {

108 
OS_TASK_STATE_RDY
:

109 
	`OS_RdyLiRemove
(
p_tcb
);

110 
p_tcb
->
Prio
 = 
io_w
;

111 
	`OS_PrioIn
(
p_tcb
->
Prio
);

112 i(
lf
 =
DEF_TRUE
) {

113 
	`OS_RdyLiInHd
(
p_tcb
);

115 
	`OS_RdyLiInTa
(
p_tcb
);

119 
OS_TASK_STATE_DLY
:

120 
OS_TASK_STATE_SUSPENDED
:

121 
OS_TASK_STATE_DLY_SUSPENDED
:

122 
p_tcb
->
Prio
 = 
io_w
;

125 
OS_TASK_STATE_PEND
:

126 
OS_TASK_STATE_PEND_TIMEOUT
:

127 
OS_TASK_STATE_PEND_SUSPENDED
:

128 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

129 
p_tcb
->
PdOn
) {

130 
OS_TASK_PEND_ON_TASK_Q
:

131 
OS_TASK_PEND_ON_TASK_SEM
:

132 
OS_TASK_PEND_ON_FLAG
:

133 
p_tcb
->
Prio
 = 
io_w
;

136 
OS_TASK_PEND_ON_MUTEX
:

137 
OS_TASK_PEND_ON_MULTI
:

138 
OS_TASK_PEND_ON_Q
:

139 
OS_TASK_PEND_ON_SEM
:

140 
	`OS_PdLiChgePrio
(
p_tcb
,

141 
io_w
);

150 
	`OS_CRITICAL_EXIT
();

151 *
p_r
 = 
OS_ERR_STATE_INVALID
;

155 
	`OS_CRITICAL_EXIT_NO_SCHED
();

157 
	`OSSched
();

159 *
p_r
 = 
OS_ERR_NONE
;

160 
	}
}

249 
	$OSTaskCe
 (
OS_TCB
 *
p_tcb
,

250 
CPU_CHAR
 *
p_me
,

251 
OS_TASK_PTR
 
p_sk
,

252 *
p_g
,

253 
OS_PRIO
 
io
,

254 
CPU_STK
 *
p_k_ba
,

255 
CPU_STK_SIZE
 
k_lim
,

256 
CPU_STK_SIZE
 
k_size
,

257 
OS_MSG_QTY
 
q_size
,

258 
OS_TICK
 
time_qu
,

259 *
p_ext
,

260 
OS_OPT
 
t
,

261 
OS_ERR
 *
p_r
)

263 
CPU_STK_SIZE
 
i
;

264 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

265 
OS_REG_ID
 
g_nbr
;

267 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

268 
OS_TLS_ID
 
id
;

271 
CPU_STK
 *
p_
;

272 
CPU_STK
 *
p_k_lim
;

273 
	`CPU_SR_ALLOC
();

277 #ifde
OS_SAFETY_CRITICAL


278 i(
p_r
 =(
OS_ERR
 *)0) {

279 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

280 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

282 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

287 #ifde
OS_SAFETY_CRITICAL_IEC61508


288 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

289 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

290 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

292 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

297 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

298 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

299 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

300 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

302 *
p_r
 = 
OS_ERR_TASK_CREATE_ISR
;

307 #i
OS_CFG_ARG_CHK_EN
 > 0u

308 i(
p_tcb
 =(
OS_TCB
 *)0) {

309 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

310 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

312 *
p_r
 = 
OS_ERR_TCB_INVALID
;

315 i(
p_sk
 =(
OS_TASK_PTR
)0) {

316 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

317 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

319 *
p_r
 = 
OS_ERR_TASK_INVALID
;

322 i(
p_k_ba
 =(
CPU_STK
 *)0) {

323 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

324 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

326 *
p_r
 = 
OS_ERR_STK_INVALID
;

329 i(
k_size
 < 
OSCfg_StkSizeM
) {

330 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

331 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

333 *
p_r
 = 
OS_ERR_STK_SIZE_INVALID
;

336 i(
k_lim
 >
k_size
) {

337 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

338 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

340 *
p_r
 = 
OS_ERR_STK_LIMIT_INVALID
;

343 i(
io
 >
OS_CFG_PRIO_MAX
) {

344 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

345 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

347 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

352 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

353 i(
io
 =(
OS_PRIO
)0) {

354 i(
p_tcb
 !&
OSIQTaskTCB
) {

355 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

356 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

358 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

364 i(
io
 =(
OS_CFG_PRIO_MAX
 - 1u)) {

365 i(
p_tcb
 !&
OSIdTaskTCB
) {

366 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

367 
	`TRACE_OS_TASK_CREATE_FAILED
(
p_tcb
);

369 *
p_r
 = 
OS_ERR_PRIO_INVALID
;

374 
	`OS_TaskInTCB
(
p_tcb
);

376 *
p_r
 = 
OS_ERR_NONE
;

378 i((
t
 & 
OS_OPT_TASK_STK_CHK
!(
OS_OPT
)0) {

379 i((
t
 & 
OS_OPT_TASK_STK_CLR
!(
OS_OPT
)0) {

380 
p_
 = 
p_k_ba
;

381 
i
 = 0u; i < 
k_size
; i++) {

382 *
p_
 = (
CPU_STK
)0;

383 
p_
++;

388 #i(
CPU_CFG_STK_GROWTH
 =
CPU_STK_GROWTH_HI_TO_LO
)

389 
p_k_lim
 = 
p_k_ba
 + 
k_lim
;

391 
p_k_lim
 = 
p_k_ba
 + (
k_size
 - 1u- 
k_lim
;

394 
p_
 = 
	`OSTaskStkIn
(
p_sk
,

395 
p_g
,

396 
p_k_ba
,

397 
p_k_lim
,

398 
k_size
,

399 
t
);

402 #i
OS_CFG_DBG_EN
 > 0u

403 
p_tcb
->
TaskEryAddr
 = 
p_sk
;

404 
p_tcb
->
TaskEryArg
 = 
p_g
;

407 #i
OS_CFG_DBG_EN
 > 0u

408 
p_tcb
->
NameP
 = 
p_me
;

410 ()&
p_me
;

413 
p_tcb
->
Prio
 = 
io
;

415 
p_tcb
->
StkP
 = 
p_
;

416 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

417 
p_tcb
->
StkLimP
 = 
p_k_lim
;

420 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

421 
p_tcb
->
TimeQu
 = 
time_qu
;

422 i(
time_qu
 =(
OS_TICK
)0) {

423 
p_tcb
->
TimeQuC
 = 
OSSchedRoundRobDtTimeQu
;

425 
p_tcb
->
TimeQuC
 = 
time_qu
;

428 ()&
time_qu
;

431 
p_tcb
->
ExtP
 = 
p_ext
;

432 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

433 
p_tcb
->
StkBaP
 = 
p_k_ba
;

434 
p_tcb
->
StkSize
 = 
k_size
;

436 
p_tcb
->
O
 = 
t
;

438 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

439 
g_nbr
 = 0u;eg_nb< 
OS_CFG_TASK_REG_TBL_SIZE
;eg_nbr++) {

440 
p_tcb
->
RegTbl
[
g_nbr
] = (
OS_REG
)0;

444 #i
OS_CFG_TASK_Q_EN
 > 0u

445 
	`OS_MsgQIn
(&
p_tcb
->
MsgQ
,

446 
q_size
);

448 ()&
q_size
;

451 
	`OSTaskCeHook
(
p_tcb
);

453 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

454 
	`TRACE_OS_TASK_CREATE
(
p_tcb
);

455 
	`TRACE_OS_TASK_SEM_CREATE
(
p_tcb
, 
p_me
);

456 
	`TRACE_OS_TASK_MSG_Q_CREATE
(&
p_tcb
->
MsgQ
, 
p_me
);

459 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

460 
id
 = 0u; id < 
OS_CFG_TLS_TBL_SIZE
; id++) {

461 
p_tcb
->
TLS_Tbl
[
id
] = (
OS_TLS
)0;

463 
	`OS_TLS_TaskCe
(
p_tcb
);

466 
	`OS_CRITICAL_ENTER
();

467 
	`OS_PrioIn
(
p_tcb
->
Prio
);

468 
	`OS_RdyLiInTa
(
p_tcb
);

470 #i
OS_CFG_DBG_EN
 > 0u

471 
	`OS_TaskDbgLiAdd
(
p_tcb
);

474 
OSTaskQty
++;

476 i(
OSRug
 !
OS_STATE_OS_RUNNING
) {

477 
	`OS_CRITICAL_EXIT
();

481 
	`OS_CRITICAL_EXIT_NO_SCHED
();

483 
	`OSSched
();

484 
	}
}

511 #i
OS_CFG_TASK_DEL_EN
 > 0u

512 
	$OSTaskD
 (
OS_TCB
 *
p_tcb
,

513 
OS_ERR
 *
p_r
)

515 
	`CPU_SR_ALLOC
();

519 #ifde
OS_SAFETY_CRITICAL


520 i(
p_r
 =(
OS_ERR
 *)0) {

521 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

526 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

527 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

528 *
p_r
 = 
OS_ERR_TASK_DEL_ISR
;

533 i(
p_tcb
 =&
OSIdTaskTCB
) {

534 *
p_r
 = 
OS_ERR_TASK_DEL_IDLE
;

538 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

539 i(
p_tcb
 =&
OSIQTaskTCB
) {

540 *
p_r
 = 
OS_ERR_TASK_DEL_INVALID
;

545 i(
p_tcb
 =(
OS_TCB
 *)0) {

546 
	`CPU_CRITICAL_ENTER
();

547 
p_tcb
 = 
OSTCBCurP
;

548 
	`CPU_CRITICAL_EXIT
();

551 
	`OS_CRITICAL_ENTER
();

552 
p_tcb
->
TaskS
) {

553 
OS_TASK_STATE_RDY
:

554 
	`OS_RdyLiRemove
(
p_tcb
);

557 
OS_TASK_STATE_SUSPENDED
:

560 
OS_TASK_STATE_DLY
:

561 
OS_TASK_STATE_DLY_SUSPENDED
:

562 
	`OS_TickLiRemove
(
p_tcb
);

565 
OS_TASK_STATE_PEND
:

566 
OS_TASK_STATE_PEND_SUSPENDED
:

567 
OS_TASK_STATE_PEND_TIMEOUT
:

568 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

569 
p_tcb
->
PdOn
) {

570 
OS_TASK_PEND_ON_NOTHING
:

571 
OS_TASK_PEND_ON_TASK_Q
:

572 
OS_TASK_PEND_ON_TASK_SEM
:

575 
OS_TASK_PEND_ON_FLAG
:

576 
OS_TASK_PEND_ON_MULTI
:

577 
OS_TASK_PEND_ON_MUTEX
:

578 
OS_TASK_PEND_ON_Q
:

579 
OS_TASK_PEND_ON_SEM
:

580 
	`OS_PdLiRemove
(
p_tcb
);

586 
	`OS_TickLiRemove
(
p_tcb
);

590 
	`OS_CRITICAL_EXIT
();

591 *
p_r
 = 
OS_ERR_STATE_INVALID
;

595 #i
OS_CFG_TASK_Q_EN
 > 0u

596 ()
	`OS_MsgQFeA
(&
p_tcb
->
MsgQ
);

599 
	`OSTaskDHook
(
p_tcb
);

601 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

602 
	`OS_TLS_TaskD
(
p_tcb
);

605 #i
OS_CFG_DBG_EN
 > 0u

606 
	`OS_TaskDbgLiRemove
(
p_tcb
);

608 
OSTaskQty
--;

609 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

610 
	`TRACE_OS_TASK_DEL
(
p_tcb
);

612 
	`OS_TaskInTCB
(
p_tcb
);

613 
p_tcb
->
TaskS
 = (
OS_STATE
)
OS_TASK_STATE_DEL
;

615 
	`OS_CRITICAL_EXIT_NO_SCHED
();

617 *
p_r
 = 
OS_ERR_NONE
;

619 
	`OSSched
();

620 
	}
}

647 #i
OS_CFG_TASK_Q_EN
 > 0u

648 
OS_MSG_QTY
 
	$OSTaskQFlush
 (
OS_TCB
 *
p_tcb
,

649 
OS_ERR
 *
p_r
)

651 
OS_MSG_QTY
 
s
;

652 
	`CPU_SR_ALLOC
();

656 #ifde
OS_SAFETY_CRITICAL


657 i(
p_r
 =(
OS_ERR
 *)0) {

658 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

659  ((
OS_MSG_QTY
)0);

663 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

664 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

665 *
p_r
 = 
OS_ERR_FLUSH_ISR
;

666  ((
OS_MSG_QTY
)0);

670 i(
p_tcb
 =(
OS_TCB
 *)0) {

671 
	`CPU_CRITICAL_ENTER
();

672 
p_tcb
 = 
OSTCBCurP
;

673 
	`CPU_CRITICAL_EXIT
();

676 
	`OS_CRITICAL_ENTER
();

677 
s
 = 
	`OS_MsgQFeA
(&
p_tcb
->
MsgQ
);

678 
	`OS_CRITICAL_EXIT
();

679 *
p_r
 = 
OS_ERR_NONE
;

680  (
s
);

681 
	}
}

725 #i
OS_CFG_TASK_Q_EN
 > 0u

726 *
	$OSTaskQPd
 (
OS_TICK
 
timeout
,

727 
OS_OPT
 
t
,

728 
OS_MSG_SIZE
 *
p_msg_size
,

729 
CPU_TS
 *
p_ts
,

730 
OS_ERR
 *
p_r
)

732 
OS_MSG_Q
 *
p_msg_q
;

733 *
p_void
;

734 
	`CPU_SR_ALLOC
();

738 #ifde
OS_SAFETY_CRITICAL


739 i(
p_r
 =(
OS_ERR
 *)0) {

740 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

745 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

746 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

747 *
p_r
 = 
OS_ERR_PEND_ISR
;

752 #i
OS_CFG_ARG_CHK_EN
 > 0u

753 i(
p_msg_size
 =(
OS_MSG_SIZE
 *)0) {

754 *
p_r
 = 
OS_ERR_PTR_INVALID
;

757 
t
) {

758 
OS_OPT_PEND_BLOCKING
:

759 
OS_OPT_PEND_NON_BLOCKING
:

763 *
p_r
 = 
OS_ERR_OPT_INVALID
;

768 i(
p_ts
 !(
CPU_TS
 *)0) {

769 *
p_ts
 = (
CPU_TS
 )0;

772 
	`CPU_CRITICAL_ENTER
();

773 
p_msg_q
 = &
OSTCBCurP
->
MsgQ
;

774 
p_void
 = 
	`OS_MsgQG
(
p_msg_q
,

775 
p_msg_size
,

776 
p_ts
,

777 
p_r
);

778 i(*
p_r
 =
OS_ERR_NONE
) {

779 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

780 i(
p_ts
 !(
CPU_TS
 *)0) {

781 
OSTCBCurP
->
MsgQPdTime
 = 
	`OS_TS_GET
(- *
p_ts
;

782 i(
OSTCBCurP
->
MsgQPdTimeMax
 < OSTCBCurP->
MsgQPdTime
) {

783 
OSTCBCurP
->
MsgQPdTimeMax
 = OSTCBCurP->
MsgQPdTime
;

787 
	`CPU_CRITICAL_EXIT
();

788 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

789 
	`TRACE_OS_TASK_MSG_Q_PEND
(
p_msg_q
);

791  (
p_void
);

794 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

795 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

796 
	`CPU_CRITICAL_EXIT
();

797 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

798 
	`TRACE_OS_TASK_MSG_Q_PEND_FAILED
(
p_msg_q
);

802 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

803 
	`CPU_CRITICAL_EXIT
();

804 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

805 
	`TRACE_OS_TASK_MSG_Q_PEND_FAILED
(
p_msg_q
);

807 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

812 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

813 
	`OS_Pd
((
OS_PEND_DATA
 *)0,

814 (
OS_PEND_OBJ
 *)0,

815 (
OS_STATE
 )
OS_TASK_PEND_ON_TASK_Q
,

816 (
OS_TICK
 )
timeout
);

817 
	`OS_CRITICAL_EXIT_NO_SCHED
();

818 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

819 
	`TRACE_OS_TASK_MSG_Q_PEND_BLOCK
(
p_msg_q
);

821 
	`OSSched
();

823 
	`CPU_CRITICAL_ENTER
();

824 
OSTCBCurP
->
PdStus
) {

825 
OS_STATUS_PEND_OK
:

826 
p_void
 = 
OSTCBCurP
->
MsgP
;

827 *
p_msg_size
 = 
OSTCBCurP
->
MsgSize
;

828 i(
p_ts
 !(
CPU_TS
 *)0) {

829 *
p_ts
 = 
OSTCBCurP
->
TS
;

830 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

831 
OSTCBCurP
->
MsgQPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

832 i(
OSTCBCurP
->
MsgQPdTimeMax
 < OSTCBCurP->
MsgQPdTime
) {

833 
OSTCBCurP
->
MsgQPdTimeMax
 = OSTCBCurP->
MsgQPdTime
;

837 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

838 
	`TRACE_OS_TASK_MSG_Q_PEND
(
p_msg_q
);

840 *
p_r
 = 
OS_ERR_NONE
;

843 
OS_STATUS_PEND_ABORT
:

844 
p_void
 = (*)0;

845 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

846 i(
p_ts
 !(
CPU_TS
 *)0) {

847 *
p_ts
 = (
CPU_TS
 )0;

849 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

850 
	`TRACE_OS_TASK_MSG_Q_PEND_FAILED
(
p_msg_q
);

852 *
p_r
 = 
OS_ERR_PEND_ABORT
;

855 
OS_STATUS_PEND_TIMEOUT
:

857 
p_void
 = (*)0;

858 *
p_msg_size
 = (
OS_MSG_SIZE
)0;

859 i(
p_ts
 !(
CPU_TS
 *)0) {

860 *
p_ts
 = 
OSTCBCurP
->
TS
;

862 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

863 
	`TRACE_OS_TASK_MSG_Q_PEND_FAILED
(
p_msg_q
);

865 *
p_r
 = 
OS_ERR_TIMEOUT
;

868 
	`CPU_CRITICAL_EXIT
();

869  (
p_void
);

870 
	}
}

901 #i(
OS_CFG_TASK_Q_EN
 > 0u&& (
OS_CFG_TASK_Q_PEND_ABORT_EN
 > 0u)

902 
CPU_BOOLEAN
 
	$OSTaskQPdAbt
 (
OS_TCB
 *
p_tcb
,

903 
OS_OPT
 
t
,

904 
OS_ERR
 *
p_r
)

906 
CPU_TS
 
ts
;

907 
	`CPU_SR_ALLOC
();

911 #ifde
OS_SAFETY_CRITICAL


912 i(
p_r
 =(
OS_ERR
 *)0) {

913 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

914  (
DEF_FALSE
);

918 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

919 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

920 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

921  (
DEF_FALSE
);

925 #i
OS_CFG_ARG_CHK_EN
 > 0u

926 
t
) {

927 
OS_OPT_POST_NONE
:

928 
OS_OPT_POST_NO_SCHED
:

932 *
p_r
 = 
OS_ERR_OPT_INVALID
;

933  (
DEF_FALSE
);

937 
	`CPU_CRITICAL_ENTER
();

938 #i
OS_CFG_ARG_CHK_EN
 > 0u

939 i((
p_tcb
 =(
OS_TCB
 *)0) ||

940 (
p_tcb
 =
OSTCBCurP
)) {

941 
	`CPU_CRITICAL_EXIT
();

942 *
p_r
 = 
OS_ERR_PEND_ABORT_SELF
;

943  (
DEF_FALSE
);

947 i(
p_tcb
->
PdOn
 !
OS_TASK_PEND_ON_TASK_Q
) {

948 
	`CPU_CRITICAL_EXIT
();

949 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

950  (
DEF_FALSE
);

953 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

954 
ts
 = 
	`OS_TS_GET
();

955 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)0,

956 
p_tcb
,

957 
ts
);

958 
	`OS_CRITICAL_EXIT_NO_SCHED
();

959 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

960 
	`OSSched
();

962 *
p_r
 = 
OS_ERR_NONE
;

963  (
DEF_TRUE
);

964 
	}
}

1003 #i
OS_CFG_TASK_Q_EN
 > 0u

1004 
	$OSTaskQPo
 (
OS_TCB
 *
p_tcb
,

1005 *
p_void
,

1006 
OS_MSG_SIZE
 
msg_size
,

1007 
OS_OPT
 
t
,

1008 
OS_ERR
 *
p_r
)

1010 
CPU_TS
 
ts
;

1014 #ifde
OS_SAFETY_CRITICAL


1015 i(
p_r
 =(
OS_ERR
 *)0) {

1016 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1017 
	`TRACE_OS_TASK_MSG_Q_POST_FAILED
(&
p_tcb
->
MsgQ
);

1019 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1024 #i
OS_CFG_ARG_CHK_EN
 > 0u

1025 
t
) {

1026 
OS_OPT_POST_FIFO
:

1027 
OS_OPT_POST_LIFO
:

1028 
OS_OPT_POST_FIFO
 | 
OS_OPT_POST_NO_SCHED
:

1029 
OS_OPT_POST_LIFO
 | 
OS_OPT_POST_NO_SCHED
:

1033 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1034 
	`TRACE_OS_TASK_MSG_Q_POST_FAILED
(&
p_tcb
->
MsgQ
);

1036 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1041 
ts
 = 
	`OS_TS_GET
();

1043 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1044 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1045 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_MSG
,

1046 (*)
p_tcb
,

1047 (*)
p_void
,

1048 (
OS_MSG_SIZE
)
msg_size
,

1049 (
OS_FLAGS
 )0,

1050 (
OS_OPT
 )
t
,

1051 (
CPU_TS
 )
ts
,

1052 (
OS_ERR
 *)
p_r
);

1057 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1058 
	`TRACE_OS_TASK_MSG_Q_POST
(&
p_tcb
->
MsgQ
);

1061 
	`OS_TaskQPo
(
p_tcb
,

1062 
p_void
,

1063 
msg_size
,

1064 
t
,

1065 
ts
,

1066 
p_r
);

1067 
	}
}

1094 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1095 
OS_REG
 
	$OSTaskRegG
 (
OS_TCB
 *
p_tcb
,

1096 
OS_REG_ID
 
id
,

1097 
OS_ERR
 *
p_r
)

1099 
OS_REG
 
vue
;

1100 
	`CPU_SR_ALLOC
();

1104 #ifde
OS_SAFETY_CRITICAL


1105 i(
p_r
 =(
OS_ERR
 *)0) {

1106 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1107  ((
OS_REG
)0);

1111 #i
OS_CFG_ARG_CHK_EN
 > 0u

1112 i(
id
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1113 *
p_r
 = 
OS_ERR_REG_ID_INVALID
;

1114  ((
OS_REG
)0);

1118 
	`CPU_CRITICAL_ENTER
();

1119 i(
p_tcb
 =(
OS_TCB
 *)0) {

1120 
p_tcb
 = 
OSTCBCurP
;

1122 
vue
 = 
p_tcb
->
RegTbl
[
id
];

1123 
	`CPU_CRITICAL_EXIT
();

1124 *
p_r
 = 
OS_ERR_NONE
;

1125  ((
OS_REG
)
vue
);

1126 
	}
}

1147 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1148 
OS_REG_ID
 
	$OSTaskRegGID
 (
OS_ERR
 *
p_r
)

1150 
OS_REG_ID
 
id
;

1151 
	`CPU_SR_ALLOC
();

1155 #ifde
OS_SAFETY_CRITICAL


1156 i(
p_r
 =(
OS_ERR
 *)0) {

1157 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1158  ((
OS_REG_ID
)
OS_CFG_TASK_REG_TBL_SIZE
);

1162 
	`CPU_CRITICAL_ENTER
();

1163 i(
OSTaskRegNextAvaID
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1164 *
p_r
 = 
OS_ERR_NO_MORE_ID_AVAIL
;

1165 
	`CPU_CRITICAL_EXIT
();

1166  ((
OS_REG_ID
)
OS_CFG_TASK_REG_TBL_SIZE
);

1169 
id
 = 
OSTaskRegNextAvaID
;

1170 
OSTaskRegNextAvaID
++;

1171 
	`CPU_CRITICAL_EXIT
();

1172 *
p_r
 = 
OS_ERR_NONE
;

1173  (
id
);

1174 
	}
}

1203 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

1204 
	$OSTaskRegS
 (
OS_TCB
 *
p_tcb
,

1205 
OS_REG_ID
 
id
,

1206 
OS_REG
 
vue
,

1207 
OS_ERR
 *
p_r
)

1209 
	`CPU_SR_ALLOC
();

1213 #ifde
OS_SAFETY_CRITICAL


1214 i(
p_r
 =(
OS_ERR
 *)0) {

1215 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1220 #i
OS_CFG_ARG_CHK_EN
 > 0u

1221 i(
id
 >
OS_CFG_TASK_REG_TBL_SIZE
) {

1222 *
p_r
 = 
OS_ERR_REG_ID_INVALID
;

1227 
	`CPU_CRITICAL_ENTER
();

1228 i(
p_tcb
 =(
OS_TCB
 *)0) {

1229 
p_tcb
 = 
OSTCBCurP
;

1231 
p_tcb
->
RegTbl
[
id
] = 
vue
;

1232 
	`CPU_CRITICAL_EXIT
();

1233 *
p_r
 = 
OS_ERR_NONE
;

1234 
	}
}

1259 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1260 
	$OSTaskResume
 (
OS_TCB
 *
p_tcb
,

1261 
OS_ERR
 *
p_r
)

1263 
	`CPU_SR_ALLOC
();

1267 #ifde
OS_SAFETY_CRITICAL


1268 i(
p_r
 =(
OS_ERR
 *)0) {

1269 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1274 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 == 0u) && \

1275 (
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u)

1276 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1277 *
p_r
 = 
OS_ERR_TASK_RESUME_ISR
;

1283 
	`CPU_CRITICAL_ENTER
();

1284 #i
OS_CFG_ARG_CHK_EN
 > 0u

1285 i((
p_tcb
 =(
OS_TCB
 *)0) ||

1286 (
p_tcb
 =
OSTCBCurP
)) {

1287 
	`CPU_CRITICAL_EXIT
();

1288 *
p_r
 = 
OS_ERR_TASK_RESUME_SELF
;

1292 
	`CPU_CRITICAL_EXIT
();

1294 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1295 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1296 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_RESUME
,

1297 (*)
p_tcb
,

1299 (
OS_MSG_SIZE
)0,

1300 (
OS_FLAGS
 )0,

1301 (
OS_OPT
 )0,

1302 (
CPU_TS
 )0,

1303 (
OS_ERR
 *)
p_r
);

1308 
	`OS_TaskResume
(
p_tcb
, 
p_r
);

1310 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1311 
	`TRACE_OS_TASK_RESUME
(
p_tcb
);

1313 
	}
}

1350 
OS_SEM_CTR
 
	$OSTaskSemPd
 (
OS_TICK
 
timeout
,

1351 
OS_OPT
 
t
,

1352 
CPU_TS
 *
p_ts
,

1353 
OS_ERR
 *
p_r
)

1355 
OS_SEM_CTR
 
r
;

1356 
	`CPU_SR_ALLOC
();

1360 #ifde
OS_SAFETY_CRITICAL


1361 i(
p_r
 =(
OS_ERR
 *)0) {

1362 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1363 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1365 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1366  ((
OS_SEM_CTR
)0);

1370 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1371 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1372 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1373 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1375 *
p_r
 = 
OS_ERR_PEND_ISR
;

1376  ((
OS_SEM_CTR
)0);

1380 #i
OS_CFG_ARG_CHK_EN
 > 0u

1381 
t
) {

1382 
OS_OPT_PEND_BLOCKING
:

1383 
OS_OPT_PEND_NON_BLOCKING
:

1387 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1388 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1390 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1391  ((
OS_SEM_CTR
)0);

1395 i(
p_ts
 !(
CPU_TS
 *)0) {

1396 *
p_ts
 = (
CPU_TS
 )0;

1399 
	`CPU_CRITICAL_ENTER
();

1400 i(
OSTCBCurP
->
SemC
 > (
OS_SEM_CTR
)0) {

1401 
OSTCBCurP
->
SemC
--;

1402 
r
 = 
OSTCBCurP
->
SemC
;

1403 i(
p_ts
 !(
CPU_TS
 *)0) {

1404 *
p_ts
 = 
OSTCBCurP
->
TS
;

1406 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1407 
OSTCBCurP
->
SemPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

1408 i(
OSTCBCurP
->
SemPdTimeMax
 < OSTCBCurP->
SemPdTime
) {

1409 
OSTCBCurP
->
SemPdTimeMax
 = OSTCBCurP->
SemPdTime
;

1412 
	`CPU_CRITICAL_EXIT
();

1413 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1414 
	`TRACE_OS_TASK_SEM_PEND
(
OSTCBCurP
);

1416 *
p_r
 = 
OS_ERR_NONE
;

1417  (
r
);

1420 i((
t
 & 
OS_OPT_PEND_NON_BLOCKING
!(
OS_OPT
)0) {

1421 
	`CPU_CRITICAL_EXIT
();

1422 *
p_r
 = 
OS_ERR_PEND_WOULD_BLOCK
;

1423 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1424 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1426  ((
OS_SEM_CTR
)0);

1428 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

1429 
	`CPU_CRITICAL_EXIT
();

1430 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1431 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1433 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

1434  ((
OS_SEM_CTR
)0);

1438 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

1439 
	`OS_Pd
((
OS_PEND_DATA
 *)0,

1440 (
OS_PEND_OBJ
 *)0,

1441 (
OS_STATE
 )
OS_TASK_PEND_ON_TASK_SEM
,

1442 (
OS_TICK
 )
timeout
);

1443 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1444 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1445 
	`TRACE_OS_TASK_SEM_PEND_BLOCK
(
OSTCBCurP
);

1447 
	`OSSched
();

1449 
	`CPU_CRITICAL_ENTER
();

1450 
OSTCBCurP
->
PdStus
) {

1451 
OS_STATUS_PEND_OK
:

1452 i(
p_ts
 !(
CPU_TS
 *)0) {

1453 *
p_ts
 = 
OSTCBCurP
->
TS
;

1454 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

1455 
OSTCBCurP
->
SemPdTime
 = 
	`OS_TS_GET
(- OSTCBCurP->
TS
;

1456 i(
OSTCBCurP
->
SemPdTimeMax
 < OSTCBCurP->
SemPdTime
) {

1457 
OSTCBCurP
->
SemPdTimeMax
 = OSTCBCurP->
SemPdTime
;

1461 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1462 
	`TRACE_OS_TASK_SEM_PEND
(
OSTCBCurP
);

1464 *
p_r
 = 
OS_ERR_NONE
;

1467 
OS_STATUS_PEND_ABORT
:

1468 i(
p_ts
 !(
CPU_TS
 *)0) {

1469 *
p_ts
 = 
OSTCBCurP
->
TS
;

1471 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1472 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1474 *
p_r
 = 
OS_ERR_PEND_ABORT
;

1477 
OS_STATUS_PEND_TIMEOUT
:

1478 i(
p_ts
 !(
CPU_TS
 *)0) {

1479 *
p_ts
 = (
CPU_TS
 )0;

1481 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1482 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1484 *
p_r
 = 
OS_ERR_TIMEOUT
;

1488 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1489 
	`TRACE_OS_TASK_SEM_PEND_FAILED
(
OSTCBCurP
);

1491 *
p_r
 = 
OS_ERR_STATUS_INVALID
;

1494 
r
 = 
OSTCBCurP
->
SemC
;

1495 
	`CPU_CRITICAL_EXIT
();

1496  (
r
);

1497 
	}
}

1528 #i
OS_CFG_TASK_SEM_PEND_ABORT_EN
 > 0u

1529 
CPU_BOOLEAN
 
	$OSTaskSemPdAbt
 (
OS_TCB
 *
p_tcb
,

1530 
OS_OPT
 
t
,

1531 
OS_ERR
 *
p_r
)

1533 
CPU_TS
 
ts
;

1534 
	`CPU_SR_ALLOC
();

1538 #ifde
OS_SAFETY_CRITICAL


1539 i(
p_r
 =(
OS_ERR
 *)0) {

1540 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1541  (
DEF_FALSE
);

1545 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1546 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1547 *
p_r
 = 
OS_ERR_PEND_ABORT_ISR
;

1548  (
DEF_FALSE
);

1552 #i
OS_CFG_ARG_CHK_EN
 > 0u

1553 
t
) {

1554 
OS_OPT_POST_NONE
:

1555 
OS_OPT_POST_NO_SCHED
:

1559 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1560  (
DEF_FALSE
);

1564 
	`CPU_CRITICAL_ENTER
();

1565 i((
p_tcb
 =(
OS_TCB
 *)0) ||

1566 (
p_tcb
 =
OSTCBCurP
)) {

1567 
	`CPU_CRITICAL_EXIT
();

1568 *
p_r
 = 
OS_ERR_PEND_ABORT_SELF
;

1569  (
DEF_FALSE
);

1572 i(
p_tcb
->
PdOn
 !
OS_TASK_PEND_ON_TASK_SEM
) {

1573 
	`CPU_CRITICAL_EXIT
();

1574 *
p_r
 = 
OS_ERR_PEND_ABORT_NONE
;

1575  (
DEF_FALSE
);

1577 
	`CPU_CRITICAL_EXIT
();

1579 
	`OS_CRITICAL_ENTER
();

1580 
ts
 = 
	`OS_TS_GET
();

1581 
	`OS_PdAbt
((
OS_PEND_OBJ
 *)0,

1582 
p_tcb
,

1583 
ts
);

1584 
	`OS_CRITICAL_EXIT_NO_SCHED
();

1585 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

1586 
	`OSSched
();

1588 *
p_r
 = 
OS_ERR_NONE
;

1589  (
DEF_TRUE
);

1590 
	}
}

1617 
OS_SEM_CTR
 
	$OSTaskSemPo
 (
OS_TCB
 *
p_tcb
,

1618 
OS_OPT
 
t
,

1619 
OS_ERR
 *
p_r
)

1621 
OS_SEM_CTR
 
r
;

1622 
CPU_TS
 
ts
;

1626 #ifde
OS_SAFETY_CRITICAL


1627 i(
p_r
 =(
OS_ERR
 *)0) {

1628 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1629 
	`TRACE_OS_TASK_SEM_POST_FAILED
(
p_tcb
);

1631 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1632  ((
OS_SEM_CTR
)0);

1636 #i
OS_CFG_ARG_CHK_EN
 > 0u

1637 
t
) {

1638 
OS_OPT_POST_NONE
:

1639 
OS_OPT_POST_NO_SCHED
:

1643 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1644 
	`TRACE_OS_TASK_SEM_POST_FAILED
(
p_tcb
);

1646 *
p_r
 = 
OS_ERR_OPT_INVALID
;

1647  ((
OS_SEM_CTR
)0u);

1651 
ts
 = 
	`OS_TS_GET
();

1653 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1654 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1655 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_SIGNAL
,

1656 (*)
p_tcb
,

1658 (
OS_MSG_SIZE
)0,

1659 (
OS_FLAGS
 )0,

1660 (
OS_OPT
 )0,

1661 (
CPU_TS
 )
ts
,

1662 (
OS_ERR
 *)
p_r
);

1663  ((
OS_SEM_CTR
)0);

1667 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

1668 
	`TRACE_OS_TASK_SEM_POST
(
p_tcb
);

1671 
r
 = 
	`OS_TaskSemPo
(
p_tcb
,

1672 
t
,

1673 
ts
,

1674 
p_r
);

1676  (
r
);

1677 
	}
}

1700 
OS_SEM_CTR
 
	$OSTaskSemS
 (
OS_TCB
 *
p_tcb
,

1701 
OS_SEM_CTR
 
t
,

1702 
OS_ERR
 *
p_r
)

1704 
OS_SEM_CTR
 
r
;

1705 
	`CPU_SR_ALLOC
();

1709 #ifde
OS_SAFETY_CRITICAL


1710 i(
p_r
 =(
OS_ERR
 *)0) {

1711 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1712  ((
OS_SEM_CTR
)0);

1716 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1717 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1718 *
p_r
 = 
OS_ERR_SET_ISR
;

1719  ((
OS_SEM_CTR
)0);

1723 
	`CPU_CRITICAL_ENTER
();

1724 i(
p_tcb
 =(
OS_TCB
 *)0) {

1725 
p_tcb
 = 
OSTCBCurP
;

1727 
r
 = 
p_tcb
->
SemC
;

1728 
p_tcb
->
SemC
 = (
OS_SEM_CTR
)
t
;

1729 
	`CPU_CRITICAL_EXIT
();

1730 *
p_r
 = 
OS_ERR_NONE
;

1731  (
r
);

1732 
	}
}

1759 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

1760 
	$OSTaskStkChk
 (
OS_TCB
 *
p_tcb
,

1761 
CPU_STK_SIZE
 *
p_
,

1762 
CPU_STK_SIZE
 *
p_ud
,

1763 
OS_ERR
 *
p_r
)

1765 
CPU_STK_SIZE
 
_k
;

1766 
CPU_STK
 *
p_k
;

1767 
	`CPU_SR_ALLOC
();

1771 #ifde
OS_SAFETY_CRITICAL


1772 i(
p_r
 =(
OS_ERR
 *)0) {

1773 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1778 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1779 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1780 *
p_r
 = 
OS_ERR_TASK_STK_CHK_ISR
;

1785 #i
OS_CFG_ARG_CHK_EN
 > 0u

1786 i(
p_
 =(
CPU_STK_SIZE
*)0) {

1787 *
p_r
 = 
OS_ERR_PTR_INVALID
;

1791 i(
p_ud
 =(
CPU_STK_SIZE
*)0) {

1792 *
p_r
 = 
OS_ERR_PTR_INVALID
;

1797 
	`CPU_CRITICAL_ENTER
();

1798 i(
p_tcb
 =(
OS_TCB
 *)0) {

1799 
p_tcb
 = 
OSTCBCurP
;

1802 i(
p_tcb
->
StkP
 =(
CPU_STK
*)0) {

1803 
	`CPU_CRITICAL_EXIT
();

1804 *
p_
 = (
CPU_STK_SIZE
)0;

1805 *
p_ud
 = (
CPU_STK_SIZE
)0;

1806 *
p_r
 = 
OS_ERR_TASK_NOT_EXIST
;

1810 i((
p_tcb
->
O
 & 
OS_OPT_TASK_STK_CHK
=(
OS_OPT
)0) {

1811 
	`CPU_CRITICAL_EXIT
();

1812 *
p_
 = (
CPU_STK_SIZE
)0;

1813 *
p_ud
 = (
CPU_STK_SIZE
)0;

1814 *
p_r
 = 
OS_ERR_TASK_OPT
;

1817 
	`CPU_CRITICAL_EXIT
();

1819 
_k
 = 0u;

1820 #i
CPU_CFG_STK_GROWTH
 =
CPU_STK_GROWTH_HI_TO_LO


1821 
p_k
 = 
p_tcb
->
StkBaP
;

1822 *
p_k
 =(
CPU_STK
)0) {

1823 
p_k
++;

1824 
_k
++;

1827 
p_k
 = 
p_tcb
->
StkBaP
 +_tcb->
StkSize
 - 1u;

1828 *
p_k
 =(
CPU_STK
)0) {

1829 
_k
++;

1830 
p_k
--;

1833 *
p_
 = 
_k
;

1834 *
p_ud
 = (
p_tcb
->
StkSize
 - 
_k
);

1835 *
p_r
 = 
OS_ERR_NONE
;

1836 
	}
}

1867 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

1868 
	$OSTaskSud
 (
OS_TCB
 *
p_tcb
,

1869 
OS_ERR
 *
p_r
)

1871 #ifde
OS_SAFETY_CRITICAL


1872 i(
p_r
 =(
OS_ERR
 *)0) {

1873 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1878 #i(
OS_CFG_ISR_POST_DEFERRED_EN
 == 0u) && \

1879 (
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u)

1880 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1881 *
p_r
 = 
OS_ERR_TASK_SUSPEND_ISR
;

1886 i(
p_tcb
 =&
OSIdTaskTCB
) {

1887 *
p_r
 = 
OS_ERR_TASK_SUSPEND_IDLE
;

1891 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

1892 i(
p_tcb
 =&
OSIQTaskTCB
) {

1893 *
p_r
 = 
OS_ERR_TASK_SUSPEND_INT_HANDLER
;

1897 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1898 
	`OS_IQPo
((
OS_OBJ_TYPE
)
OS_OBJ_TYPE_TASK_SUSPEND
,

1899 (*)
p_tcb
,

1901 (
OS_MSG_SIZE
)0,

1902 (
OS_FLAGS
 )0,

1903 (
OS_OPT
 )0,

1904 (
CPU_TS
 )0,

1905 (
OS_ERR
 *)
p_r
);

1910 
	`OS_TaskSud
(
p_tcb
, 
p_r
);

1911 
	}
}

1935 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

1936 
	$OSTaskTimeQuS
 (
OS_TCB
 *
p_tcb
,

1937 
OS_TICK
 
time_qu
,

1938 
OS_ERR
 *
p_r
)

1940 
	`CPU_SR_ALLOC
();

1944 #ifde
OS_SAFETY_CRITICAL


1945 i(
p_r
 =(
OS_ERR
 *)0) {

1946 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

1951 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

1952 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

1953 *
p_r
 = 
OS_ERR_SET_ISR
;

1958 
	`CPU_CRITICAL_ENTER
();

1959 i(
p_tcb
 =(
OS_TCB
 *)0) {

1960 
p_tcb
 = 
OSTCBCurP
;

1963 i(
time_qu
 == 0u) {

1964 
p_tcb
->
TimeQu
 = 
OSSchedRoundRobDtTimeQu
;

1966 
p_tcb
->
TimeQu
 = 
time_qu
;

1968 i(
p_tcb
->
TimeQu
 >_tcb->
TimeQuC
) {

1969 
p_tcb
->
TimeQuC
 =_tcb->
TimeQu
;

1971 
	`CPU_CRITICAL_EXIT
();

1972 *
p_r
 = 
OS_ERR_NONE
;

1973 
	}
}

1991 #i
OS_CFG_DBG_EN
 > 0u

1992 
	$OS_TaskDbgLiAdd
 (
OS_TCB
 *
p_tcb
)

1994 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

1995 i(
OSTaskDbgLiP
 =(
OS_TCB
 *)0) {

1996 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

1998 
p_tcb
->
DbgNextP
 = 
OSTaskDbgLiP
;

1999 
OSTaskDbgLiP
->
DbgPvP
 = 
p_tcb
;

2001 
OSTaskDbgLiP
 = 
p_tcb
;

2002 
	}
}

2006 
	$OS_TaskDbgLiRemove
 (
OS_TCB
 *
p_tcb
)

2008 
OS_TCB
 *
p_tcb_xt
;

2009 
OS_TCB
 *
p_tcb_ev
;

2012 
p_tcb_ev
 = 
p_tcb
->
DbgPvP
;

2013 
p_tcb_xt
 = 
p_tcb
->
DbgNextP
;

2015 i(
p_tcb_ev
 =(
OS_TCB
 *)0) {

2016 
OSTaskDbgLiP
 = 
p_tcb_xt
;

2017 i(
p_tcb_xt
 !(
OS_TCB
 *)0) {

2018 
p_tcb_xt
->
DbgPvP
 = (
OS_TCB
 *)0;

2020 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

2022 } i(
p_tcb_xt
 =(
OS_TCB
 *)0) {

2023 
p_tcb_ev
->
DbgNextP
 = (
OS_TCB
 *)0;

2024 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

2027 
p_tcb_ev
->
DbgNextP
 = 
p_tcb_xt
;

2028 
p_tcb_xt
->
DbgPvP
 = 
p_tcb_ev
;

2029 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

2030 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

2032 
	}
}

2053 
	$OS_TaskIn
 (
OS_ERR
 *
p_r
)

2055 #ifde
OS_SAFETY_CRITICAL


2056 i(
p_r
 =(
OS_ERR
 *)0) {

2057 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

2062 #i
OS_CFG_DBG_EN
 > 0u

2063 
OSTaskDbgLiP
 = (
OS_TCB
 *)0;

2066 
OSTaskQty
 = (
OS_OBJ_QTY
 )0;

2067 
OSTaskCtxSwC
 = (
OS_CTX_SW_CTR
)0;

2069 *
p_r
 = 
OS_ERR_NONE
;

2070 
	}
}

2087 
	$OS_TaskInTCB
 (
OS_TCB
 *
p_tcb
)

2089 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

2090 
OS_REG_ID
 
g_id
;

2092 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

2093 
OS_TLS_ID
 
id
;

2095 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2096 
CPU_TS
 
ts
;

2100 
p_tcb
->
StkP
 = (
CPU_STK
 *)0;

2101 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

2102 
p_tcb
->
StkLimP
 = (
CPU_STK
 *)0;

2105 
p_tcb
->
ExtP
 = (*)0;

2107 
p_tcb
->
NextP
 = (
OS_TCB
 *)0;

2108 
p_tcb
->
PvP
 = (
OS_TCB
 *)0;

2110 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

2111 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

2112 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)0;

2114 #i
OS_CFG_DBG_EN
 > 0u

2115 
p_tcb
->
NameP
 = (
CPU_CHAR
 *)((*)"?Task");

2118 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

2119 
p_tcb
->
StkBaP
 = (
CPU_STK
 *)0;

2122 #i
OS_CFG_DBG_EN
 > 0u

2123 
p_tcb
->
TaskEryAddr
 = (
OS_TASK_PTR
 )0;

2124 
p_tcb
->
TaskEryArg
 = (*)0;

2127 #i(
OS_CFG_PEND_MULTI_EN
 > 0u)

2128 
p_tcb
->
PdDaTblP
 = (
OS_PEND_DATA
 *)0;

2129 
p_tcb
->
PdDaTblErs
 = (
OS_OBJ_QTY
 )0u;

2132 
p_tcb
->
TS
 = (
CPU_TS
 )0u;

2134 #i(
OS_MSG_EN
 > 0u)

2135 
p_tcb
->
MsgP
 = (*)0;

2136 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
 )0u;

2139 #i
OS_CFG_TASK_Q_EN
 > 0u

2140 
	`OS_MsgQIn
(&
p_tcb
->
MsgQ
,

2141 (
OS_MSG_QTY
)0u);

2142 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2143 
p_tcb
->
MsgQPdTime
 = (
CPU_TS
 )0u;

2144 
p_tcb
->
MsgQPdTimeMax
 = (
CPU_TS
 )0u;

2148 #i
OS_CFG_FLAG_EN
 > 0u

2149 
p_tcb
->
FgsPd
 = (
OS_FLAGS
 )0u;

2150 
p_tcb
->
FgsO
 = (
OS_OPT
 )0u;

2151 
p_tcb
->
FgsRdy
 = (
OS_FLAGS
 )0u;

2154 #i
OS_CFG_TASK_REG_TBL_SIZE
 > 0u

2155 
g_id
 = 0u;eg_id < 
OS_CFG_TASK_REG_TBL_SIZE
;eg_id++) {

2156 
p_tcb
->
RegTbl
[
g_id
] = (
OS_REG
)0u;

2160 #i
	`defed
(
OS_CFG_TLS_TBL_SIZE
) && (OS_CFG_TLS_TBL_SIZE > 0u)

2161 
id
 = 0u; id < 
OS_CFG_TLS_TBL_SIZE
; id++) {

2162 
p_tcb
->
TLS_Tbl
[
id
] = (
OS_TLS
)0;

2166 
p_tcb
->
SemC
 = (
OS_SEM_CTR
 )0u;

2167 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2168 
p_tcb
->
SemPdTime
 = (
CPU_TS
 )0u;

2169 
p_tcb
->
SemPdTimeMax
 = (
CPU_TS
 )0u;

2172 #i((
OS_CFG_DBG_EN
 > 0u|| (
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u))

2173 
p_tcb
->
StkSize
 = (
CPU_STK_SIZE
 )0u;

2177 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2178 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
 )0u;

2181 #i
OS_CFG_STAT_TASK_STK_CHK_EN
 > 0u

2182 
p_tcb
->
StkFe
 = (
CPU_STK_SIZE
 )0u;

2183 
p_tcb
->
StkUd
 = (
CPU_STK_SIZE
 )0u;

2186 
p_tcb
->
O
 = (
OS_OPT
 )0u;

2188 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

2189 
p_tcb
->
TickCPv
 = (
OS_TICK
 )0u;

2191 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

2192 
p_tcb
->
TimeQu
 = (
OS_TICK
 )0u;

2193 
p_tcb
->
TimeQuC
 = (
OS_TICK
 )0u;

2196 #i
OS_CFG_TASK_PROFILE_EN
 > 0u

2197 
p_tcb
->
CPUUge
 = (
OS_CPU_USAGE
 )0u;

2198 
p_tcb
->
CPUUgeMax
 = (
OS_CPU_USAGE
 )0u;

2199 
p_tcb
->
CtxSwC
 = (
OS_CTX_SW_CTR
 )0u;

2200 
p_tcb
->
CyesD
 = (
CPU_TS
 )0u;

2201 
ts
 = 
	`OS_TS_GET
();

2202 
p_tcb
->
CyesS
 = 
ts
;

2203 
p_tcb
->
CyesTٮ
 = (
OS_CYCLES
 )0u;

2205 #ifde
CPU_CFG_INT_DIS_MEAS_EN


2206 
p_tcb
->
IDisTimeMax
 = (
CPU_TS
 )0u;

2208 #i
OS_CFG_SCHED_LOCK_TIME_MEAS_EN
 > 0u

2209 
p_tcb
->
SchedLockTimeMax
 = (
CPU_TS
 )0u;

2212 
p_tcb
->
PdOn
 = (
OS_STATE
 )
OS_TASK_PEND_ON_NOTHING
;

2213 
p_tcb
->
PdStus
 = (
OS_STATUS
 )
OS_STATUS_PEND_OK
;

2214 
p_tcb
->
TaskS
 = (
OS_STATE
 )
OS_TASK_STATE_RDY
;

2216 
p_tcb
->
Prio
 = (
OS_PRIO
 )
OS_PRIO_INIT
;

2218 #i
OS_CFG_DBG_EN
 > 0u

2219 
p_tcb
->
DbgPvP
 = (
OS_TCB
 *)0;

2220 
p_tcb
->
DbgNextP
 = (
OS_TCB
 *)0;

2221 
p_tcb
->
DbgNameP
 = (
CPU_CHAR
 *)((*)" ");

2223 
	}
}

2267 #i
OS_CFG_TASK_Q_EN
 > 0u

2268 
	$OS_TaskQPo
 (
OS_TCB
 *
p_tcb
,

2269 *
p_void
,

2270 
OS_MSG_SIZE
 
msg_size
,

2271 
OS_OPT
 
t
,

2272 
CPU_TS
 
ts
,

2273 
OS_ERR
 *
p_r
)

2275 
	`CPU_SR_ALLOC
();

2279 *
p_r
 = 
OS_ERR_NONE
;

2280 
	`OS_CRITICAL_ENTER
();

2281 i(
p_tcb
 =(
OS_TCB
 *)0) {

2282 
p_tcb
 = 
OSTCBCurP
;

2284 
p_tcb
->
TaskS
) {

2285 
OS_TASK_STATE_RDY
:

2286 
OS_TASK_STATE_DLY
:

2287 
OS_TASK_STATE_SUSPENDED
:

2288 
OS_TASK_STATE_DLY_SUSPENDED
:

2289 
	`OS_MsgQPut
(&
p_tcb
->
MsgQ
,

2290 
p_void
,

2291 
msg_size
,

2292 
t
,

2293 
ts
,

2294 
p_r
);

2295 
	`OS_CRITICAL_EXIT
();

2298 
OS_TASK_STATE_PEND
:

2299 
OS_TASK_STATE_PEND_TIMEOUT
:

2300 
OS_TASK_STATE_PEND_SUSPENDED
:

2301 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2302 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_TASK_Q
) {

2303 
	`OS_Po
((
OS_PEND_OBJ
 *)0,

2304 
p_tcb
,

2305 
p_void
,

2306 
msg_size
,

2307 
ts
);

2308 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2309 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0u) {

2310 
	`OSSched
();

2313 
	`OS_MsgQPut
(&
p_tcb
->
MsgQ
,

2314 
p_void
,

2315 
msg_size
,

2316 
t
,

2317 
ts
,

2318 
p_r
);

2319 
	`OS_CRITICAL_EXIT
();

2324 
	`OS_CRITICAL_EXIT
();

2325 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2328 
	}
}

2355 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2356 
	$OS_TaskResume
 (
OS_TCB
 *
p_tcb
,

2357 
OS_ERR
 *
p_r
)

2359 
	`CPU_SR_ALLOC
();

2362 
	`CPU_CRITICAL_ENTER
();

2363 *
p_r
 = 
OS_ERR_NONE
;

2364 
p_tcb
->
TaskS
) {

2365 
OS_TASK_STATE_RDY
:

2366 
OS_TASK_STATE_DLY
:

2367 
OS_TASK_STATE_PEND
:

2368 
OS_TASK_STATE_PEND_TIMEOUT
:

2369 
	`CPU_CRITICAL_EXIT
();

2370 *
p_r
 = 
OS_ERR_TASK_NOT_SUSPENDED
;

2373 
OS_TASK_STATE_SUSPENDED
:

2374 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

2375 
p_tcb
->
SudC
--;

2376 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2377 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

2378 
	`OS_RdyLiIn
(
p_tcb
);

2380 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2383 
OS_TASK_STATE_DLY_SUSPENDED
:

2384 
p_tcb
->
SudC
--;

2385 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2386 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_DLY
;

2388 
	`CPU_CRITICAL_EXIT
();

2391 
OS_TASK_STATE_PEND_SUSPENDED
:

2392 
p_tcb
->
SudC
--;

2393 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2394 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND
;

2396 
	`CPU_CRITICAL_EXIT
();

2399 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2400 
p_tcb
->
SudC
--;

2401 i(
p_tcb
->
SudC
 =(
OS_NESTING_CTR
)0) {

2402 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT
;

2404 
	`CPU_CRITICAL_EXIT
();

2408 
	`CPU_CRITICAL_EXIT
();

2409 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2413 
	`OSSched
();

2414 
	}
}

2433 
	$OS_TaskRu
 ()

2435 
OS_ERR
 
r
;

2439 
	`OSTaskRuHook
(
OSTCBCurP
);

2440 #i
OS_CFG_TASK_DEL_EN
 > 0u

2441 
	`OSTaskD
((
OS_TCB
 *)0,

2442 (
OS_ERR
 *)&
r
);

2445 
	`OSTimeDly
((
OS_TICK
 )
OSCfg_TickRe_Hz
,

2446 (
OS_OPT
 )
OS_OPT_TIME_DLY
,

2447 (
OS_ERR
 *)&
r
);

2450 
	}
}

2483 
OS_SEM_CTR
 
	$OS_TaskSemPo
 (
OS_TCB
 *
p_tcb
,

2484 
OS_OPT
 
t
,

2485 
CPU_TS
 
ts
,

2486 
OS_ERR
 *
p_r
)

2488 
OS_SEM_CTR
 
r
;

2489 
	`CPU_SR_ALLOC
();

2493 
	`OS_CRITICAL_ENTER
();

2494 i(
p_tcb
 =(
OS_TCB
 *)0) {

2495 
p_tcb
 = 
OSTCBCurP
;

2497 
p_tcb
->
TS
 = 
ts
;

2498 *
p_r
 = 
OS_ERR_NONE
;

2499 
p_tcb
->
TaskS
) {

2500 
OS_TASK_STATE_RDY
:

2501 
OS_TASK_STATE_DLY
:

2502 
OS_TASK_STATE_SUSPENDED
:

2503 
OS_TASK_STATE_DLY_SUSPENDED
:

2504 (
OS_SEM_CTR
)) {

2506 i(
p_tcb
->
SemC
 =
DEF_INT_08U_MAX_VAL
) {

2507 
	`OS_CRITICAL_EXIT
();

2508 *
p_r
 = 
OS_ERR_SEM_OVF
;

2509  ((
OS_SEM_CTR
)0);

2514 i(
p_tcb
->
SemC
 =
DEF_INT_16U_MAX_VAL
) {

2515 
	`OS_CRITICAL_EXIT
();

2516 *
p_r
 = 
OS_ERR_SEM_OVF
;

2517  ((
OS_SEM_CTR
)0);

2522 i(
p_tcb
->
SemC
 =
DEF_INT_32U_MAX_VAL
) {

2523 
	`OS_CRITICAL_EXIT
();

2524 *
p_r
 = 
OS_ERR_SEM_OVF
;

2525  ((
OS_SEM_CTR
)0);

2532 
p_tcb
->
SemC
++;

2533 
r
 = 
p_tcb
->
SemC
;

2534 
	`OS_CRITICAL_EXIT
();

2537 
OS_TASK_STATE_PEND
:

2538 
OS_TASK_STATE_PEND_TIMEOUT
:

2539 
OS_TASK_STATE_PEND_SUSPENDED
:

2540 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2541 i(
p_tcb
->
PdOn
 =
OS_TASK_PEND_ON_TASK_SEM
) {

2542 
	`OS_Po
((
OS_PEND_OBJ
 *)0,

2543 (
OS_TCB
 *)
p_tcb
,

2545 (
OS_MSG_SIZE
 )0u,

2546 (
CPU_TS
 )
ts
);

2547 
r
 = 
p_tcb
->
SemC
;

2548 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2549 i((
t
 & 
OS_OPT_POST_NO_SCHED
=(
OS_OPT
)0) {

2550 
	`OSSched
();

2553 (
OS_SEM_CTR
)) {

2555 i(
p_tcb
->
SemC
 =
DEF_INT_08U_MAX_VAL
) {

2556 
	`OS_CRITICAL_EXIT
();

2557 *
p_r
 = 
OS_ERR_SEM_OVF
;

2558  ((
OS_SEM_CTR
)0);

2563 i(
p_tcb
->
SemC
 =
DEF_INT_16U_MAX_VAL
) {

2564 
	`OS_CRITICAL_EXIT
();

2565 *
p_r
 = 
OS_ERR_SEM_OVF
;

2566  ((
OS_SEM_CTR
)0);

2571 i(
p_tcb
->
SemC
 =
DEF_INT_32U_MAX_VAL
) {

2572 
	`OS_CRITICAL_EXIT
();

2573 *
p_r
 = 
OS_ERR_SEM_OVF
;

2574  ((
OS_SEM_CTR
)0);

2581 
p_tcb
->
SemC
++;

2582 
r
 = 
p_tcb
->
SemC
;

2583 
	`OS_CRITICAL_EXIT
();

2588 
	`OS_CRITICAL_EXIT
();

2589 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2590 
r
 = (
OS_SEM_CTR
)0;

2593  (
r
);

2594 
	}
}

2626 #i
OS_CFG_TASK_SUSPEND_EN
 > 0u

2627 
	$OS_TaskSud
 (
OS_TCB
 *
p_tcb
,

2628 
OS_ERR
 *
p_r
)

2630 
	`CPU_SR_ALLOC
();

2634 
	`CPU_CRITICAL_ENTER
();

2635 i(
p_tcb
 =(
OS_TCB
 *)0) {

2636 
p_tcb
 = 
OSTCBCurP
;

2639 i(
p_tcb
 =
OSTCBCurP
) {

2640 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0) {

2641 
	`CPU_CRITICAL_EXIT
();

2642 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

2647 *
p_r
 = 
OS_ERR_NONE
;

2648 
p_tcb
->
TaskS
) {

2649 
OS_TASK_STATE_RDY
:

2650 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

2651 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

2652 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2653 
	`OS_RdyLiRemove
(
p_tcb
);

2654 
	`OS_CRITICAL_EXIT_NO_SCHED
();

2657 
OS_TASK_STATE_DLY
:

2658 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_DLY_SUSPENDED
;

2659 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2660 
	`CPU_CRITICAL_EXIT
();

2663 
OS_TASK_STATE_PEND
:

2664 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_SUSPENDED
;

2665 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2666 
	`CPU_CRITICAL_EXIT
();

2669 
OS_TASK_STATE_PEND_TIMEOUT
:

2670 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
;

2671 
p_tcb
->
SudC
 = (
OS_NESTING_CTR
)1;

2672 
	`CPU_CRITICAL_EXIT
();

2675 
OS_TASK_STATE_SUSPENDED
:

2676 
OS_TASK_STATE_DLY_SUSPENDED
:

2677 
OS_TASK_STATE_PEND_SUSPENDED
:

2678 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

2679 
p_tcb
->
SudC
++;

2680 
	`CPU_CRITICAL_EXIT
();

2684 
	`CPU_CRITICAL_EXIT
();

2685 *
p_r
 = 
OS_ERR_STATE_INVALID
;

2689 
	`OSSched
();

2690 
	}
}

	@uCOS-III/Source/os_tick.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_tick__c
 = "$Id: $";

46 
CPU_TS
 
OS_TickLiUpdeDly
 ();

47 
CPU_TS
 
OS_TickLiUpdeTimeout
 ();

63 
	$OS_TickTask
 (*
p_g
)

65 
OS_ERR
 
r
;

66 
CPU_TS
 
ts
;

67 
CPU_TS
 
ts_d
;

68 
CPU_TS
 
ts_d_dly
;

69 
CPU_TS
 
ts_d_timeout
;

70 
	`CPU_SR_ALLOC
();

78 ()&
p_g
;

80 
DEF_ON
) {

81 ()
	`OSTaskSemPd
((
OS_TICK
 )0,

82 (
OS_OPT
 )
OS_OPT_PEND_BLOCKING
,

83 (
CPU_TS
 *)&
ts
,

84 (
OS_ERR
 *)&
r
);

85 i(
r
 =
OS_ERR_NONE
) {

86 i(
OSRug
 =
OS_STATE_OS_RUNNING
) {

87 
	`OS_CRITICAL_ENTER
();

88 
OSTickC
++;

89 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

90 
	`TRACE_OS_TICK_INCREMENT
(
OSTickC
);

92 
	`OS_CRITICAL_EXIT
();

93 
ts_d_dly
 = 
	`OS_TickLiUpdeDly
();

94 
ts_d_timeout
 = 
	`OS_TickLiUpdeTimeout
();

95 
ts_d
 = 
ts_d_dly
 + 
ts_d_timeout
;

96 i(
OSTickTaskTimeMax
 < 
ts_d
) {

97 
OSTickTaskTimeMax
 = 
ts_d
;

102 
	}
}

125 
	$OS_TickTaskIn
 (
OS_ERR
 *
p_r
)

127 #ifde
OS_SAFETY_CRITICAL


128 i(
p_r
 =(
OS_ERR
 *)0) {

129 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

134 
OSTickC
 = (
OS_TICK
)0u;

136 
OSTickLiDly
.
TCB_P
 = (
OS_TCB
 *)0;

137 
OSTickLiTimeout
.
TCB_P
 = (
OS_TCB
 *)0;

139 #i
OS_CFG_DBG_EN
 > 0u

140 
OSTickLiDly
.
NbrErs
 = (
OS_OBJ_QTY
)0;

141 
OSTickLiDly
.
NbrUpded
 = (
OS_OBJ_QTY
)0;

143 
OSTickLiTimeout
.
NbrErs
 = (
OS_OBJ_QTY
)0;

144 
OSTickLiTimeout
.
NbrUpded
 = (
OS_OBJ_QTY
)0;

148 i(
OSCfg_TickTaskStkBaP
 =(
CPU_STK
 *)0) {

149 *
p_r
 = 
OS_ERR_TICK_STK_INVALID
;

153 i(
OSCfg_TickTaskStkSize
 < 
OSCfg_StkSizeM
) {

154 *
p_r
 = 
OS_ERR_TICK_STK_SIZE_INVALID
;

158 i(
OSCfg_TickTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

159 *
p_r
 = 
OS_ERR_TICK_PRIO_INVALID
;

163 
	`OSTaskCe
((
OS_TCB
 *)&
OSTickTaskTCB
,

164 (
CPU_CHAR
 *)((*)"uC/OS-III Tick Task"),

165 (
OS_TASK_PTR
 )
OS_TickTask
,

167 (
OS_PRIO
 )
OSCfg_TickTaskPrio
,

168 (
CPU_STK
 *)
OSCfg_TickTaskStkBaP
,

169 (
CPU_STK_SIZE
)
OSCfg_TickTaskStkLim
,

170 (
CPU_STK_SIZE
)
OSCfg_TickTaskStkSize
,

171 (
OS_MSG_QTY
 )0u,

172 (
OS_TICK
 )0u,

174 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

175 (
OS_ERR
 *)
p_r
);

176 
	}
}

196 
	$OS_TickLiIn
 (
OS_TICK_LIST
 *
p_li
,

197 
OS_TCB
 *
p_tcb
,

198 
OS_TICK
 
time
)

200 
OS_TCB
 *
p_tcb1
;

201 
OS_TCB
 *
p_tcb2
;

202 
OS_TICK
 
ma
;

205 i(
p_li
->
TCB_P
 =(
OS_TCB
 *)0) {

206 
p_tcb
->
TickRema
 = 
time
;

207 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

208 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

209 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)
p_li
;

210 
p_li
->
TCB_P
 = 
p_tcb
;

211 #i
OS_CFG_DBG_EN
 > 0u

212 
p_li
->
NbrErs
 = 1u;

215 
p_tcb1
 = 
p_li
->
TCB_P
;

216 
p_tcb2
 = 
p_li
->
TCB_P
;

217 
ma
 = 
time
;

218 
p_tcb2
 !(
OS_TCB
 *)0) {

219 i(
ma
 <
p_tcb2
->
TickRema
) {

220 i(
p_tcb2
->
TickPvP
 =(
OS_TCB
 *)0) {

221 
p_tcb
->
TickRema
 = 
ma
;

222 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

223 
p_tcb
->
TickNextP
 = 
p_tcb2
;

224 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)
p_li
;

225 
p_tcb2
->
TickRema
 -
ma
;

226 
p_tcb2
->
TickPvP
 = 
p_tcb
;

227 
p_li
->
TCB_P
 = 
p_tcb
;

228 #i
OS_CFG_DBG_EN
 > 0u

229 
p_li
->
NbrErs
++;

232 
p_tcb1
 = 
p_tcb2
->
TickPvP
;

233 
p_tcb
->
TickRema
 = 
ma
;

234 
p_tcb
->
TickPvP
 = 
p_tcb1
;

235 
p_tcb
->
TickNextP
 = 
p_tcb2
;

236 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)
p_li
;

237 
p_tcb2
->
TickRema
 -
ma
;

238 
p_tcb2
->
TickPvP
 = 
p_tcb
;

239 
p_tcb1
->
TickNextP
 = 
p_tcb
;

240 #i
OS_CFG_DBG_EN
 > 0u

241 
p_li
->
NbrErs
++;

246 
ma
 -
p_tcb2
->
TickRema
;

247 
p_tcb1
 = 
p_tcb2
;

248 
p_tcb2
 =_tcb2->
TickNextP
;

251 
p_tcb
->
TickRema
 = 
ma
;

252 
p_tcb
->
TickPvP
 = 
p_tcb1
;

253 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

254 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)
p_li
;

255 
p_tcb1
->
TickNextP
 = 
p_tcb
;

256 #i
OS_CFG_DBG_EN
 > 0u

257 
p_li
->
NbrErs
++;

260 
	}
}

299 
	$OS_TickLiInDly
 (
OS_TCB
 *
p_tcb
,

300 
OS_TICK
 
time
,

301 
OS_OPT
 
t
,

302 
OS_ERR
 *
p_r
)

304 
OS_TICK
 
ma
;

308 i(
t
 =
OS_OPT_TIME_MATCH
) {

309 
ma
 = 
time
 - 
OSTickC
;

310 i((
ma
 > 
OS_TICK_TH_RDY
) ||

311 (
ma
 =(
OS_TICK
)0u)) {

312 
p_tcb
->
TickRema
 = (
OS_TICK
)0u;

313 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

317 } i(
t
 =
OS_OPT_TIME_PERIODIC
) {

318 i((
OSTickC
 - 
p_tcb
->
TickCPv
> 
time
) {

319 
ma
 = 
time
;

320 
p_tcb
->
TickCPv
 = 
OSTickC
 + 
time
;

322 
ma
 = 
time
 - (
OSTickC
 - 
p_tcb
->
TickCPv
);

323 i((
ma
 > 
OS_TICK_TH_RDY
) ||

324 (
ma
 =(
OS_TICK
)0u)) {

325 
p_tcb
->
TickCPv
 +
time
 +im* ((
OSTickC
 -_tcb->TickCtrPrev) /ime);

326 
p_tcb
->
TickRema
 = (
OS_TICK
)0u;

327 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

330 
p_tcb
->
TickCPv
 +
time
;

333 } i(
time
 > (
OS_TICK
)0u) {

334 
ma
 = 
time
;

337 
p_tcb
->
TickRema
 = (
OS_TICK
)0u;

338 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

342 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_DLY
;

343 
	`OS_TickLiIn
(&
OSTickLiDly
, 
p_tcb
, 
ma
);

345 *
p_r
 = 
OS_ERR_NONE
;

346 
	}
}

365 
	$OS_TickLiRemove
 (
OS_TCB
 *
p_tcb
)

367 
OS_TICK_LIST
 *
p_li
;

368 
OS_TCB
 *
p_tcb1
;

369 
OS_TCB
 *
p_tcb2
;

372 
p_li
 = (
OS_TICK_LIST
 *)
p_tcb
->
TickLiP
;

373 
p_tcb1
 = 
p_tcb
->
TickPvP
;

374 
p_tcb2
 = 
p_tcb
->
TickNextP
;

375 i(
p_tcb1
 =(
OS_TCB
 *)0) {

376 i(
p_tcb2
 =(
OS_TCB
 *)0) {

377 
p_li
->
TCB_P
 = (
OS_TCB
 *)0;

378 #i
OS_CFG_DBG_EN
 > 0u

379 
p_li
->
NbrErs
 = (
OS_OBJ_QTY
 )0u;

381 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

382 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)0;

384 
p_tcb2
->
TickPvP
 = (
OS_TCB
 *)0;

385 
p_tcb2
->
TickRema
 +
p_tcb
->TickRemain;

386 
p_li
->
TCB_P
 = 
p_tcb2
;

387 #i
OS_CFG_DBG_EN
 > 0u

388 
p_li
->
NbrErs
--;

390 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

391 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

392 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)0;

395 
p_tcb1
->
TickNextP
 = 
p_tcb2
;

396 i(
p_tcb2
 !(
OS_TCB
 *)0) {

397 
p_tcb2
->
TickPvP
 = 
p_tcb1
;

398 
p_tcb2
->
TickRema
 +
p_tcb
->TickRemain;

400 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

401 #i
OS_CFG_DBG_EN
 > 0u

402 
p_li
->
NbrErs
--;

404 
p_tcb
->
TickNextP
 = (
OS_TCB
 *)0;

405 
p_tcb
->
TickRema
 = (
OS_TICK
 )0u;

406 
p_tcb
->
TickLiP
 = (
OS_TICK_LIST
 *)0;

408 
	}
}

424 
	$OS_TickLiRetPk
 ()

426 #i
OS_CFG_DBG_EN
 > 0u

428 
	}
}

444 
CPU_TS
 
	$OS_TickLiUpdeDly
 ()

446 
OS_TCB
 *
p_tcb
;

447 
OS_TICK_LIST
 *
p_li
;

448 
CPU_TS
 
ts_t
;

449 
CPU_TS
 
ts_d_dly
;

450 #i
OS_CFG_DBG_EN
 > 0u

451 
OS_OBJ_QTY
 
nbr_upded
;

453 
	`CPU_SR_ALLOC
();

457 
	`OS_CRITICAL_ENTER
();

458 
ts_t
 = 
	`OS_TS_GET
();

459 #i
OS_CFG_DBG_EN
 > 0u

460 
nbr_upded
 = (
OS_OBJ_QTY
)0u;

462 
p_li
 = &
OSTickLiDly
;

463 
p_tcb
 = 
p_li
->
TCB_P
;

464 i(
p_tcb
 !(
OS_TCB
 *)0) {

465 
p_tcb
->
TickRema
--;

466 
p_tcb
->
TickRema
 == 0u) {

467 #i
OS_CFG_DBG_EN
 > 0u

468 
nbr_upded
++;

470 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_DLY
) {

471 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

472 
	`OS_RdyLiIn
(
p_tcb
);

473 } i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_DLY_SUSPENDED
) {

474 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

477 
p_li
->
TCB_P
 = 
p_tcb
->
TickNextP
;

478 
p_tcb
 = 
p_li
->
TCB_P
;

479 i(
p_tcb
 =(
OS_TCB
 *)0) {

480 #i
OS_CFG_DBG_EN
 > 0u

481 
p_li
->
NbrErs
 = (
OS_OBJ_QTY
)0u;

485 #i
OS_CFG_DBG_EN
 > 0u

486 
p_li
->
NbrErs
--;

488 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

492 #i
OS_CFG_DBG_EN
 > 0u

493 
p_li
->
NbrUpded
 = 
nbr_upded
;

495 
ts_d_dly
 = 
	`OS_TS_GET
(- 
ts_t
;

496 
	`OS_CRITICAL_EXIT
();

498  (
ts_d_dly
);

499 
	}
}

516 
CPU_TS
 
	$OS_TickLiUpdeTimeout
 ()

518 
OS_TCB
 *
p_tcb
;

519 
OS_TICK_LIST
 *
p_li
;

520 
CPU_TS
 
ts_t
;

521 
CPU_TS
 
ts_d_timeout
;

522 #i
OS_CFG_DBG_EN
 > 0u

523 
OS_OBJ_QTY
 
nbr_upded
;

525 
	`CPU_SR_ALLOC
();

529 
	`OS_CRITICAL_ENTER
();

530 
ts_t
 = 
	`OS_TS_GET
();

531 #i
OS_CFG_DBG_EN
 > 0u

532 
nbr_upded
 = (
OS_OBJ_QTY
)0u;

534 
p_li
 = &
OSTickLiTimeout
;

535 
p_tcb
 = 
p_li
->
TCB_P
;

536 i(
p_tcb
 !(
OS_TCB
 *)0) {

537 
p_tcb
->
TickRema
--;

538 
p_tcb
->
TickRema
 == 0u) {

539 #i
OS_CFG_DBG_EN
 > 0u

540 
nbr_upded
++;

542 i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT
) {

543 #i(
OS_MSG_EN
 > 0u)

544 
p_tcb
->
MsgP
 = (*)0;

545 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

547 
p_tcb
->
TS
 = 
	`OS_TS_GET
();

548 
	`OS_PdLiRemove
(
p_tcb
);

549 
	`OS_RdyLiIn
(
p_tcb
);

550 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

551 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_TIMEOUT
;

552 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

553 } i(
p_tcb
->
TaskS
 =
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
) {

554 #i(
OS_MSG_EN
 > 0u)

555 
p_tcb
->
MsgP
 = (*)0;

556 
p_tcb
->
MsgSize
 = (
OS_MSG_SIZE
)0u;

558 
p_tcb
->
TS
 = 
	`OS_TS_GET
();

559 
	`OS_PdLiRemove
(
p_tcb
);

560 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

561 
p_tcb
->
PdStus
 = 
OS_STATUS_PEND_TIMEOUT
;

562 
p_tcb
->
PdOn
 = 
OS_TASK_PEND_ON_NOTHING
;

564 
p_li
->
TCB_P
 = 
p_tcb
->
TickNextP
;

565 
p_tcb
 = 
p_li
->
TCB_P
;

566 i(
p_tcb
 =(
OS_TCB
 *)0) {

567 #i
OS_CFG_DBG_EN
 > 0u

568 
p_li
->
NbrErs
 = (
OS_OBJ_QTY
)0u;

572 #i
OS_CFG_DBG_EN
 > 0u

573 
p_li
->
NbrErs
--;

575 
p_tcb
->
TickPvP
 = (
OS_TCB
 *)0;

579 #i
OS_CFG_DBG_EN
 > 0u

580 
p_li
->
NbrUpded
 = 
nbr_upded
;

582 
ts_d_timeout
 = 
	`OS_TS_GET
(- 
ts_t
;

583 
	`OS_CRITICAL_EXIT
();

585  (
ts_d_timeout
);

586 
	}
}

	@uCOS-III/Source/os_time.c

33 
	#MICRIUM_SOURCE


	)

34 
	~"os.h
"

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_time__c
 = "$Id: $";

80 
	$OSTimeDly
 (
OS_TICK
 
dly
,

81 
OS_OPT
 
t
,

82 
OS_ERR
 *
p_r
)

84 
	`CPU_SR_ALLOC
();

88 #ifde
OS_SAFETY_CRITICAL


89 i(
p_r
 =(
OS_ERR
 *)0) {

90 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

95 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

96 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

97 *
p_r
 = 
OS_ERR_TIME_DLY_ISR
;

102 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0u) {

103 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

107 
t
) {

108 
OS_OPT_TIME_DLY
:

109 
OS_OPT_TIME_TIMEOUT
:

110 
OS_OPT_TIME_PERIODIC
:

111 i(
dly
 =(
OS_TICK
)0u) {

112 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

117 
OS_OPT_TIME_MATCH
:

121 *
p_r
 = 
OS_ERR_OPT_INVALID
;

125 
	`OS_CRITICAL_ENTER
();

126 
	`OS_TickLiInDly
(
OSTCBCurP
,

127 
dly
,

128 
t
,

129 
p_r
);

130 i(*
p_r
 !
OS_ERR_NONE
) {

131 
	`OS_CRITICAL_EXIT_NO_SCHED
();

134 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

135 
	`TRACE_OS_TASK_DLY
(
dly
);

137 
	`OS_RdyLiRemove
(
OSTCBCurP
);

138 
	`OS_CRITICAL_EXIT_NO_SCHED
();

139 
	`OSSched
();

140 *
p_r
 = 
OS_ERR_NONE
;

141 
	}
}

201 #i
OS_CFG_TIME_DLY_HMSM_EN
 > 0u

202 
	$OSTimeDlyHMSM
 (
CPU_INT16U
 
hours
,

203 
CPU_INT16U
 
mus
,

204 
CPU_INT16U
 
cds
,

205 
CPU_INT32U
 
mli
,

206 
OS_OPT
 
t
,

207 
OS_ERR
 *
p_r
)

209 #i
OS_CFG_ARG_CHK_EN
 > 0u

210 
CPU_BOOLEAN
 
t_vid
;

211 
CPU_BOOLEAN
 
t_n_ri
;

213 
OS_OPT
 
t_time
;

214 
OS_RATE_HZ
 
tick_
;

215 
OS_TICK
 
ticks
;

216 
	`CPU_SR_ALLOC
();

220 #ifde
OS_SAFETY_CRITICAL


221 i(
p_r
 =(
OS_ERR
 *)0) {

222 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

227 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

228 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

229 *
p_r
 = 
OS_ERR_TIME_DLY_ISR
;

234 i(
OSSchedLockNegC
 > (
OS_NESTING_CTR
)0u) {

235 *
p_r
 = 
OS_ERR_SCHED_LOCKED
;

239 
t_time
 = 
t
 & 
OS_OPT_TIME_MASK
;

240 
t_time
) {

241 
OS_OPT_TIME_DLY
:

242 
OS_OPT_TIME_TIMEOUT
:

243 
OS_OPT_TIME_PERIODIC
:

244 i(
mli
 =(
CPU_INT32U
)0u) {

245 i(
cds
 =(
CPU_INT16U
)0u) {

246 i(
mus
 =(
CPU_INT16U
)0u) {

247 i(
hours
 =(
CPU_INT16U
)0u) {

248 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

256 
OS_OPT_TIME_MATCH
:

260 *
p_r
 = 
OS_ERR_OPT_INVALID
;

264 #i
OS_CFG_ARG_CHK_EN
 > 0u

265 
t_vid
 = 
	`DEF_BIT_IS_SET_ANY
(
t
, ~
OS_OPT_TIME_OPTS_MASK
);

266 i(
t_vid
 =
DEF_YES
) {

267 *
p_r
 = 
OS_ERR_OPT_INVALID
;

271 
t_n_ri
 = 
	`DEF_BIT_IS_SET
(
t
, 
OS_OPT_TIME_HMSM_NON_STRICT
);

272 i(
t_n_ri
 !
DEF_YES
) {

273 i(
mli
 > (
CPU_INT32U
)999u) {

274 *
p_r
 = 
OS_ERR_TIME_INVALID_MILLISECONDS
;

277 i(
cds
 > (
CPU_INT16U
)59u) {

278 *
p_r
 = 
OS_ERR_TIME_INVALID_SECONDS
;

281 i(
mus
 > (
CPU_INT16U
)59u) {

282 *
p_r
 = 
OS_ERR_TIME_INVALID_MINUTES
;

285 i(
hours
 > (
CPU_INT16U
)99u) {

286 *
p_r
 = 
OS_ERR_TIME_INVALID_HOURS
;

290 i(
mus
 > (
CPU_INT16U
)9999u) {

291 *
p_r
 = 
OS_ERR_TIME_INVALID_MINUTES
;

294 i(
hours
 > (
CPU_INT16U
)999u) {

295 *
p_r
 = 
OS_ERR_TIME_INVALID_HOURS
;

303 
tick_
 = 
OSCfg_TickRe_Hz
;

304 
ticks
 = ((
OS_TICK
)
hours
 * (OS_TICK)3600u + (OS_TICK)
mus
 * (OS_TICK)60u + (OS_TICK)
cds
* 
tick_


305 + (
tick_
 * ((
OS_TICK
)
mli
 + (OS_TICK)500u /ick_rate)) / (OS_TICK)1000u;

307 i(
ticks
 > (
OS_TICK
)0u) {

308 
	`OS_CRITICAL_ENTER
();

309 
	`OS_TickLiInDly
(
OSTCBCurP
,

310 
ticks
,

311 
t_time
,

312 
p_r
);

313 i(*
p_r
 !
OS_ERR_NONE
) {

314 
	`OS_CRITICAL_EXIT_NO_SCHED
();

317 #i(
	`defed
(
TRACE_CFG_EN
) && (TRACE_CFG_EN > 0u))

318 
	`TRACE_OS_TASK_DLY
(
ticks
);

320 
	`OS_RdyLiRemove
(
OSTCBCurP
);

321 
	`OS_CRITICAL_EXIT_NO_SCHED
();

322 
	`OSSched
();

323 *
p_r
 = 
OS_ERR_NONE
;

325 *
p_r
 = 
OS_ERR_TIME_ZERO_DLY
;

327 
	}
}

352 #i
OS_CFG_TIME_DLY_RESUME_EN
 > 0u

353 
	$OSTimeDlyResume
 (
OS_TCB
 *
p_tcb
,

354 
OS_ERR
 *
p_r
)

356 
	`CPU_SR_ALLOC
();

360 #ifde
OS_SAFETY_CRITICAL


361 i(
p_r
 =(
OS_ERR
 *)0) {

362 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

367 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

368 i(
OSINegC
 > (
OS_NESTING_CTR
)0u) {

369 *
p_r
 = 
OS_ERR_TIME_DLY_RESUME_ISR
;

374 #i
OS_CFG_ARG_CHK_EN
 > 0u

375 i(
p_tcb
 =(
OS_TCB
 *)0) {

376 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

381 
	`CPU_CRITICAL_ENTER
();

382 i(
p_tcb
 =
OSTCBCurP
) {

383 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

384 
	`CPU_CRITICAL_EXIT
();

388 
p_tcb
->
TaskS
) {

389 
OS_TASK_STATE_RDY
:

390 
	`CPU_CRITICAL_EXIT
();

391 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

394 
OS_TASK_STATE_DLY
:

395 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

396 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_RDY
;

397 
	`OS_TickLiRemove
(
p_tcb
);

398 
	`OS_RdyLiIn
(
p_tcb
);

399 
	`OS_CRITICAL_EXIT_NO_SCHED
();

400 *
p_r
 = 
OS_ERR_NONE
;

403 
OS_TASK_STATE_PEND
:

404 
	`CPU_CRITICAL_EXIT
();

405 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

408 
OS_TASK_STATE_PEND_TIMEOUT
:

409 
	`CPU_CRITICAL_EXIT
();

410 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

413 
OS_TASK_STATE_SUSPENDED
:

414 
	`CPU_CRITICAL_EXIT
();

415 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

418 
OS_TASK_STATE_DLY_SUSPENDED
:

419 
	`OS_CRITICAL_ENTER_CPU_EXIT
();

420 
p_tcb
->
TaskS
 = 
OS_TASK_STATE_SUSPENDED
;

421 
	`OS_TickLiRemove
(
p_tcb
);

422 
	`OS_CRITICAL_EXIT_NO_SCHED
();

423 *
p_r
 = 
OS_ERR_TASK_SUSPENDED
;

426 
OS_TASK_STATE_PEND_SUSPENDED
:

427 
	`CPU_CRITICAL_EXIT
();

428 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

431 
OS_TASK_STATE_PEND_TIMEOUT_SUSPENDED
:

432 
	`CPU_CRITICAL_EXIT
();

433 *
p_r
 = 
OS_ERR_TASK_NOT_DLY
;

437 
	`CPU_CRITICAL_EXIT
();

438 *
p_r
 = 
OS_ERR_STATE_INVALID
;

442 
	`OSSched
();

443 
	}
}

461 
OS_TICK
 
	$OSTimeG
 (
OS_ERR
 *
p_r
)

463 
OS_TICK
 
ticks
;

464 
	`CPU_SR_ALLOC
();

468 #ifde
OS_SAFETY_CRITICAL


469 i(
p_r
 =(
OS_ERR
 *)0) {

470 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

471  ((
OS_TICK
)0);

475 
	`CPU_CRITICAL_ENTER
();

476 
ticks
 = 
OSTickC
;

477 
	`CPU_CRITICAL_EXIT
();

478 *
p_r
 = 
OS_ERR_NONE
;

479  (
ticks
);

480 
	}
}

498 
	$OSTimeS
 (
OS_TICK
 
ticks
,

499 
OS_ERR
 *
p_r
)

501 
	`CPU_SR_ALLOC
();

505 #ifde
OS_SAFETY_CRITICAL


506 i(
p_r
 =(
OS_ERR
 *)0) {

507 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

512 
	`CPU_CRITICAL_ENTER
();

513 
OSTickC
 = 
ticks
;

514 
	`CPU_CRITICAL_EXIT
();

515 *
p_r
 = 
OS_ERR_NONE
;

516 
	}
}

532 
	$OSTimeTick
 ()

534 
OS_ERR
 
r
;

535 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

536 
CPU_TS
 
ts
;

540 
	`OSTimeTickHook
();

542 #i
OS_CFG_ISR_POST_DEFERRED_EN
 > 0u

544 
ts
 = 
	`OS_TS_GET
();

545 
	`OS_IQPo
((
OS_OBJ_TYPE

OS_OBJ_TYPE_TICK
,

546 (*)&
OSRdyLi
[
OSPrioCur
],

548 (
OS_MSG_SIZE
) 0u,

549 (
OS_FLAGS
 ) 0u,

550 (
OS_OPT
 ) 0u,

551 (
CPU_TS
 ) 
ts
,

552 (
OS_ERR
 *)&
r
);

556 ()
	`OSTaskSemPo
((
OS_TCB
 *)&
OSTickTaskTCB
,

557 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

558 (
OS_ERR
 *)&
r
);

561 #i
OS_CFG_SCHED_ROUND_ROBIN_EN
 > 0u

562 
	`OS_SchedRoundRob
(&
OSRdyLi
[
OSPrioCur
]);

565 #i
OS_CFG_TMR_EN
 > 0u

566 
OSTmrUpdeC
--;

567 i(
OSTmrUpdeC
 =(
OS_CTR
)0u) {

568 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

569 
	`OSTaskSemPo
((
OS_TCB
 *)&
OSTmrTaskTCB
,

570 (
OS_OPT
 ) 
OS_OPT_POST_NONE
,

571 (
OS_ERR
 *)&
r
);

576 
	}
}

	@uCOS-III/Source/os_tmr.c

33 
	#MICRIUM_SOURCE


	)

34 
	~<os.h
>

36 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


37 cڡ 
CPU_CHAR
 *
	gos_tmr__c
 = "$Id: $";

41 #i
OS_CFG_TMR_EN
 > 0u

48 
	#OS_OPT_LINK_DLY
 (
OS_OPT
)(0u)

	)

49 
	#OS_OPT_LINK_PERIODIC
 (
OS_OPT
)(1u)

	)

57 
OS_TmrLock
 ();

58 
OS_TmrUock
 ();

113 
	$OSTmrCe
 (
OS_TMR
 *
p_tmr
,

114 
CPU_CHAR
 *
p_me
,

115 
OS_TICK
 
dly
,

116 
OS_TICK
 
riod
,

117 
OS_OPT
 
t
,

118 
OS_TMR_CALLBACK_PTR
 
p_back
,

119 *
p_back_g
,

120 
OS_ERR
 *
p_r
)

122 #ifde
OS_SAFETY_CRITICAL


123 i(
p_r
 =(
OS_ERR
 *)0) {

124 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

129 #ifde
OS_SAFETY_CRITICAL_IEC61508


130 i(
OSSatyCrilSFg
 =
DEF_TRUE
) {

131 *
p_r
 = 
OS_ERR_ILLEGAL_CREATE_RUN_TIME
;

136 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

137 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

138 *
p_r
 = 
OS_ERR_TMR_ISR
;

143 #i
OS_CFG_ARG_CHK_EN
 > 0u

144 i(
p_tmr
 =(
OS_TMR
 *)0) {

145 *
p_r
 = 
OS_ERR_OBJ_PTR_NULL
;

149 
t
) {

150 
OS_OPT_TMR_PERIODIC
:

151 i(
riod
 =(
OS_TICK
)0) {

152 *
p_r
 = 
OS_ERR_TMR_INVALID_PERIOD
;

157 
OS_OPT_TMR_ONE_SHOT
:

158 i(
dly
 =(
OS_TICK
)0) {

159 *
p_r
 = 
OS_ERR_TMR_INVALID_DLY
;

165 *
p_r
 = 
OS_ERR_OPT_INVALID
;

170 
	`OS_TmrLock
();

172 
p_tmr
->
S
 = (
OS_STATE
 )
OS_TMR_STATE_STOPPED
;

173 #i
OS_OBJ_TYPE_REQ
 > 0u

174 
p_tmr
->
Ty
 = (
OS_OBJ_TYPE
 )
OS_OBJ_TYPE_TMR
;

176 #i
OS_CFG_DBG_EN
 > 0u

177 
p_tmr
->
NameP
 = (
CPU_CHAR
 *)
p_me
;

179 ()&
p_me
;

181 
p_tmr
->
Dly
 = (
OS_TICK
 )
dly
;

182 
p_tmr
->
Rema
 = (
OS_TICK
 )0;

183 
p_tmr
->
Piod
 = (
OS_TICK
 )
riod
;

184 
p_tmr
->
O
 = (
OS_OPT
 )
t
;

185 
p_tmr
->
ClbackP
 = (
OS_TMR_CALLBACK_PTR
)
p_back
;

186 
p_tmr
->
ClbackPArg
 = (*)
p_back_g
;

187 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

188 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

190 #i
OS_CFG_DBG_EN
 > 0u

191 
	`OS_TmrDbgLiAdd
(
p_tmr
);

193 
OSTmrQty
++;

195 
	`OS_TmrUock
();

196 *
p_r
 = 
OS_ERR_NONE
;

197 
	}
}

222 #i
OS_CFG_TMR_DEL_EN
 > 0u

223 
CPU_BOOLEAN
 
	$OSTmrD
 (
OS_TMR
 *
p_tmr
,

224 
OS_ERR
 *
p_r
)

226 
CPU_BOOLEAN
 
sucss
;

230 #ifde
OS_SAFETY_CRITICAL


231 i(
p_r
 =(
OS_ERR
 *)0) {

232 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

233  (
DEF_FALSE
);

237 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

238 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

239 *
p_r
 = 
OS_ERR_TMR_ISR
;

240  (
DEF_FALSE
);

244 #i
OS_CFG_ARG_CHK_EN
 > 0u

245 i(
p_tmr
 =(
OS_TMR
 *)0) {

246 *
p_r
 = 
OS_ERR_TMR_INVALID
;

247  (
DEF_FALSE
);

251 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

252 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

253 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

254  (
DEF_FALSE
);

258 
	`OS_TmrLock
();

260 #i
OS_CFG_DBG_EN
 > 0u

261 
	`OS_TmrDbgLiRemove
(
p_tmr
);

264 
p_tmr
->
S
) {

265 
OS_TMR_STATE_RUNNING
:

266 
	`OS_TmrUƚk
(
p_tmr
);

267 
	`OS_TmrC
(
p_tmr
);

268 
	`OS_TmrUock
();

269 
OSTmrQty
--;

270 *
p_r
 = 
OS_ERR_NONE
;

271 
sucss
 = 
DEF_TRUE
;

274 
OS_TMR_STATE_STOPPED
:

275 
OS_TMR_STATE_COMPLETED
:

276 
	`OS_TmrC
(
p_tmr
);

277 
	`OS_TmrUock
();

278 
OSTmrQty
--;

279 *
p_r
 = 
OS_ERR_NONE
;

280 
sucss
 = 
DEF_TRUE
;

283 
OS_TMR_STATE_UNUSED
:

284 
	`OS_TmrUock
();

285 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

286 
sucss
 = 
DEF_FALSE
;

290 
	`OS_TmrUock
();

291 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

292 
sucss
 = 
DEF_FALSE
;

295  (
sucss
);

296 
	}
}

323 
OS_TICK
 
	$OSTmrRemaG
 (
OS_TMR
 *
p_tmr
,

324 
OS_ERR
 *
p_r
)

326 
OS_TICK
 
ma
;

327 
OS_ERR
 
r
;

331 #ifde
OS_SAFETY_CRITICAL


332 i(
p_r
 =(
OS_ERR
 *)0) {

333 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

334  ((
OS_TICK
)0);

338 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

339 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

340 *
p_r
 = 
OS_ERR_TMR_ISR
;

341  ((
OS_TICK
)0);

345 #i
OS_CFG_ARG_CHK_EN
 > 0u

346 i(
p_tmr
 =(
OS_TMR
 *)0) {

347 *
p_r
 = 
OS_ERR_TMR_INVALID
;

348  ((
OS_TICK
)0);

352 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

353 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

354 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

355  ((
OS_TICK
)0);

359 
	`OSSchedLock
(&
r
);

360 ()&
r
;

362 
p_tmr
->
S
) {

363 
OS_TMR_STATE_RUNNING
:

364 
ma
 = 
p_tmr
->
Rema
;

365 *
p_r
 = 
OS_ERR_NONE
;

368 
OS_TMR_STATE_STOPPED
:

369 i(
p_tmr
->
O
 =
OS_OPT_TMR_PERIODIC
) {

370 i(
p_tmr
->
Dly
 == 0u) {

371 
ma
 = 
p_tmr
->
Piod
;

373 
ma
 = 
p_tmr
->
Dly
;

376 
ma
 = 
p_tmr
->
Dly
;

378 *
p_r
 = 
OS_ERR_NONE
;

381 
OS_TMR_STATE_COMPLETED
:

382 *
p_r
 = 
OS_ERR_NONE
;

383 
ma
 = (
OS_TICK
)0;

386 
OS_TMR_STATE_UNUSED
:

387 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

388 
ma
 = (
OS_TICK
)0;

392 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

393 
ma
 = (
OS_TICK
)0;

397 
	`OSSchedUock
(&
r
);

398 ()&
r
;

400  (
ma
);

401 
	}
}

431 
CPU_BOOLEAN
 
	$OSTmrS
 (
OS_TMR
 *
p_tmr
,

432 
OS_ERR
 *
p_r
)

434 
OS_TMR
 *
p_xt
;

435 
CPU_BOOLEAN
 
sucss
;

436 
	`CPU_SR_ALLOC
();

440 #ifde
OS_SAFETY_CRITICAL


441 i(
p_r
 =(
OS_ERR
 *)0) {

442 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

443  (
DEF_FALSE
);

447 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

448 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

449 *
p_r
 = 
OS_ERR_TMR_ISR
;

450  (
DEF_FALSE
);

454 #i
OS_CFG_ARG_CHK_EN
 > 0u

455 i(
p_tmr
 =(
OS_TMR
 *)0) {

456 *
p_r
 = 
OS_ERR_TMR_INVALID
;

457  (
DEF_FALSE
);

461 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

462 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

463 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

464  (
DEF_FALSE
);

468 
p_tmr
->
S
) {

469 
OS_TMR_STATE_RUNNING
:

470 
	`CPU_CRITICAL_ENTER
();

471 
p_tmr
->
Rema
 =_tmr->
Dly
;

472 
	`CPU_CRITICAL_EXIT
();

473 *
p_r
 = 
OS_ERR_NONE
;

474 
sucss
 = 
DEF_TRUE
;

477 
OS_TMR_STATE_STOPPED
:

478 
OS_TMR_STATE_COMPLETED
:

479 
	`OS_TmrLock
();

480 
p_tmr
->
S
 = 
OS_TMR_STATE_RUNNING
;

481 i(
p_tmr
->
Dly
 =(
OS_TICK
)0) {

482 
p_tmr
->
Rema
 =_tmr->
Piod
;

484 
p_tmr
->
Rema
 =_tmr->
Dly
;

486 i(
OSTmrLiP
 =(
OS_TMR
 *)0) {

487 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

488 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

489 
OSTmrLiP
 = 
p_tmr
;

490 
OSTmrLiErs
 = 1u;

492 
p_xt
 = 
OSTmrLiP
;

493 
p_tmr
->
NextP
 = 
OSTmrLiP
;

494 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

495 
p_xt
->
PvP
 = 
p_tmr
;

496 
OSTmrLiP
 = 
p_tmr
;

497 
OSTmrLiErs
++;

499 
	`OS_TmrUock
();

500 *
p_r
 = 
OS_ERR_NONE
;

501 
sucss
 = 
DEF_TRUE
;

504 
OS_TMR_STATE_UNUSED
:

505 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

506 
sucss
 = 
DEF_FALSE
;

510 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

511 
sucss
 = 
DEF_FALSE
;

514  (
sucss
);

515 
	}
}

543 
OS_STATE
 
	$OSTmrSG
 (
OS_TMR
 *
p_tmr
,

544 
OS_ERR
 *
p_r
)

546 
OS_STATE
 
e
;

550 #ifde
OS_SAFETY_CRITICAL


551 i(
p_r
 =(
OS_ERR
 *)0) {

552 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

553  (
OS_TMR_STATE_UNUSED
);

557 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

558 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

559 *
p_r
 = 
OS_ERR_TMR_ISR
;

560  (
OS_TMR_STATE_UNUSED
);

564 #i
OS_CFG_ARG_CHK_EN
 > 0u

565 i(
p_tmr
 =(
OS_TMR
 *)0) {

566 *
p_r
 = 
OS_ERR_TMR_INVALID
;

567  (
OS_TMR_STATE_UNUSED
);

571 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

572 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

573 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

574  (
OS_TMR_STATE_UNUSED
);

578 
e
 = 
p_tmr
->
S
;

579 
e
) {

580 
OS_TMR_STATE_UNUSED
:

581 
OS_TMR_STATE_STOPPED
:

582 
OS_TMR_STATE_COMPLETED
:

583 
OS_TMR_STATE_RUNNING
:

584 *
p_r
 = 
OS_ERR_NONE
;

588 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

591  (
e
);

592 
	}
}

631 
CPU_BOOLEAN
 
	$OSTmrSt
 (
OS_TMR
 *
p_tmr
,

632 
OS_OPT
 
t
,

633 *
p_back_g
,

634 
OS_ERR
 *
p_r
)

636 
OS_TMR_CALLBACK_PTR
 
p_
;

637 
CPU_BOOLEAN
 
sucss
;

641 #ifde
OS_SAFETY_CRITICAL


642 i(
p_r
 =(
OS_ERR
 *)0) {

643 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

644  (
DEF_FALSE
);

648 #i
OS_CFG_CALLED_FROM_ISR_CHK_EN
 > 0u

649 i(
OSINegC
 > (
OS_NESTING_CTR
)0) {

650 *
p_r
 = 
OS_ERR_TMR_ISR
;

651  (
DEF_FALSE
);

655 #i
OS_CFG_ARG_CHK_EN
 > 0u

656 i(
p_tmr
 =(
OS_TMR
 *)0) {

657 *
p_r
 = 
OS_ERR_TMR_INVALID
;

658  (
DEF_FALSE
);

662 #i
OS_CFG_OBJ_TYPE_CHK_EN
 > 0u

663 i(
p_tmr
->
Ty
 !
OS_OBJ_TYPE_TMR
) {

664 *
p_r
 = 
OS_ERR_OBJ_TYPE
;

665  (
DEF_FALSE
);

669 
p_tmr
->
S
) {

670 
OS_TMR_STATE_RUNNING
:

671 
	`OS_TmrLock
();

672 
	`OS_TmrUƚk
(
p_tmr
);

673 *
p_r
 = 
OS_ERR_NONE
;

674 
t
) {

675 
OS_OPT_TMR_CALLBACK
:

676 
p_
 = 
p_tmr
->
ClbackP
;

677 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

678 (*
p_
)((*)
p_tmr
,_tmr->
ClbackPArg
);

680 *
p_r
 = 
OS_ERR_TMR_NO_CALLBACK
;

684 
OS_OPT_TMR_CALLBACK_ARG
:

685 
p_
 = 
p_tmr
->
ClbackP
;

686 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

687 (*
p_
)((*)
p_tmr
, 
p_back_g
);

689 *
p_r
 = 
OS_ERR_TMR_NO_CALLBACK
;

693 
OS_OPT_TMR_NONE
:

697 
	`OS_TmrUock
();

698 *
p_r
 = 
OS_ERR_OPT_INVALID
;

699  (
DEF_FALSE
);

701 
	`OS_TmrUock
();

702 
sucss
 = 
DEF_TRUE
;

705 
OS_TMR_STATE_COMPLETED
:

706 
OS_TMR_STATE_STOPPED
:

707 *
p_r
 = 
OS_ERR_TMR_STOPPED
;

708 
sucss
 = 
DEF_TRUE
;

711 
OS_TMR_STATE_UNUSED
:

712 *
p_r
 = 
OS_ERR_TMR_INACTIVE
;

713 
sucss
 = 
DEF_FALSE
;

717 *
p_r
 = 
OS_ERR_TMR_INVALID_STATE
;

718 
sucss
 = 
DEF_FALSE
;

721  (
sucss
);

722 
	}
}

740 
	$OS_TmrC
 (
OS_TMR
 *
p_tmr
)

742 
p_tmr
->
S
 = 
OS_TMR_STATE_UNUSED
;

743 #i
OS_OBJ_TYPE_REQ
 > 0u

744 
p_tmr
->
Ty
 = 
OS_OBJ_TYPE_NONE
;

746 #i
OS_CFG_DBG_EN
 > 0u

747 
p_tmr
->
NameP
 = (
CPU_CHAR
 *)((*)"?TMR");

749 
p_tmr
->
Dly
 = (
OS_TICK
 )0;

750 
p_tmr
->
Rema
 = (
OS_TICK
 )0;

751 
p_tmr
->
Piod
 = (
OS_TICK
 )0;

752 
p_tmr
->
O
 = (
OS_OPT
 )0;

753 
p_tmr
->
ClbackP
 = (
OS_TMR_CALLBACK_PTR
)0;

754 
p_tmr
->
ClbackPArg
 = (*)0;

755 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

756 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

757 
	}
}

775 #i
OS_CFG_DBG_EN
 > 0u

776 
	$OS_TmrDbgLiAdd
 (
OS_TMR
 *
p_tmr
)

778 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

779 i(
OSTmrDbgLiP
 =(
OS_TMR
 *)0) {

780 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

782 
p_tmr
->
DbgNextP
 = 
OSTmrDbgLiP
;

783 
OSTmrDbgLiP
->
DbgPvP
 = 
p_tmr
;

785 
OSTmrDbgLiP
 = 
p_tmr
;

786 
	}
}

790 
	$OS_TmrDbgLiRemove
 (
OS_TMR
 *
p_tmr
)

792 
OS_TMR
 *
p_tmr_xt
;

793 
OS_TMR
 *
p_tmr_ev
;

796 
p_tmr_ev
 = 
p_tmr
->
DbgPvP
;

797 
p_tmr_xt
 = 
p_tmr
->
DbgNextP
;

799 i(
p_tmr_ev
 =(
OS_TMR
 *)0) {

800 
OSTmrDbgLiP
 = 
p_tmr_xt
;

801 i(
p_tmr_xt
 !(
OS_TMR
 *)0) {

802 
p_tmr_xt
->
DbgPvP
 = (
OS_TMR
 *)0;

804 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

806 } i(
p_tmr_xt
 =(
OS_TMR
 *)0) {

807 
p_tmr_ev
->
DbgNextP
 = (
OS_TMR
 *)0;

808 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

811 
p_tmr_ev
->
DbgNextP
 = 
p_tmr_xt
;

812 
p_tmr_xt
->
DbgPvP
 = 
p_tmr_ev
;

813 
p_tmr
->
DbgNextP
 = (
OS_TMR
 *)0;

814 
p_tmr
->
DbgPvP
 = (
OS_TMR
 *)0;

816 
	}
}

840 
	$OS_TmrIn
 (
OS_ERR
 *
p_r
)

842 #ifde
OS_SAFETY_CRITICAL


843 i(
p_r
 =(
OS_ERR
 *)0) {

844 
	`OS_SAFETY_CRITICAL_EXCEPTION
();

849 #i
OS_CFG_DBG_EN
 > 0u

850 
OSTmrDbgLiP
 = (
OS_TMR
 *)0;

853 
OSTmrLiP
 = (
OS_TMR
 *)0;

854 
OSTmrLiErs
 = 0u;

856 i(
OSCfg_TmrTaskRe_Hz
 > (
OS_RATE_HZ
)0) {

857 
OSTmrUpdeC
 = 
OSCfg_TickRe_Hz
 / 
OSCfg_TmrTaskRe_Hz
;

859 
OSTmrUpdeC
 = 
OSCfg_TickRe_Hz
 / (
OS_RATE_HZ
)10;

861 
OSTmrUpdeC
 = 
OSTmrUpdeC
;

863 
OSTmrTickC
 = (
OS_TICK
)0;

865 
OSTmrTaskTimeMax
 = (
CPU_TS
)0;

867 #i 
OS_CFG_MUTEX_EN
 > 0u

868 
	`OSMuxCe
(&
OSTmrMux
,

870 
p_r
);

871 i(*
p_r
 !
OS_ERR_NONE
) {

877 i(
OSCfg_TmrTaskStkBaP
 =(
CPU_STK
*)0) {

878 *
p_r
 = 
OS_ERR_TMR_STK_INVALID
;

882 i(
OSCfg_TmrTaskStkSize
 < 
OSCfg_StkSizeM
) {

883 *
p_r
 = 
OS_ERR_TMR_STK_SIZE_INVALID
;

887 i(
OSCfg_TmrTaskPrio
 >(
OS_CFG_PRIO_MAX
 - 1u)) {

888 *
p_r
 = 
OS_ERR_TMR_PRIO_INVALID
;

892 
	`OSTaskCe
((
OS_TCB
 *)&
OSTmrTaskTCB
,

893 (
CPU_CHAR
 *)((*)"uC/OS-III Timer Task"),

894 (
OS_TASK_PTR
 )
OS_TmrTask
,

896 (
OS_PRIO
 )
OSCfg_TmrTaskPrio
,

897 (
CPU_STK
 *)
OSCfg_TmrTaskStkBaP
,

898 (
CPU_STK_SIZE
)
OSCfg_TmrTaskStkLim
,

899 (
CPU_STK_SIZE
)
OSCfg_TmrTaskStkSize
,

900 (
OS_MSG_QTY
 )0,

901 (
OS_TICK
 )0,

903 (
OS_OPT
 )(
OS_OPT_TASK_STK_CHK
 | 
OS_OPT_TASK_STK_CLR
 | 
OS_OPT_TASK_NO_TLS
),

904 (
OS_ERR
 *)
p_r
);

905 
	}
}

922 
	$OS_TmrRetPk
 ()

924 
	}
}

942 
	$OS_TmrUƚk
 (
OS_TMR
 *
p_tmr
)

944 
OS_TMR
 *
p_tmr1
;

945 
OS_TMR
 *
p_tmr2
;

949 i(
OSTmrLiP
 =
p_tmr
) {

950 
p_tmr1
 = (
OS_TMR
 *)
p_tmr
->
NextP
;

951 
OSTmrLiP
 = (
OS_TMR
 *)
p_tmr1
;

952 i(
p_tmr1
 !(
OS_TMR
 *)0) {

953 
p_tmr1
->
PvP
 = (
OS_TMR
 *)0;

956 
p_tmr1
 = (
OS_TMR
 *)
p_tmr
->
PvP
;

957 
p_tmr2
 = (
OS_TMR
 *)
p_tmr
->
NextP
;

958 
p_tmr1
->
NextP
 = 
p_tmr2
;

959 i(
p_tmr2
 !(
OS_TMR
 *)0) {

960 
p_tmr2
->
PvP
 = (
OS_TMR
 *)
p_tmr1
;

963 
p_tmr
->
S
 = 
OS_TMR_STATE_STOPPED
;

964 
p_tmr
->
NextP
 = (
OS_TMR
 *)0;

965 
p_tmr
->
PvP
 = (
OS_TMR
 *)0;

966 
OSTmrLiErs
--;

967 
	}
}

984 
	$OS_TmrTask
 (*
p_g
)

986 
OS_ERR
 
r
;

987 
OS_TMR_CALLBACK_PTR
 
p_
;

988 
OS_TMR
 *
p_tmr
;

989 
OS_TMR
 *
p_tmr_xt
;

990 
CPU_TS
 
ts
;

991 
CPU_TS
 
ts_t
;

992 
CPU_TS
 
ts_d
;

996 ()&
p_g
;

997 
DEF_ON
) {

998 ()
	`OSTaskSemPd
((
OS_TICK
 )0,

999 (
OS_OPT
 )
OS_OPT_PEND_BLOCKING
,

1000 (
CPU_TS
 *)&
ts
,

1001 (
OS_ERR
 *)&
r
);

1004 
	`OS_TmrLock
();

1005 
ts_t
 = 
	`OS_TS_GET
();

1006 
OSTmrTickC
++;

1007 
p_tmr
 = 
OSTmrLiP
;

1008 
p_tmr
 !(
OS_TMR
 *)0) {

1009 
	`OSSchedLock
(&
r
);

1010 ()&
r
;

1011 
p_tmr_xt
 = 
p_tmr
->
NextP
;

1012 
p_tmr
->
Rema
--;

1013 i(
p_tmr
->
Rema
 == 0) {

1014 i(
p_tmr
->
O
 =
OS_OPT_TMR_PERIODIC
) {

1015 
p_tmr
->
Rema
 =_tmr->
Piod
;

1017 
	`OS_TmrUƚk
(
p_tmr
);

1018 
p_tmr
->
S
 = 
OS_TMR_STATE_COMPLETED
;

1020 
p_
 = 
p_tmr
->
ClbackP
;

1021 i(
p_
 !(
OS_TMR_CALLBACK_PTR
)0) {

1022 (*
p_
)((*)
p_tmr
,

1023 
p_tmr
->
ClbackPArg
);

1026 
p_tmr
 = 
p_tmr_xt
;

1027 
	`OSSchedUock
(&
r
);

1028 ()&
r
;

1031 
ts_d
 = 
	`OS_TS_GET
(- 
ts_t
;

1032 
	`OS_TmrUock
();

1034 i(
OSTmrTaskTimeMax
 < 
ts_d
) {

1035 
OSTmrTaskTimeMax
 = 
ts_d
;

1038 
	}
}

1057 
	$OS_TmrLock
 ()

1059 
OS_ERR
 
r
;

1060 #i
OS_CFG_MUTEX_EN
 > 0u

1061 
CPU_TS
 
ts
;

1064 
	`OSMuxPd
(&
OSTmrMux
,

1066 
OS_OPT_PEND_BLOCKING
,

1067 &
ts
,

1068 &
r
);

1070 
	`OSSchedLock
(&
r
);

1072 ()&
r
;

1073 
	}
}

1078 
	$OS_TmrUock
 ()

1080 
OS_ERR
 
r
;

1083 #i
OS_CFG_MUTEX_EN
 > 0u

1084 
	`OSMuxPo
(&
OSTmrMux
,

1085 
OS_OPT_POST_NONE
,

1086 &
r
);

1088 
	`OSSchedUock
(&
r
);

1090 ()&
r
;

1091 
	}
}

	@uCOS-III/Source/os_type.h

31 #ide 
OS_TYPE_H


32 
	#OS_TYPE_H


	)

34 #ifde 
VSC_INCLUDE_H_FILE_NAMES


35 cڡ 
CPU_CHAR
 *
	gos_ty__h
 = "$Id: $";

48 
CPU_INT16U
 
	tOS_CPU_USAGE
;

50 
CPU_INT32U
 
	tOS_CTR
;

52 
CPU_INT32U
 
	tOS_CTX_SW_CTR
;

54 
CPU_INT32U
 
	tOS_CYCLES
;

56 
CPU_INT32U
 
	tOS_FLAGS
;

58 
CPU_INT32U
 
	tOS_IDLE_CTR
;

60 
CPU_INT16U
 
	tOS_MEM_QTY
;

61 
CPU_INT16U
 
	tOS_MEM_SIZE
;

63 
CPU_INT16U
 
	tOS_MSG_QTY
;

64 
CPU_INT16U
 
	tOS_MSG_SIZE
;

66 
CPU_INT08U
 
	tOS_NESTING_CTR
;

68 
CPU_INT16U
 
	tOS_OBJ_QTY
;

69 
CPU_INT32U
 
	tOS_OBJ_TYPE
;

71 
CPU_INT16U
 
	tOS_OPT
;

73 
CPU_INT08U
 
	tOS_PRIO
;

75 
CPU_INT16U
 
	tOS_QTY
;

77 
CPU_INT32U
 
	tOS_RATE_HZ
;

79 
CPU_INT32U
 
	tOS_REG
;

80 
CPU_INT08U
 
	tOS_REG_ID
;

82 
CPU_INT32U
 
	tOS_SEM_CTR
;

84 
CPU_INT08U
 
	tOS_STATE
;

86 
CPU_INT08U
 
	tOS_STATUS
;

88 
CPU_INT32U
 
	tOS_TICK
;

	@uCOS-III/Source/os_var.c

33 
	#OS_GLOBALS


	)

35 
	#MICRIUM_SOURCE


	)

36 
	~"os.h
"

38 #ifde
VSC_INCLUDE_SOURCE_FILE_NAMES


39 cڡ 
CPU_CHAR
 *
	gos_v__c
 = "$Id: $";

	@
1
.
0
121
6047
EvalBoards/ST/STM32F429II-SK/BSP/IAR/cstartup.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/misc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_adc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_can.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_crc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_cryp.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dac.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dbgmcu.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dcmi.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_dma.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_exti.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_flash.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_fsmc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_gpio.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_hash.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_i2c.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_iwdg.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_pwr.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rcc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rng.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_rtc.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_sdio.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_spi.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_syscfg.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_tim.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_usart.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/inc/stm32f4xx_wwdg.h
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/misc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_adc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_can.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_crc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_aes.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_des.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_cryp_tdes.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dac.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dbgmcu.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dcmi.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_dma.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_exti.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_flash.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_fsmc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_gpio.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash_md5.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_hash_sha1.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_i2c.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_iwdg.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_pwr.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rcc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rng.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_rtc.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_sdio.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_spi.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_syscfg.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_tim.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_usart.c
EvalBoards/ST/STM32F429II-SK/BSP/ST/STM32F4xx/src/stm32f4xx_wwdg.c
EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cm4.h
EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cm4_simd.h
EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cmFunc.h
EvalBoards/ST/STM32F429II-SK/BSP/TrueSTUDIO/core_cmInstr.h
EvalBoards/ST/STM32F429II-SK/BSP/bsp.c
EvalBoards/ST/STM32F429II-SK/BSP/bsp.h
EvalBoards/ST/STM32F429II-SK/BSP/bsp_int.c
EvalBoards/ST/STM32F429II-SK/BSP/bsp_periph.c
EvalBoards/ST/STM32F429II-SK/uCOS-III/app.c
EvalBoards/ST/STM32F429II-SK/uCOS-III/app_cfg.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/cpu_cfg.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/includes.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/lib_cfg.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/os_app_hooks.c
EvalBoards/ST/STM32F429II-SK/uCOS-III/os_app_hooks.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/os_cfg.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/os_cfg_app.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/stm32f4xx.h
EvalBoards/ST/STM32F429II-SK/uCOS-III/stm32f4xx_conf.h
uC-CPU/ARM-Cortex-M4/GNU/cpu.h
uC-CPU/ARM-Cortex-M4/GNU/cpu_c.c
uC-CPU/ARM-Cortex-M4/IAR/cpu.h
uC-CPU/ARM-Cortex-M4/IAR/cpu_c.c
uC-CPU/ARM-Cortex-M4/RealView/cpu.h
uC-CPU/ARM-Cortex-M4/RealView/cpu_c.c
uC-CPU/cpu_core.c
uC-CPU/cpu_core.h
uC-CPU/cpu_def.h
uC-LIB/lib_ascii.c
uC-LIB/lib_ascii.h
uC-LIB/lib_def.h
uC-LIB/lib_math.c
uC-LIB/lib_math.h
uC-LIB/lib_mem.c
uC-LIB/lib_mem.h
uC-LIB/lib_str.c
uC-LIB/lib_str.h
uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M4/Generic/GNU/os_cpu_c.c
uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M4/Generic/IAR/os_cpu_c.c
uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView/os_cpu.h
uCOS-III/Ports/ARM-Cortex-M4/Generic/RealView/os_cpu_c.c
uCOS-III/Source/os.h
uCOS-III/Source/os_cfg_app.c
uCOS-III/Source/os_core.c
uCOS-III/Source/os_dbg.c
uCOS-III/Source/os_flag.c
uCOS-III/Source/os_int.c
uCOS-III/Source/os_mem.c
uCOS-III/Source/os_msg.c
uCOS-III/Source/os_mutex.c
uCOS-III/Source/os_pend_multi.c
uCOS-III/Source/os_prio.c
uCOS-III/Source/os_q.c
uCOS-III/Source/os_sem.c
uCOS-III/Source/os_stat.c
uCOS-III/Source/os_task.c
uCOS-III/Source/os_tick.c
uCOS-III/Source/os_time.c
uCOS-III/Source/os_tmr.c
uCOS-III/Source/os_type.h
uCOS-III/Source/os_var.c
