// Seed: 3912502725
module module_0;
  wire id_1;
endmodule
module module_1;
  wire id_1;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri  id_0,
    output wor  id_1,
    output wor  id_2,
    output wand id_3,
    input  wire id_4,
    input  wire id_5,
    input  tri0 id_6,
    input  wire id_7,
    output wand id_8,
    output wor  id_9
);
  assign id_9 = id_7;
  assign id_2 = id_4;
  assign id_3 = 1;
  assign id_2 = -1;
  final #1;
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
  ;
endmodule
