TimeQuest Timing Analyzer report for Servo_Test
Sun Mar 20 22:43:51 2016
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Slow Corner Signal Integrity Metrics
 58. Fast Corner Signal Integrity Metrics
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Servo_Test                                         ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                           ; Targets                                                            ;
+----------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+
; clk                                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                  ; { clk }                                                            ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clk    ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0] ; { rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] } ;
+----------------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                   ;
+------------+-----------------+----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------+------+
; 100.23 MHz ; 100.23 MHz      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 90.023 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.374 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 9.829  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.752 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 90.023 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 9.890      ;
; 90.837 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 9.073      ;
; 90.863 ; rra_servo_controller:rra_servo_lower|target[5]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 9.047      ;
; 90.895 ; rra_servo_controller:rra_servo_lower|target[6]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 9.015      ;
; 91.012 ; rra_servo_controller:rra_servo_lower|target[7]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 8.898      ;
; 91.178 ; rra_servo_controller:rra_servo_lower|target[2]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 8.735      ;
; 91.466 ; rra_servo_controller:rra_servo_lower|target[0]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 8.447      ;
; 91.524 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.082     ; 8.389      ;
; 93.236 ; rra_servo_controller:rra_servo_lower|target[8]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 6.688      ;
; 93.297 ; rra_servo_controller:rra_servo_lower|target[9]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 6.627      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.578 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 4.358      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.738 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.196      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.081      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.893 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 4.041      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 95.994 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.940      ;
; 96.004 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.928      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.011 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.921      ;
; 96.012 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.920      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.168 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.764      ;
; 96.180 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.752      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.267 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.665      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.654      ;
; 96.366 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 3.568      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.380 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.556      ;
; 96.382 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.550      ;
; 96.427 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.505      ;
; 96.497 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.063     ; 3.435      ;
; 96.508 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.059     ; 3.428      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.374 ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_servo_controller:rra_servo_lower|o_pwm_out     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.573 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.575 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.797      ;
; 0.582 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.584 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.802      ;
; 0.586 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.804      ;
; 0.587 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.587 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.805      ;
; 0.588 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.806      ;
; 0.592 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.595 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.813      ;
; 0.711 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.929      ;
; 0.721 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.939      ;
; 0.847 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.851 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.853 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.071      ;
; 0.860 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.864 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.864 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.082      ;
; 0.867 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.084      ;
; 0.869 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.086      ;
; 0.872 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.872 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.090      ;
; 0.874 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.875 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.875 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.093      ;
; 0.877 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.877 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.095      ;
; 0.879 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.097      ;
; 0.941 ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.159      ;
; 0.957 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.957 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.959 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.959 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.177      ;
; 0.961 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.963 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.963 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.181      ;
; 0.965 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.183      ;
; 0.971 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.189      ;
; 0.972 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.188      ;
; 0.973 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.191      ;
; 0.974 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.190      ;
; 0.974 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.974 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.192      ;
; 0.976 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.976 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.194      ;
; 0.979 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.197      ;
; 0.980 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.196      ;
; 0.981 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.198      ;
; 0.984 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.202      ;
; 0.984 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.200      ;
; 0.985 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.203      ;
; 0.986 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.204      ;
; 0.986 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.202      ;
; 0.987 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.987 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.205      ;
; 0.989 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.207      ;
; 0.996 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.214      ;
; 1.069 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.069 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.287      ;
; 1.071 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.289      ;
; 1.071 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.289      ;
; 1.073 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.291      ;
; 1.075 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.293      ;
; 1.077 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.293      ;
; 1.079 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.295      ;
; 1.083 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.301      ;
; 1.084 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.300      ;
; 1.085 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.303      ;
; 1.086 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.302      ;
; 1.086 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.304      ;
; 1.086 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.304      ;
; 1.088 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.306      ;
; 1.088 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.306      ;
; 1.092 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.308      ;
; 1.093 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.309      ;
; 1.094 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.310      ;
; 1.095 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.313      ;
; 1.095 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.311      ;
; 1.096 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.314      ;
; 1.096 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.312      ;
; 1.098 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.314      ;
; 1.099 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.317      ;
; 1.101 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.319      ;
; 1.106 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.324      ;
; 1.108 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.326      ;
; 1.171 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.389      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.166 ; 10.166       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.753 ; 49.969       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.755 ; 49.971       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.756 ; 49.972       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.756 ; 49.972       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.756 ; 49.972       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.756 ; 49.972       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.842 ; 50.026       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.845 ; 50.029       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.845 ; 50.029       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.845 ; 50.029       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.845 ; 50.029       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.846 ; 50.030       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[0]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[10]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[11]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[12]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[13]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[14]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[15]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[16]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[17]|clk                                                    ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[1]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[2]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[3]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[4]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[5]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[6]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[7]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[8]|clk                                                     ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[9]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|o_pwm_out|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_out|clk                                                          ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[8]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[9]|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[4]|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[5]|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[6]|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[7]|clk                                                        ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[0]|clk                                                        ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[1]|clk                                                        ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[2]|clk                                                        ;
; 49.996 ; 49.996       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[3]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[0]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[1]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[2]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[3]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[4]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[5]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[6]|clk                                                        ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[7]|clk                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; rst           ; clk        ; 5.957 ; 6.447 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; 4.281 ; 4.715 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; 3.760 ; 4.171 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; 4.281 ; 4.715 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; 4.013 ; 4.417 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; 3.738 ; 4.161 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; 4.120 ; 4.540 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; 3.972 ; 4.371 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; 4.176 ; 4.598 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; 4.137 ; 4.556 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; 4.152 ; 4.578 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; 4.167 ; 4.609 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; rst           ; clk        ; -3.963 ; -4.410 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; -3.068 ; -3.482 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; -3.090 ; -3.492 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; -3.591 ; -4.015 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; -3.332 ; -3.728 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; -3.068 ; -3.482 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; -3.439 ; -3.848 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; -3.298 ; -3.686 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; -3.494 ; -3.904 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; -3.456 ; -3.863 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; -3.471 ; -3.885 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; -3.485 ; -3.914 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 5.039 ; 5.005 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 4.544 ; 4.506 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                    ;
+------------+-----------------+----------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note ;
+------------+-----------------+----------------------------------------------------------------+------+
; 112.44 MHz ; 112.44 MHz      ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 91.106 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 9.790  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.746 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 91.106 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 8.815      ;
; 91.863 ; rra_servo_controller:rra_servo_lower|target[5]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 8.055      ;
; 91.864 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 8.054      ;
; 91.887 ; rra_servo_controller:rra_servo_lower|target[6]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 8.031      ;
; 92.005 ; rra_servo_controller:rra_servo_lower|target[7]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 7.913      ;
; 92.163 ; rra_servo_controller:rra_servo_lower|target[2]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 7.758      ;
; 92.415 ; rra_servo_controller:rra_servo_lower|target[0]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 7.506      ;
; 92.459 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 7.462      ;
; 93.979 ; rra_servo_controller:rra_servo_lower|target[8]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 5.955      ;
; 94.034 ; rra_servo_controller:rra_servo_lower|target[9]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.061     ; 5.900      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.003 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.938      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.135 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.805      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.250 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.691      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.278 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.662      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.363 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.577      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.377 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.563      ;
; 96.441 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.499      ;
; 96.449 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.491      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.520 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.420      ;
; 96.599 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.341      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.605 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.335      ;
; 96.683 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.257      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.709 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.232      ;
; 96.717 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.224      ;
; 96.787 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.153      ;
; 96.830 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.055     ; 3.110      ;
; 96.833 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.108      ;
; 96.833 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.054     ; 3.108      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.339 ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_servo_controller:rra_servo_lower|o_pwm_out     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.514 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.516 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.525 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.723      ;
; 0.526 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.526 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.724      ;
; 0.528 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.726      ;
; 0.531 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.731      ;
; 0.648 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.846      ;
; 0.661 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.859      ;
; 0.759 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.764 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.767 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.771 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.969      ;
; 0.771 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.774 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.774 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.973      ;
; 0.774 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.775 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.973      ;
; 0.777 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.975      ;
; 0.778 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.977      ;
; 0.780 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.781 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.979      ;
; 0.782 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.980      ;
; 0.784 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.982      ;
; 0.848 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.853 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.052      ;
; 0.853 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.855 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.860 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.058      ;
; 0.860 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.059      ;
; 0.860 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.058      ;
; 0.861 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.861 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.060      ;
; 0.863 ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.863 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.062      ;
; 0.863 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.864 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.062      ;
; 0.867 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.065      ;
; 0.868 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.067      ;
; 0.868 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.066      ;
; 0.870 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.870 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.069      ;
; 0.870 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.068      ;
; 0.871 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.069      ;
; 0.873 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.875 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.073      ;
; 0.877 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.075      ;
; 0.878 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.076      ;
; 0.893 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.091      ;
; 0.905 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.103      ;
; 0.944 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.944 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.143      ;
; 0.949 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.147      ;
; 0.950 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.148      ;
; 0.951 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.951 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.150      ;
; 0.953 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.956 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 0.956 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.154      ;
; 0.957 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.155      ;
; 0.957 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.957 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.156      ;
; 0.959 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.157      ;
; 0.960 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.158      ;
; 0.960 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.158      ;
; 0.963 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.161      ;
; 0.964 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.964 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.163      ;
; 0.964 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.162      ;
; 0.966 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 0.966 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.164      ;
; 0.967 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.967 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.165      ;
; 0.971 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.169      ;
; 0.974 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.172      ;
; 0.982 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.180      ;
; 0.994 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.192      ;
; 1.001 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.199      ;
; 1.040 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.239      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 9.862  ; 9.862        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.137 ; 10.137       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.163 ; 10.163       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 10.207 ; 10.207       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.207 ; 10.207       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.746 ; 49.962       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.749 ; 49.965       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.751 ; 49.967       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.752 ; 49.968       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.847 ; 50.031       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.848 ; 50.032       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.848 ; 50.032       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.849 ; 50.033       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.853 ; 50.037       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|o_pwm_out|clk                                                        ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_out|clk                                                          ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[10]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[11]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[12]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[13]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[14]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[15]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[16]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[17]|clk                                                    ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[9]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[0]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[1]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[2]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[3]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[4]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[5]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[6]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[7]|clk                                                     ;
; 49.989 ; 49.989       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[8]|clk                                                     ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[8]|clk                                                        ;
; 49.991 ; 49.991       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[9]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[0]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[1]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[2]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[3]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[4]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[5]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[6]|clk                                                        ;
; 49.992 ; 49.992       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[7]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[0]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[1]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[2]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[3]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[4]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[5]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[6]|clk                                                        ;
; 50.007 ; 50.007       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[7]|clk                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; rst           ; clk        ; 5.243 ; 5.657 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; 3.724 ; 4.068 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; 3.236 ; 3.586 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; 3.724 ; 4.068 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; 3.465 ; 3.803 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; 3.219 ; 3.573 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; 3.567 ; 3.917 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; 3.445 ; 3.761 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; 3.622 ; 3.982 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; 3.590 ; 3.950 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; 3.604 ; 3.967 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; 3.614 ; 3.972 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; rst           ; clk        ; -3.457 ; -3.809 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; -2.628 ; -2.974 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; -2.646 ; -2.987 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; -3.114 ; -3.451 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; -2.865 ; -3.196 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; -2.628 ; -2.974 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; -2.966 ; -3.306 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; -2.849 ; -3.157 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; -3.019 ; -3.369 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; -2.989 ; -3.339 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; -3.004 ; -3.356 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; -3.013 ; -3.361 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 4.905 ; 4.787 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 4.463 ; 4.345 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 94.169 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.194 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; clk                                                            ; 9.588  ; 0.000         ;
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 49.783 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 94.169 ; rra_servo_controller:rra_servo_lower|target[3]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 5.766      ;
; 94.716 ; rra_servo_controller:rra_servo_lower|target[4]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 5.218      ;
; 94.731 ; rra_servo_controller:rra_servo_lower|target[5]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 5.203      ;
; 94.755 ; rra_servo_controller:rra_servo_lower|target[6]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 5.179      ;
; 94.822 ; rra_servo_controller:rra_servo_lower|target[7]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.053     ; 5.112      ;
; 94.930 ; rra_servo_controller:rra_servo_lower|target[2]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 5.005      ;
; 95.097 ; rra_servo_controller:rra_servo_lower|target[0]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 4.838      ;
; 95.111 ; rra_servo_controller:rra_servo_lower|target[1]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.052     ; 4.824      ;
; 96.093 ; rra_servo_controller:rra_servo_lower|target[8]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 3.851      ;
; 96.152 ; rra_servo_controller:rra_servo_lower|target[9]     ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.043     ; 3.792      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.543 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 2.411      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.628 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.324      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.696 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.256      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.708 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.244      ;
; 97.734 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 2.217      ;
; 97.740 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 2.211      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.762 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.035     ; 2.190      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.781 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.169      ;
; 97.827 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 2.124      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.861 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.089      ;
; 97.879 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 2.072      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.915 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.037     ; 2.035      ;
; 97.962 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.989      ;
; 97.990 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.961      ;
; 97.994 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.034     ; 1.959      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.000 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.033     ; 1.954      ;
; 98.025 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.926      ;
; 98.053 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.036     ; 1.898      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; rra_servo_controller:rra_servo_lower|pwm_out       ; rra_servo_controller:rra_servo_lower|o_pwm_out     ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.430      ;
; 0.314 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.314 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.314 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.433      ;
; 0.316 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.316 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.435      ;
; 0.318 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.318 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.377 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.496      ;
; 0.383 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.502      ;
; 0.456 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.459 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.463 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.469 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.587      ;
; 0.472 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.590      ;
; 0.474 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.474 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.593      ;
; 0.475 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.475 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.594      ;
; 0.476 ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.595      ;
; 0.477 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.477 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.596      ;
; 0.487 ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.606      ;
; 0.519 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.519 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.523 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.642      ;
; 0.525 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.645      ;
; 0.528 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.531 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.648      ;
; 0.531 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.531 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.650      ;
; 0.532 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.653      ;
; 0.535 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.653      ;
; 0.538 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.538 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.656      ;
; 0.540 ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.540 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.657      ;
; 0.540 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.659      ;
; 0.541 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.543 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.660      ;
; 0.543 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.585 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.585 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; rra_servo_controller:rra_servo_lower|pwm_count[3]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.588 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.707      ;
; 0.589 ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.708      ;
; 0.591 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.708      ;
; 0.591 ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.594 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.711      ;
; 0.594 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.594 ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.711      ;
; 0.595 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.714      ;
; 0.597 ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.714      ;
; 0.597 ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.597 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[5]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.716      ;
; 0.598 ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.598 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.717      ;
; 0.600 ; rra_servo_controller:rra_servo_lower|pwm_count[0]  ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.719      ;
; 0.601 ; rra_servo_controller:rra_servo_lower|pwm_count[2]  ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[13] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.719      ;
; 0.603 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[9]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.720      ;
; 0.604 ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_servo_controller:rra_servo_lower|pwm_count[17] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; rra_servo_controller:rra_servo_lower|pwm_count[8]  ; rra_servo_controller:rra_servo_lower|pwm_count[14] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.722      ;
; 0.606 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[11] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.723      ;
; 0.606 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[15] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.725      ;
; 0.606 ; rra_servo_controller:rra_servo_lower|pwm_count[4]  ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.723      ;
; 0.609 ; rra_servo_controller:rra_servo_lower|pwm_count[6]  ; rra_servo_controller:rra_servo_lower|pwm_count[12] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.726      ;
; 0.609 ; rra_servo_controller:rra_servo_lower|pwm_count[10] ; rra_servo_controller:rra_servo_lower|pwm_count[16] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.728      ;
; 0.651 ; rra_servo_controller:rra_servo_lower|pwm_count[1]  ; rra_servo_controller:rra_servo_lower|pwm_count[7]  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.770      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                              ;
; 9.630  ; 9.630        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                              ;
; 10.370 ; 10.370       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                              ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                          ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.784 ; 50.000       ; 0.216          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[0]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[1]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[2]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[3]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[4]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[5]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[6]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[7]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[8]                                    ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[0]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[1]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[2]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[3]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[4]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[5]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[6]                                       ;
; 49.813 ; 49.997       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[7]                                       ;
; 49.814 ; 49.998       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[8]                                       ;
; 49.814 ; 49.998       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|target[9]                                       ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|o_pwm_out                                       ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[10]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[11]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[12]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[13]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[14]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[15]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[16]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[17]                                   ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_count[9]                                    ;
; 49.815 ; 49.999       ; 0.184          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_controller:rra_servo_lower|pwm_out                                         ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[0]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[1]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[2]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[3]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[4]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[5]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[6]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[7]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[8]|clk                                                     ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[0]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[1]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[2]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[3]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[4]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[5]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[6]|clk                                                        ;
; 49.993 ; 49.993       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[7]|clk                                                        ;
; 49.994 ; 49.994       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[8]|clk                                                        ;
; 49.994 ; 49.994       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|target[9]|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|o_pwm_out|clk                                                        ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[10]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[11]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[12]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[13]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[14]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[15]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[16]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[17]|clk                                                    ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[9]|clk                                                     ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_out|clk                                                          ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 49.997 ; 49.997       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 50.003 ; 50.003       ; 0.000          ; Low Pulse Width  ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|o_pwm_out|clk                                                        ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[10]|clk                                                    ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[11]|clk                                                    ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[12]|clk                                                    ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[13]|clk                                                    ;
; 50.005 ; 50.005       ; 0.000          ; High Pulse Width ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; rra_servo_lower|pwm_count[14]|clk                                                    ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; rst           ; clk        ; 3.455 ; 4.076 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; 2.499 ; 3.089 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; 2.186 ; 2.742 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; 2.499 ; 3.089 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; 2.312 ; 2.891 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; 2.169 ; 2.732 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; 2.377 ; 2.958 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; 2.277 ; 2.847 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; 2.406 ; 3.001 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; 2.393 ; 2.976 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; 2.408 ; 2.996 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; 2.407 ; 3.000 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; rst           ; clk        ; -2.304 ; -2.923 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; -1.780 ; -2.336 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; -1.797 ; -2.346 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; -2.098 ; -2.680 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; -1.919 ; -2.489 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; -1.780 ; -2.336 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; -1.979 ; -2.554 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; -1.883 ; -2.447 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; -2.007 ; -2.595 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; -1.994 ; -2.571 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; -2.009 ; -2.591 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; -2.008 ; -2.594 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 3.079 ; 3.207 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 2.784 ; 2.904 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; 90.023 ; 0.194 ; N/A      ; N/A     ; 9.588               ;
;  clk                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.588               ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 90.023 ; 0.194 ; N/A      ; N/A     ; 49.746              ;
; Design-wide TNS                                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+
; rst           ; clk        ; 5.957 ; 6.447 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; 4.281 ; 4.715 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; 3.760 ; 4.171 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; 4.281 ; 4.715 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; 4.013 ; 4.417 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; 3.738 ; 4.161 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; 4.120 ; 4.540 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; 3.972 ; 4.371 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; 4.176 ; 4.598 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; 4.137 ; 4.556 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; 4.152 ; 4.578 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; 4.167 ; 4.609 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+
; rst           ; clk        ; -2.304 ; -2.923 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
; servo_pos[*]  ; clk        ; -1.780 ; -2.336 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[0] ; clk        ; -1.797 ; -2.346 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[1] ; clk        ; -2.098 ; -2.680 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[2] ; clk        ; -1.919 ; -2.489 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[3] ; clk        ; -1.780 ; -2.336 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[4] ; clk        ; -1.979 ; -2.554 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[5] ; clk        ; -1.883 ; -2.447 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[6] ; clk        ; -2.007 ; -2.595 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[7] ; clk        ; -1.994 ; -2.571 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[8] ; clk        ; -2.009 ; -2.591 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
;  servo_pos[9] ; clk        ; -2.008 ; -2.594 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 5.039 ; 5.005 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                        ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+
; pwm_out   ; clk        ; 2.784 ; 2.904 ; Rise       ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwm_out       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pwm_out_i     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; speed[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; speed[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; servo_pos[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_out       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; pwm_out_i     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwm_out       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; pwm_out_i     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 7748     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] ; 7748     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Mar 20 22:43:48 2016
Info: Command: quartus_sta Servo_Test -c Servo_Test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Servo_Test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]} {rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 90.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    90.023               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.374               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.829               0.000 clk 
    Info (332119):    49.752               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 91.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    91.106               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.790               0.000 clk 
    Info (332119):    49.746               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 94.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    94.169               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.588               0.000 clk 
    Info (332119):    49.783               0.000 rra_clk_10mhz_10kh|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Sun Mar 20 22:43:51 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


