# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU.srcs/sources_1/new/ULA.vhd" \
"../../../../CPU.srcs/sources_1/new/registrador.vhd" \
"../../../../CPU.srcs/sources_1/new/register_file.vhd" \
"../../../../CPU.srcs/sources_1/new/mux.vhd" \
"../../../../CPU.srcs/sources_1/new/datapath.vhd" \
"../../../../CPU.srcs/sources_1/new/fsm.vhd" \
"../../../../CPU.srcs/sources_1/new/tb_full.vhd" \

# Do not sort compile order
nosort
