Classic Timing Analyzer report for SSWafn
Wed Mar 18 17:31:33 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk25MHZ'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                       ; To                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 11.755 ns                                      ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]                          ; led[1]                                                                            ; clk25MHZ   ; --       ; 0            ;
; Clock Setup: 'clk25MHZ'      ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg3 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2] ; clk25MHZ   ; clk25MHZ ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                            ;                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8F256C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk25MHZ        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk25MHZ'                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; 245.82 MHz ( period = 4.068 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.804 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[3]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[3]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[3]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[4]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[4]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[4]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[5]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[5]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[5]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[6]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[6]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[6]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg3 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[0]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg3 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[1]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg0 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg2 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg3 ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2]                          ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.641 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 252.78 MHz ( period = 3.956 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 263.64 MHz ( period = 3.793 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 263.64 MHz ( period = 3.793 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 263.64 MHz ( period = 3.793 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 263.64 MHz ( period = 3.793 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 3.387 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[1]                          ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg1 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.873 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[2]                          ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg2 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.867 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[2]                             ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg2 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.856 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[1]                             ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg1 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.851 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]                             ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg0 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.835 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[3]                             ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|ram_block1a0~porta_address_reg3 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.830 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                              ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                              ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; rom_p1:inst|altsyncram:altsyncram_component|altsyncram_pu61:auto_generated|q_a[0]                          ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|ram_block1a0~porta_address_reg0 ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                              ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[0]                              ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                              ; del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]                              ; clk25MHZ   ; clk25MHZ ; None                        ; None                      ; 0.751 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                              ; To     ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 11.755 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1] ; led[1] ; clk25MHZ   ;
; N/A   ; None         ; 11.464 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[6] ; led[6] ; clk25MHZ   ;
; N/A   ; None         ; 11.445 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[0] ; led[0] ; clk25MHZ   ;
; N/A   ; None         ; 11.179 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[4] ; led[4] ; clk25MHZ   ;
; N/A   ; None         ; 11.041 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[5] ; led[5] ; clk25MHZ   ;
; N/A   ; None         ; 11.028 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[2] ; led[2] ; clk25MHZ   ;
; N/A   ; None         ; 11.025 ns  ; rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[3] ; led[3] ; clk25MHZ   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Mar 18 17:31:33 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSWafn -c SSWafn --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk25MHZ" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]" as buffer
Info: Clock "clk25MHZ" has Internal fmax of 245.82 MHz between source register "cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]" and destination register "cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]" (period= 4.068 ns)
    Info: + Longest register to register delay is 3.804 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y15_N13; Fanout = 4; REG Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.473 ns) + CELL(0.621 ns) = 1.094 ns; Loc. = LCCOMB_X17_Y15_N12; Fanout = 2; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.190 ns) = 1.284 ns; Loc. = LCCOMB_X17_Y15_N14; Fanout = 2; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.370 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 2; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.456 ns; Loc. = LCCOMB_X17_Y15_N18; Fanout = 1; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|counter_comb_bita3~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.962 ns; Loc. = LCCOMB_X17_Y15_N20; Fanout = 1; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|counter_comb_bita3~2'
        Info: 7: + IC(0.378 ns) + CELL(0.319 ns) = 2.659 ns; Loc. = LCCOMB_X17_Y15_N2; Fanout = 4; COMB Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|cout_actual'
        Info: 8: + IC(0.323 ns) + CELL(0.822 ns) = 3.804 ns; Loc. = LCFF_X17_Y15_N13; Fanout = 4; REG Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.630 ns ( 69.14 % )
        Info: Total interconnect delay = 1.174 ns ( 30.86 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk25MHZ" to destination register is 5.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_H6; Fanout = 2; CLK Node = 'clk25MHZ'
            Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.516 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 2; REG Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]'
            Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 4.341 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]~clkctrl'
            Info: 4: + IC(0.932 ns) + CELL(0.666 ns) = 5.939 ns; Loc. = LCFF_X17_Y15_N13; Fanout = 4; REG Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.571 ns ( 43.29 % )
            Info: Total interconnect delay = 3.368 ns ( 56.71 % )
        Info: - Longest clock path from clock "clk25MHZ" to source register is 5.939 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_H6; Fanout = 2; CLK Node = 'clk25MHZ'
            Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.516 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 2; REG Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]'
            Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 4.341 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]~clkctrl'
            Info: 4: + IC(0.932 ns) + CELL(0.666 ns) = 5.939 ns; Loc. = LCFF_X17_Y15_N13; Fanout = 4; REG Node = 'cunt:inst2|lpm_counter:lpm_counter_component|cntr_70j:auto_generated|safe_q[0]'
            Info: Total cell delay = 2.571 ns ( 43.29 % )
            Info: Total interconnect delay = 3.368 ns ( 56.71 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk25MHZ" to destination pin "led[1]" through memory "rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]" is 11.755 ns
    Info: + Longest clock path from clock "clk25MHZ" to source memory is 6.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_H6; Fanout = 2; CLK Node = 'clk25MHZ'
        Info: 2: + IC(1.611 ns) + CELL(0.970 ns) = 3.516 ns; Loc. = LCFF_X1_Y9_N31; Fanout = 2; REG Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]'
        Info: 3: + IC(0.825 ns) + CELL(0.000 ns) = 4.341 ns; Loc. = CLKCTRL_G3; Fanout = 21; COMB Node = 'del:inst3|lpm_counter:lpm_counter_component|cntr_amh:auto_generated|safe_q[1]~clkctrl'
        Info: 4: + IC(0.845 ns) + CELL(0.815 ns) = 6.001 ns; Loc. = M4K_X11_Y14; Fanout = 1; MEM Node = 'rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]'
        Info: Total cell delay = 2.720 ns ( 45.33 % )
        Info: Total interconnect delay = 3.281 ns ( 54.67 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 5.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X11_Y14; Fanout = 1; MEM Node = 'rom_2:inst1|altsyncram:altsyncram_component|altsyncram_vu61:auto_generated|q_a[1]'
        Info: 2: + IC(2.189 ns) + CELL(3.196 ns) = 5.494 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'led[1]'
        Info: Total cell delay = 3.305 ns ( 60.16 % )
        Info: Total interconnect delay = 2.189 ns ( 39.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Wed Mar 18 17:31:33 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


