ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB44:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE BEGIN PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* USER CODE END PV */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  52:Core/Src/main.c **** void SystemClock_Config(void);
  53:Core/Src/main.c **** static void MX_GPIO_Init(void);
  54:Core/Src/main.c **** static void MX_I2C1_Init(void);
  55:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  56:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PFP */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  61:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END 0 */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /**
  66:Core/Src/main.c ****   * @brief  The application entry point.
  67:Core/Src/main.c ****   * @retval int
  68:Core/Src/main.c ****   */
  69:Core/Src/main.c **** int main(void)
  70:Core/Src/main.c **** {
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_I2C1_Init();
  95:Core/Src/main.c ****   MX_LPUART1_UART_Init();
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   uint8_t data[2] = {0x02, 0x00};
  99:Core/Src/main.c ****   data[0] = 0x02;
 100:Core/Src/main.c ****   data[1] = 0x00;
 101:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 102:Core/Src/main.c ****   HAL_Delay(5);
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 112:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, "setting led\n\r", 14, 100);
 113:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****     for (uint8_t step = 0; step < 0x80; ++step) {
 116:Core/Src/main.c ****       data[0] = 0x00;
 117:Core/Src/main.c ****       data[1] = step;
 118:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 119:Core/Src/main.c ****       HAL_Delay(50);
 120:Core/Src/main.c ****     }
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, "unsetting led\n\r", 16, 100);
 123:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 124:Core/Src/main.c **** 
 125:Core/Src/main.c ****     for (uint8_t step = 0x7F; step <= 0x7F && step >= 0; --step) {
 126:Core/Src/main.c ****       data[0] = 0x00;
 127:Core/Src/main.c ****       data[1] = step;
 128:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 129:Core/Src/main.c ****       HAL_Delay(50);
 130:Core/Src/main.c ****     }
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****   * @brief System Clock Configuration
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** void SystemClock_Config(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 146:Core/Src/main.c ****   */
 147:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 4


 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 150:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 151:Core/Src/main.c ****   */
 152:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 153:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 154:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 156:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 157:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 158:Core/Src/main.c ****   {
 159:Core/Src/main.c ****     Error_Handler();
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 163:Core/Src/main.c ****   */
 164:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 165:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 166:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 167:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 169:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 172:Core/Src/main.c ****   {
 173:Core/Src/main.c ****     Error_Handler();
 174:Core/Src/main.c ****   }
 175:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1;
 176:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 177:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 178:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c **** }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c **** /**
 185:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 186:Core/Src/main.c ****   * @param None
 187:Core/Src/main.c ****   * @retval None
 188:Core/Src/main.c ****   */
 189:Core/Src/main.c **** static void MX_I2C1_Init(void)
 190:Core/Src/main.c **** {
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 199:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 200:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00000708;
 201:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 80;
 202:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 203:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 204:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 5


 205:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 206:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 207:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 208:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 209:Core/Src/main.c ****   {
 210:Core/Src/main.c ****     Error_Handler();
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /** Configure Analogue filter
 214:Core/Src/main.c ****   */
 215:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 216:Core/Src/main.c ****   {
 217:Core/Src/main.c ****     Error_Handler();
 218:Core/Src/main.c ****   }
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /** Configure Digital filter
 221:Core/Src/main.c ****   */
 222:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 234:Core/Src/main.c ****   * @param None
 235:Core/Src/main.c ****   * @retval None
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 238:Core/Src/main.c **** {
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 247:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 248:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 249:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 250:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 251:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 252:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 253:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 254:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 255:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 256:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
 260:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 261:Core/Src/main.c **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 6


 262:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** }
 265:Core/Src/main.c **** 
 266:Core/Src/main.c **** /**
 267:Core/Src/main.c ****   * @brief GPIO Initialization Function
 268:Core/Src/main.c ****   * @param None
 269:Core/Src/main.c ****   * @retval None
 270:Core/Src/main.c ****   */
 271:Core/Src/main.c **** static void MX_GPIO_Init(void)
 272:Core/Src/main.c **** {
  26              		.loc 1 272 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              		.cfi_def_cfa_offset 12
  32              		.cfi_offset 4, -12
  33              		.cfi_offset 5, -8
  34              		.cfi_offset 14, -4
  35 0002 89B0     		sub	sp, sp, #36
  36              		.cfi_def_cfa_offset 48
 273:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  37              		.loc 1 273 3 view .LVU1
  38              		.loc 1 273 20 is_stmt 0 view .LVU2
  39 0004 1422     		movs	r2, #20
  40 0006 0021     		movs	r1, #0
  41 0008 03A8     		add	r0, sp, #12
  42 000a FFF7FEFF 		bl	memset
  43              	.LVL0:
 274:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 275:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 278:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  44              		.loc 1 278 3 is_stmt 1 view .LVU3
  45              	.LBB4:
  46              		.loc 1 278 3 view .LVU4
  47              		.loc 1 278 3 view .LVU5
  48 000e 114B     		ldr	r3, .L2
  49 0010 DA6A     		ldr	r2, [r3, #44]
  50 0012 0124     		movs	r4, #1
  51 0014 2243     		orrs	r2, r4
  52 0016 DA62     		str	r2, [r3, #44]
  53              		.loc 1 278 3 view .LVU6
  54 0018 DA6A     		ldr	r2, [r3, #44]
  55 001a 2240     		ands	r2, r4
  56 001c 0192     		str	r2, [sp, #4]
  57              		.loc 1 278 3 view .LVU7
  58 001e 019A     		ldr	r2, [sp, #4]
  59              	.LBE4:
  60              		.loc 1 278 3 view .LVU8
 279:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  61              		.loc 1 279 3 view .LVU9
  62              	.LBB5:
  63              		.loc 1 279 3 view .LVU10
  64              		.loc 1 279 3 view .LVU11
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 7


  65 0020 D96A     		ldr	r1, [r3, #44]
  66 0022 0222     		movs	r2, #2
  67 0024 1143     		orrs	r1, r2
  68 0026 D962     		str	r1, [r3, #44]
  69              		.loc 1 279 3 view .LVU12
  70 0028 DB6A     		ldr	r3, [r3, #44]
  71 002a 1A40     		ands	r2, r3
  72 002c 0292     		str	r2, [sp, #8]
  73              		.loc 1 279 3 view .LVU13
  74 002e 029B     		ldr	r3, [sp, #8]
  75              	.LBE5:
  76              		.loc 1 279 3 view .LVU14
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 282:Core/Src/main.c ****   HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
  77              		.loc 1 282 3 view .LVU15
  78 0030 094D     		ldr	r5, .L2+4
  79 0032 0022     		movs	r2, #0
  80 0034 0121     		movs	r1, #1
  81 0036 2800     		movs	r0, r5
  82 0038 FFF7FEFF 		bl	HAL_GPIO_WritePin
  83              	.LVL1:
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /*Configure GPIO pin : LED_Pin */
 285:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED_Pin;
  84              		.loc 1 285 3 view .LVU16
  85              		.loc 1 285 23 is_stmt 0 view .LVU17
  86 003c 0394     		str	r4, [sp, #12]
 286:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  87              		.loc 1 286 3 is_stmt 1 view .LVU18
  88              		.loc 1 286 24 is_stmt 0 view .LVU19
  89 003e 0494     		str	r4, [sp, #16]
 287:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  90              		.loc 1 287 3 is_stmt 1 view .LVU20
  91              		.loc 1 287 24 is_stmt 0 view .LVU21
  92 0040 0023     		movs	r3, #0
  93 0042 0593     		str	r3, [sp, #20]
 288:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  94              		.loc 1 288 3 is_stmt 1 view .LVU22
  95              		.loc 1 288 25 is_stmt 0 view .LVU23
  96 0044 0693     		str	r3, [sp, #24]
 289:Core/Src/main.c ****   HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
  97              		.loc 1 289 3 is_stmt 1 view .LVU24
  98 0046 03A9     		add	r1, sp, #12
  99 0048 2800     		movs	r0, r5
 100 004a FFF7FEFF 		bl	HAL_GPIO_Init
 101              	.LVL2:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 292:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 293:Core/Src/main.c **** }
 102              		.loc 1 293 1 is_stmt 0 view .LVU25
 103 004e 09B0     		add	sp, sp, #36
 104              		@ sp needed
 105 0050 30BD     		pop	{r4, r5, pc}
 106              	.L3:
 107 0052 C046     		.align	2
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 8


 108              	.L2:
 109 0054 00100240 		.word	1073876992
 110 0058 00040050 		.word	1342178304
 111              		.cfi_endproc
 112              	.LFE44:
 114              		.section	.text.Error_Handler,"ax",%progbits
 115              		.align	1
 116              		.global	Error_Handler
 117              		.syntax unified
 118              		.code	16
 119              		.thumb_func
 121              	Error_Handler:
 122              	.LFB45:
 294:Core/Src/main.c **** 
 295:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c **** /* USER CODE END 4 */
 298:Core/Src/main.c **** 
 299:Core/Src/main.c **** /**
 300:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 301:Core/Src/main.c ****   * @retval None
 302:Core/Src/main.c ****   */
 303:Core/Src/main.c **** void Error_Handler(void)
 304:Core/Src/main.c **** {
 123              		.loc 1 304 1 is_stmt 1 view -0
 124              		.cfi_startproc
 125              		@ Volatile: function does not return.
 126              		@ args = 0, pretend = 0, frame = 0
 127              		@ frame_needed = 0, uses_anonymous_args = 0
 128              		@ link register save eliminated.
 305:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 306:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 307:Core/Src/main.c ****   __disable_irq();
 129              		.loc 1 307 3 view .LVU27
 130              	.LBB6:
 131              	.LBI6:
 132              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 9


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 10


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 11


 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 133              		.loc 2 140 27 view .LVU28
 134              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 135              		.loc 2 142 3 view .LVU29
 136              		.syntax divided
 137              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 138 0000 72B6     		cpsid i
 139              	@ 0 "" 2
 140              		.thumb
 141              		.syntax unified
 142              	.L5:
 143              	.LBE7:
 144              	.LBE6:
 308:Core/Src/main.c ****   while (1)
 145              		.loc 1 308 3 discriminator 1 view .LVU30
 309:Core/Src/main.c ****   {
 310:Core/Src/main.c ****   }
 146              		.loc 1 310 3 discriminator 1 view .LVU31
 308:Core/Src/main.c ****   while (1)
 147              		.loc 1 308 9 discriminator 1 view .LVU32
 148 0002 FEE7     		b	.L5
 149              		.cfi_endproc
 150              	.LFE45:
 152              		.section	.text.MX_I2C1_Init,"ax",%progbits
 153              		.align	1
 154              		.syntax unified
 155              		.code	16
 156              		.thumb_func
 158              	MX_I2C1_Init:
 159              	.LFB42:
 190:Core/Src/main.c **** 
 160              		.loc 1 190 1 view -0
 161              		.cfi_startproc
 162              		@ args = 0, pretend = 0, frame = 0
 163              		@ frame_needed = 0, uses_anonymous_args = 0
 164 0000 10B5     		push	{r4, lr}
 165              		.cfi_def_cfa_offset 8
 166              		.cfi_offset 4, -8
 167              		.cfi_offset 14, -4
 199:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00000708;
 168              		.loc 1 199 3 view .LVU34
 199:Core/Src/main.c ****   hi2c1.Init.Timing = 0x00000708;
 169              		.loc 1 199 18 is_stmt 0 view .LVU35
 170 0002 1348     		ldr	r0, .L13
 171 0004 134B     		ldr	r3, .L13+4
 172 0006 0360     		str	r3, [r0]
 200:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 80;
 173              		.loc 1 200 3 is_stmt 1 view .LVU36
 200:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 80;
 174              		.loc 1 200 21 is_stmt 0 view .LVU37
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 12


 175 0008 E123     		movs	r3, #225
 176 000a DB00     		lsls	r3, r3, #3
 177 000c 4360     		str	r3, [r0, #4]
 201:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 178              		.loc 1 201 3 is_stmt 1 view .LVU38
 201:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 179              		.loc 1 201 26 is_stmt 0 view .LVU39
 180 000e 5023     		movs	r3, #80
 181 0010 8360     		str	r3, [r0, #8]
 202:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 182              		.loc 1 202 3 is_stmt 1 view .LVU40
 202:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 183              		.loc 1 202 29 is_stmt 0 view .LVU41
 184 0012 4F3B     		subs	r3, r3, #79
 185 0014 C360     		str	r3, [r0, #12]
 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 186              		.loc 1 203 3 is_stmt 1 view .LVU42
 203:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 187              		.loc 1 203 30 is_stmt 0 view .LVU43
 188 0016 0023     		movs	r3, #0
 189 0018 0361     		str	r3, [r0, #16]
 204:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 190              		.loc 1 204 3 is_stmt 1 view .LVU44
 204:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 191              		.loc 1 204 26 is_stmt 0 view .LVU45
 192 001a 4361     		str	r3, [r0, #20]
 205:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 193              		.loc 1 205 3 is_stmt 1 view .LVU46
 205:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 194              		.loc 1 205 31 is_stmt 0 view .LVU47
 195 001c 8361     		str	r3, [r0, #24]
 206:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 196              		.loc 1 206 3 is_stmt 1 view .LVU48
 206:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 197              		.loc 1 206 30 is_stmt 0 view .LVU49
 198 001e C361     		str	r3, [r0, #28]
 207:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 199              		.loc 1 207 3 is_stmt 1 view .LVU50
 207:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 200              		.loc 1 207 28 is_stmt 0 view .LVU51
 201 0020 0362     		str	r3, [r0, #32]
 208:Core/Src/main.c ****   {
 202              		.loc 1 208 3 is_stmt 1 view .LVU52
 208:Core/Src/main.c ****   {
 203              		.loc 1 208 7 is_stmt 0 view .LVU53
 204 0022 FFF7FEFF 		bl	HAL_I2C_Init
 205              	.LVL3:
 208:Core/Src/main.c ****   {
 206              		.loc 1 208 6 view .LVU54
 207 0026 0028     		cmp	r0, #0
 208 0028 0CD1     		bne	.L10
 215:Core/Src/main.c ****   {
 209              		.loc 1 215 3 is_stmt 1 view .LVU55
 215:Core/Src/main.c ****   {
 210              		.loc 1 215 7 is_stmt 0 view .LVU56
 211 002a 0948     		ldr	r0, .L13
 212 002c 0021     		movs	r1, #0
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 13


 213 002e FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 214              	.LVL4:
 215:Core/Src/main.c ****   {
 215              		.loc 1 215 6 view .LVU57
 216 0032 0028     		cmp	r0, #0
 217 0034 08D1     		bne	.L11
 222:Core/Src/main.c ****   {
 218              		.loc 1 222 3 is_stmt 1 view .LVU58
 222:Core/Src/main.c ****   {
 219              		.loc 1 222 7 is_stmt 0 view .LVU59
 220 0036 0648     		ldr	r0, .L13
 221 0038 0021     		movs	r1, #0
 222 003a FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 223              	.LVL5:
 222:Core/Src/main.c ****   {
 224              		.loc 1 222 6 view .LVU60
 225 003e 0028     		cmp	r0, #0
 226 0040 04D1     		bne	.L12
 230:Core/Src/main.c **** 
 227              		.loc 1 230 1 view .LVU61
 228              		@ sp needed
 229 0042 10BD     		pop	{r4, pc}
 230              	.L10:
 210:Core/Src/main.c ****   }
 231              		.loc 1 210 5 is_stmt 1 view .LVU62
 232 0044 FFF7FEFF 		bl	Error_Handler
 233              	.LVL6:
 234              	.L11:
 217:Core/Src/main.c ****   }
 235              		.loc 1 217 5 view .LVU63
 236 0048 FFF7FEFF 		bl	Error_Handler
 237              	.LVL7:
 238              	.L12:
 224:Core/Src/main.c ****   }
 239              		.loc 1 224 5 view .LVU64
 240 004c FFF7FEFF 		bl	Error_Handler
 241              	.LVL8:
 242              	.L14:
 243              		.align	2
 244              	.L13:
 245 0050 00000000 		.word	hi2c1
 246 0054 00540040 		.word	1073763328
 247              		.cfi_endproc
 248              	.LFE42:
 250              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.code	16
 254              		.thumb_func
 256              	MX_LPUART1_UART_Init:
 257              	.LFB43:
 238:Core/Src/main.c **** 
 258              		.loc 1 238 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 0
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 14


 263              		.cfi_def_cfa_offset 8
 264              		.cfi_offset 4, -8
 265              		.cfi_offset 14, -4
 247:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 266              		.loc 1 247 3 view .LVU66
 247:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 19200;
 267              		.loc 1 247 21 is_stmt 0 view .LVU67
 268 0002 0B48     		ldr	r0, .L18
 269 0004 0B4B     		ldr	r3, .L18+4
 270 0006 0360     		str	r3, [r0]
 248:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 271              		.loc 1 248 3 is_stmt 1 view .LVU68
 248:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 272              		.loc 1 248 26 is_stmt 0 view .LVU69
 273 0008 9623     		movs	r3, #150
 274 000a DB01     		lsls	r3, r3, #7
 275 000c 4360     		str	r3, [r0, #4]
 249:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 276              		.loc 1 249 3 is_stmt 1 view .LVU70
 249:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 277              		.loc 1 249 28 is_stmt 0 view .LVU71
 278 000e 0023     		movs	r3, #0
 279 0010 8360     		str	r3, [r0, #8]
 250:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 280              		.loc 1 250 3 is_stmt 1 view .LVU72
 250:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 281              		.loc 1 250 26 is_stmt 0 view .LVU73
 282 0012 C360     		str	r3, [r0, #12]
 251:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 283              		.loc 1 251 3 is_stmt 1 view .LVU74
 251:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 284              		.loc 1 251 24 is_stmt 0 view .LVU75
 285 0014 0361     		str	r3, [r0, #16]
 252:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 286              		.loc 1 252 3 is_stmt 1 view .LVU76
 252:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 287              		.loc 1 252 22 is_stmt 0 view .LVU77
 288 0016 0C22     		movs	r2, #12
 289 0018 4261     		str	r2, [r0, #20]
 253:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 290              		.loc 1 253 3 is_stmt 1 view .LVU78
 253:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 291              		.loc 1 253 27 is_stmt 0 view .LVU79
 292 001a 8361     		str	r3, [r0, #24]
 254:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 293              		.loc 1 254 3 is_stmt 1 view .LVU80
 254:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 294              		.loc 1 254 32 is_stmt 0 view .LVU81
 295 001c 0362     		str	r3, [r0, #32]
 255:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 296              		.loc 1 255 3 is_stmt 1 view .LVU82
 255:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 297              		.loc 1 255 40 is_stmt 0 view .LVU83
 298 001e 4362     		str	r3, [r0, #36]
 256:Core/Src/main.c ****   {
 299              		.loc 1 256 3 is_stmt 1 view .LVU84
 256:Core/Src/main.c ****   {
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 15


 300              		.loc 1 256 7 is_stmt 0 view .LVU85
 301 0020 FFF7FEFF 		bl	HAL_UART_Init
 302              	.LVL9:
 256:Core/Src/main.c ****   {
 303              		.loc 1 256 6 view .LVU86
 304 0024 0028     		cmp	r0, #0
 305 0026 00D1     		bne	.L17
 264:Core/Src/main.c **** 
 306              		.loc 1 264 1 view .LVU87
 307              		@ sp needed
 308 0028 10BD     		pop	{r4, pc}
 309              	.L17:
 258:Core/Src/main.c ****   }
 310              		.loc 1 258 5 is_stmt 1 view .LVU88
 311 002a FFF7FEFF 		bl	Error_Handler
 312              	.LVL10:
 313              	.L19:
 314 002e C046     		.align	2
 315              	.L18:
 316 0030 00000000 		.word	hlpuart1
 317 0034 00480040 		.word	1073760256
 318              		.cfi_endproc
 319              	.LFE43:
 321              		.section	.text.SystemClock_Config,"ax",%progbits
 322              		.align	1
 323              		.global	SystemClock_Config
 324              		.syntax unified
 325              		.code	16
 326              		.thumb_func
 328              	SystemClock_Config:
 329              	.LFB41:
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 330              		.loc 1 140 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 96
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 00B5     		push	{lr}
 335              		.cfi_def_cfa_offset 4
 336              		.cfi_offset 14, -4
 337 0002 99B0     		sub	sp, sp, #100
 338              		.cfi_def_cfa_offset 104
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 339              		.loc 1 141 3 view .LVU90
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 340              		.loc 1 141 22 is_stmt 0 view .LVU91
 341 0004 3422     		movs	r2, #52
 342 0006 0021     		movs	r1, #0
 343 0008 0BA8     		add	r0, sp, #44
 344 000a FFF7FEFF 		bl	memset
 345              	.LVL11:
 142:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 346              		.loc 1 142 3 is_stmt 1 view .LVU92
 142:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 347              		.loc 1 142 22 is_stmt 0 view .LVU93
 348 000e 1422     		movs	r2, #20
 349 0010 0021     		movs	r1, #0
 350 0012 06A8     		add	r0, sp, #24
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 16


 351 0014 FFF7FEFF 		bl	memset
 352              	.LVL12:
 143:Core/Src/main.c **** 
 353              		.loc 1 143 3 is_stmt 1 view .LVU94
 143:Core/Src/main.c **** 
 354              		.loc 1 143 28 is_stmt 0 view .LVU95
 355 0018 1822     		movs	r2, #24
 356 001a 0021     		movs	r1, #0
 357 001c 6846     		mov	r0, sp
 358 001e FFF7FEFF 		bl	memset
 359              	.LVL13:
 147:Core/Src/main.c **** 
 360              		.loc 1 147 3 is_stmt 1 view .LVU96
 361 0022 1B49     		ldr	r1, .L27
 362 0024 0A68     		ldr	r2, [r1]
 363 0026 1B4B     		ldr	r3, .L27+4
 364 0028 1A40     		ands	r2, r3
 365 002a 8023     		movs	r3, #128
 366 002c 1B01     		lsls	r3, r3, #4
 367 002e 1343     		orrs	r3, r2
 368 0030 0B60     		str	r3, [r1]
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 369              		.loc 1 152 3 view .LVU97
 152:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 370              		.loc 1 152 36 is_stmt 0 view .LVU98
 371 0032 1023     		movs	r3, #16
 372 0034 0B93     		str	r3, [sp, #44]
 153:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 373              		.loc 1 153 3 is_stmt 1 view .LVU99
 153:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 374              		.loc 1 153 30 is_stmt 0 view .LVU100
 375 0036 0F3B     		subs	r3, r3, #15
 376 0038 1193     		str	r3, [sp, #68]
 154:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 377              		.loc 1 154 3 is_stmt 1 view .LVU101
 154:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 378              		.loc 1 154 41 is_stmt 0 view .LVU102
 379 003a 0023     		movs	r3, #0
 380 003c 1293     		str	r3, [sp, #72]
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 381              		.loc 1 155 3 is_stmt 1 view .LVU103
 155:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 382              		.loc 1 155 35 is_stmt 0 view .LVU104
 383 003e A022     		movs	r2, #160
 384 0040 1202     		lsls	r2, r2, #8
 385 0042 1392     		str	r2, [sp, #76]
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 386              		.loc 1 156 3 is_stmt 1 view .LVU105
 156:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 387              		.loc 1 156 34 is_stmt 0 view .LVU106
 388 0044 1493     		str	r3, [sp, #80]
 157:Core/Src/main.c ****   {
 389              		.loc 1 157 3 is_stmt 1 view .LVU107
 157:Core/Src/main.c ****   {
 390              		.loc 1 157 7 is_stmt 0 view .LVU108
 391 0046 0BA8     		add	r0, sp, #44
 392 0048 FFF7FEFF 		bl	HAL_RCC_OscConfig
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 17


 393              	.LVL14:
 157:Core/Src/main.c ****   {
 394              		.loc 1 157 6 view .LVU109
 395 004c 0028     		cmp	r0, #0
 396 004e 18D1     		bne	.L24
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 397              		.loc 1 164 3 is_stmt 1 view .LVU110
 164:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 398              		.loc 1 164 31 is_stmt 0 view .LVU111
 399 0050 0F23     		movs	r3, #15
 400 0052 0693     		str	r3, [sp, #24]
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 401              		.loc 1 166 3 is_stmt 1 view .LVU112
 166:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 402              		.loc 1 166 34 is_stmt 0 view .LVU113
 403 0054 0023     		movs	r3, #0
 404 0056 0793     		str	r3, [sp, #28]
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 405              		.loc 1 167 3 is_stmt 1 view .LVU114
 167:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 406              		.loc 1 167 35 is_stmt 0 view .LVU115
 407 0058 0893     		str	r3, [sp, #32]
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 408              		.loc 1 168 3 is_stmt 1 view .LVU116
 168:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 409              		.loc 1 168 36 is_stmt 0 view .LVU117
 410 005a 0993     		str	r3, [sp, #36]
 169:Core/Src/main.c **** 
 411              		.loc 1 169 3 is_stmt 1 view .LVU118
 169:Core/Src/main.c **** 
 412              		.loc 1 169 36 is_stmt 0 view .LVU119
 413 005c 0A93     		str	r3, [sp, #40]
 171:Core/Src/main.c ****   {
 414              		.loc 1 171 3 is_stmt 1 view .LVU120
 171:Core/Src/main.c ****   {
 415              		.loc 1 171 7 is_stmt 0 view .LVU121
 416 005e 0021     		movs	r1, #0
 417 0060 06A8     		add	r0, sp, #24
 418 0062 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 419              	.LVL15:
 171:Core/Src/main.c ****   {
 420              		.loc 1 171 6 view .LVU122
 421 0066 0028     		cmp	r0, #0
 422 0068 0DD1     		bne	.L25
 175:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 423              		.loc 1 175 3 is_stmt 1 view .LVU123
 175:Core/Src/main.c ****   PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 424              		.loc 1 175 38 is_stmt 0 view .LVU124
 425 006a 0C23     		movs	r3, #12
 426 006c 0093     		str	r3, [sp]
 176:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 427              		.loc 1 176 3 is_stmt 1 view .LVU125
 176:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 428              		.loc 1 176 39 is_stmt 0 view .LVU126
 429 006e 0023     		movs	r3, #0
 430 0070 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 18


 431              		.loc 1 177 3 is_stmt 1 view .LVU127
 177:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 432              		.loc 1 177 36 is_stmt 0 view .LVU128
 433 0072 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c ****   {
 434              		.loc 1 178 3 is_stmt 1 view .LVU129
 178:Core/Src/main.c ****   {
 435              		.loc 1 178 7 is_stmt 0 view .LVU130
 436 0074 6846     		mov	r0, sp
 437 0076 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 438              	.LVL16:
 178:Core/Src/main.c ****   {
 439              		.loc 1 178 6 view .LVU131
 440 007a 0028     		cmp	r0, #0
 441 007c 05D1     		bne	.L26
 182:Core/Src/main.c **** 
 442              		.loc 1 182 1 view .LVU132
 443 007e 19B0     		add	sp, sp, #100
 444              		@ sp needed
 445 0080 00BD     		pop	{pc}
 446              	.L24:
 159:Core/Src/main.c ****   }
 447              		.loc 1 159 5 is_stmt 1 view .LVU133
 448 0082 FFF7FEFF 		bl	Error_Handler
 449              	.LVL17:
 450              	.L25:
 173:Core/Src/main.c ****   }
 451              		.loc 1 173 5 view .LVU134
 452 0086 FFF7FEFF 		bl	Error_Handler
 453              	.LVL18:
 454              	.L26:
 180:Core/Src/main.c ****   }
 455              		.loc 1 180 5 view .LVU135
 456 008a FFF7FEFF 		bl	Error_Handler
 457              	.LVL19:
 458              	.L28:
 459 008e C046     		.align	2
 460              	.L27:
 461 0090 00700040 		.word	1073770496
 462 0094 FFE7FFFF 		.word	-6145
 463              		.cfi_endproc
 464              	.LFE41:
 466              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 467              		.align	2
 468              	.LC3:
 469 0000 73657474 		.ascii	"setting led\012\015\000"
 469      696E6720 
 469      6C65640A 
 469      0D00
 470 000e 0000     		.align	2
 471              	.LC6:
 472 0010 756E7365 		.ascii	"unsetting led\012\015\000"
 472      7474696E 
 472      67206C65 
 472      640A0D00 
 473              		.section	.text.main,"ax",%progbits
 474              		.align	1
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 19


 475              		.global	main
 476              		.syntax unified
 477              		.code	16
 478              		.thumb_func
 480              	main:
 481              	.LFB40:
  70:Core/Src/main.c **** 
 482              		.loc 1 70 1 view -0
 483              		.cfi_startproc
 484              		@ args = 0, pretend = 0, frame = 8
 485              		@ frame_needed = 0, uses_anonymous_args = 0
 486 0000 10B5     		push	{r4, lr}
 487              		.cfi_def_cfa_offset 8
 488              		.cfi_offset 4, -8
 489              		.cfi_offset 14, -4
 490 0002 84B0     		sub	sp, sp, #16
 491              		.cfi_def_cfa_offset 24
  79:Core/Src/main.c **** 
 492              		.loc 1 79 3 view .LVU137
 493 0004 FFF7FEFF 		bl	HAL_Init
 494              	.LVL20:
  86:Core/Src/main.c **** 
 495              		.loc 1 86 3 view .LVU138
 496 0008 FFF7FEFF 		bl	SystemClock_Config
 497              	.LVL21:
  93:Core/Src/main.c ****   MX_I2C1_Init();
 498              		.loc 1 93 3 view .LVU139
 499 000c FFF7FEFF 		bl	MX_GPIO_Init
 500              	.LVL22:
  94:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 501              		.loc 1 94 3 view .LVU140
 502 0010 FFF7FEFF 		bl	MX_I2C1_Init
 503              	.LVL23:
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 504              		.loc 1 95 3 view .LVU141
 505 0014 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 506              	.LVL24:
  98:Core/Src/main.c ****   data[0] = 0x02;
 507              		.loc 1 98 3 view .LVU142
  98:Core/Src/main.c ****   data[0] = 0x02;
 508              		.loc 1 98 11 is_stmt 0 view .LVU143
 509 0018 03AA     		add	r2, sp, #12
 510 001a 0223     		movs	r3, #2
 511 001c 1380     		strh	r3, [r2]
  99:Core/Src/main.c ****   data[1] = 0x00;
 512              		.loc 1 99 3 is_stmt 1 view .LVU144
 100:Core/Src/main.c ****   HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 513              		.loc 1 100 3 view .LVU145
 101:Core/Src/main.c ****   HAL_Delay(5);
 514              		.loc 1 101 3 view .LVU146
 515 001e 2648     		ldr	r0, .L35
 516 0020 6233     		adds	r3, r3, #98
 517 0022 0093     		str	r3, [sp]
 518 0024 623B     		subs	r3, r3, #98
 519 0026 5021     		movs	r1, #80
 520 0028 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 521              	.LVL25:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 20


 102:Core/Src/main.c **** 
 522              		.loc 1 102 3 view .LVU147
 523 002c 0520     		movs	r0, #5
 524 002e FFF7FEFF 		bl	HAL_Delay
 525              	.LVL26:
 526 0032 34E0     		b	.L34
 527              	.LVL27:
 528              	.L31:
 529              	.LBB8:
 116:Core/Src/main.c ****       data[1] = step;
 530              		.loc 1 116 7 discriminator 3 view .LVU148
 116:Core/Src/main.c ****       data[1] = step;
 531              		.loc 1 116 15 is_stmt 0 discriminator 3 view .LVU149
 532 0034 0023     		movs	r3, #0
 533 0036 6A46     		mov	r2, sp
 534 0038 1373     		strb	r3, [r2, #12]
 117:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 535              		.loc 1 117 7 is_stmt 1 discriminator 3 view .LVU150
 117:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 536              		.loc 1 117 15 is_stmt 0 discriminator 3 view .LVU151
 537 003a 5473     		strb	r4, [r2, #13]
 118:Core/Src/main.c ****       HAL_Delay(50);
 538              		.loc 1 118 7 is_stmt 1 discriminator 3 view .LVU152
 539 003c 1E48     		ldr	r0, .L35
 540 003e 6423     		movs	r3, #100
 541 0040 0093     		str	r3, [sp]
 542 0042 623B     		subs	r3, r3, #98
 543 0044 03AA     		add	r2, sp, #12
 544 0046 5021     		movs	r1, #80
 545 0048 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 546              	.LVL28:
 119:Core/Src/main.c ****     }
 547              		.loc 1 119 7 discriminator 3 view .LVU153
 548 004c 3220     		movs	r0, #50
 549 004e FFF7FEFF 		bl	HAL_Delay
 550              	.LVL29:
 115:Core/Src/main.c ****       data[0] = 0x00;
 551              		.loc 1 115 41 discriminator 3 view .LVU154
 552 0052 0134     		adds	r4, r4, #1
 553              	.LVL30:
 115:Core/Src/main.c ****       data[0] = 0x00;
 554              		.loc 1 115 41 is_stmt 0 discriminator 3 view .LVU155
 555 0054 E4B2     		uxtb	r4, r4
 556              	.LVL31:
 557              	.L30:
 115:Core/Src/main.c ****       data[0] = 0x00;
 558              		.loc 1 115 33 is_stmt 1 discriminator 1 view .LVU156
 559 0056 63B2     		sxtb	r3, r4
 560 0058 002B     		cmp	r3, #0
 561 005a EBDA     		bge	.L31
 562              	.LBE8:
 122:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 563              		.loc 1 122 5 view .LVU157
 564 005c 1749     		ldr	r1, .L35+4
 565 005e 1848     		ldr	r0, .L35+8
 566 0060 6423     		movs	r3, #100
 567 0062 1022     		movs	r2, #16
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 21


 568 0064 FFF7FEFF 		bl	HAL_UART_Transmit
 569              	.LVL32:
 123:Core/Src/main.c **** 
 570              		.loc 1 123 5 view .LVU158
 571 0068 0022     		movs	r2, #0
 572 006a 0121     		movs	r1, #1
 573 006c 1548     		ldr	r0, .L35+12
 574 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 575              	.LVL33:
 125:Core/Src/main.c ****       data[0] = 0x00;
 576              		.loc 1 125 5 view .LVU159
 577              	.LBB9:
 125:Core/Src/main.c ****       data[0] = 0x00;
 578              		.loc 1 125 10 view .LVU160
 125:Core/Src/main.c ****       data[0] = 0x00;
 579              		.loc 1 125 18 is_stmt 0 view .LVU161
 580 0072 7F24     		movs	r4, #127
 581              	.LVL34:
 125:Core/Src/main.c ****       data[0] = 0x00;
 582              		.loc 1 125 5 view .LVU162
 583 0074 10E0     		b	.L32
 584              	.LVL35:
 585              	.L33:
 126:Core/Src/main.c ****       data[1] = step;
 586              		.loc 1 126 7 is_stmt 1 discriminator 3 view .LVU163
 126:Core/Src/main.c ****       data[1] = step;
 587              		.loc 1 126 15 is_stmt 0 discriminator 3 view .LVU164
 588 0076 0023     		movs	r3, #0
 589 0078 6A46     		mov	r2, sp
 590 007a 1373     		strb	r3, [r2, #12]
 127:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 591              		.loc 1 127 7 is_stmt 1 discriminator 3 view .LVU165
 127:Core/Src/main.c ****       HAL_I2C_Master_Transmit(&hi2c1, 0x28<<1, &data, 2, 100);
 592              		.loc 1 127 15 is_stmt 0 discriminator 3 view .LVU166
 593 007c 5473     		strb	r4, [r2, #13]
 128:Core/Src/main.c ****       HAL_Delay(50);
 594              		.loc 1 128 7 is_stmt 1 discriminator 3 view .LVU167
 595 007e 0E48     		ldr	r0, .L35
 596 0080 6423     		movs	r3, #100
 597 0082 0093     		str	r3, [sp]
 598 0084 623B     		subs	r3, r3, #98
 599 0086 03AA     		add	r2, sp, #12
 600 0088 5021     		movs	r1, #80
 601 008a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 602              	.LVL36:
 129:Core/Src/main.c ****     }
 603              		.loc 1 129 7 discriminator 3 view .LVU168
 604 008e 3220     		movs	r0, #50
 605 0090 FFF7FEFF 		bl	HAL_Delay
 606              	.LVL37:
 125:Core/Src/main.c ****       data[0] = 0x00;
 607              		.loc 1 125 58 discriminator 3 view .LVU169
 608 0094 013C     		subs	r4, r4, #1
 609              	.LVL38:
 125:Core/Src/main.c ****       data[0] = 0x00;
 610              		.loc 1 125 58 is_stmt 0 discriminator 3 view .LVU170
 611 0096 E4B2     		uxtb	r4, r4
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 22


 612              	.LVL39:
 613              	.L32:
 125:Core/Src/main.c ****       data[0] = 0x00;
 614              		.loc 1 125 44 is_stmt 1 discriminator 1 view .LVU171
 125:Core/Src/main.c ****       data[0] = 0x00;
 615              		.loc 1 125 36 is_stmt 0 discriminator 1 view .LVU172
 616 0098 63B2     		sxtb	r3, r4
 125:Core/Src/main.c ****       data[0] = 0x00;
 617              		.loc 1 125 44 discriminator 1 view .LVU173
 618 009a 002B     		cmp	r3, #0
 619 009c EBDA     		bge	.L33
 620              	.LVL40:
 621              	.L34:
 125:Core/Src/main.c ****       data[0] = 0x00;
 622              		.loc 1 125 44 discriminator 1 view .LVU174
 623              	.LBE9:
 108:Core/Src/main.c ****   {
 624              		.loc 1 108 3 is_stmt 1 view .LVU175
 112:Core/Src/main.c ****     HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 625              		.loc 1 112 5 view .LVU176
 626 009e 0A49     		ldr	r1, .L35+16
 627 00a0 0748     		ldr	r0, .L35+8
 628 00a2 6423     		movs	r3, #100
 629 00a4 0E22     		movs	r2, #14
 630 00a6 FFF7FEFF 		bl	HAL_UART_Transmit
 631              	.LVL41:
 113:Core/Src/main.c **** 
 632              		.loc 1 113 5 view .LVU177
 633 00aa 0122     		movs	r2, #1
 634 00ac 0121     		movs	r1, #1
 635 00ae 0548     		ldr	r0, .L35+12
 636 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 637              	.LVL42:
 115:Core/Src/main.c ****       data[0] = 0x00;
 638              		.loc 1 115 5 view .LVU178
 639              	.LBB10:
 115:Core/Src/main.c ****       data[0] = 0x00;
 640              		.loc 1 115 10 view .LVU179
 115:Core/Src/main.c ****       data[0] = 0x00;
 641              		.loc 1 115 18 is_stmt 0 view .LVU180
 642 00b4 0024     		movs	r4, #0
 115:Core/Src/main.c ****       data[0] = 0x00;
 643              		.loc 1 115 5 view .LVU181
 644 00b6 CEE7     		b	.L30
 645              	.L36:
 646              		.align	2
 647              	.L35:
 648 00b8 00000000 		.word	hi2c1
 649 00bc 10000000 		.word	.LC6
 650 00c0 00000000 		.word	hlpuart1
 651 00c4 00040050 		.word	1342178304
 652 00c8 00000000 		.word	.LC3
 653              	.LBE10:
 654              		.cfi_endproc
 655              	.LFE40:
 657              		.global	hlpuart1
 658              		.section	.bss.hlpuart1,"aw",%nobits
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 23


 659              		.align	2
 662              	hlpuart1:
 663 0000 00000000 		.space	136
 663      00000000 
 663      00000000 
 663      00000000 
 663      00000000 
 664              		.global	hi2c1
 665              		.section	.bss.hi2c1,"aw",%nobits
 666              		.align	2
 669              	hi2c1:
 670 0000 00000000 		.space	84
 670      00000000 
 670      00000000 
 670      00000000 
 670      00000000 
 671              		.text
 672              	.Letext0:
 673              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 674              		.file 4 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 675              		.file 5 "Drivers/CMSIS/Device/ST/STM32L0xx/Include/stm32l031xx.h"
 676              		.file 6 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_def.h"
 677              		.file 7 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc.h"
 678              		.file 8 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_rcc_ex.h"
 679              		.file 9 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_gpio.h"
 680              		.file 10 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_dma.h"
 681              		.file 11 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c.h"
 682              		.file 12 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_uart.h"
 683              		.file 13 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal_i2c_ex.h"
 684              		.file 14 "Drivers/STM32L0xx_HAL_Driver/Inc/stm32l0xx_hal.h"
 685              		.file 15 "<built-in>"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s 			page 24


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:109    .text.MX_GPIO_Init:00000054 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:115    .text.Error_Handler:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:121    .text.Error_Handler:00000000 Error_Handler
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:153    .text.MX_I2C1_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:158    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:245    .text.MX_I2C1_Init:00000050 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:669    .bss.hi2c1:00000000 hi2c1
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:251    .text.MX_LPUART1_UART_Init:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:256    .text.MX_LPUART1_UART_Init:00000000 MX_LPUART1_UART_Init
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:316    .text.MX_LPUART1_UART_Init:00000030 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:662    .bss.hlpuart1:00000000 hlpuart1
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:322    .text.SystemClock_Config:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:328    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:461    .text.SystemClock_Config:00000090 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:467    .rodata.main.str1.4:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:474    .text.main:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:480    .text.main:00000000 main
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:648    .text.main:000000b8 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:659    .bss.hlpuart1:00000000 $d
C:\Users\xhex8\AppData\Local\Temp\ccOnyKZs.s:666    .bss.hi2c1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_I2C_Master_Transmit
HAL_Delay
HAL_UART_Transmit
