Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 16:02:12 2024
| Host         : LAPTOP-JUPAP5OS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    95          
TIMING-18  Warning           Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (138)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (178)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (138)
--------------------------
 There are 52 register/latch pins with no clock driven by root clock pin: baudrate_gen/baud_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: vga_inst/vga_ctrl/r_25MHz_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: vga_inst/vga_ctrl/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (178)
--------------------------------------------------
 There are 178 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.471        0.000                      0                  119        0.102        0.000                      0                  119        3.750        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.471        0.000                      0                  119        0.102        0.000                      0                  119        3.750        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.506ns (41.321%)  route 3.559ns (58.679%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    11.149    baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.443    14.784    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudrate_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.506ns (41.321%)  route 3.559ns (58.679%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    11.149    baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.443    14.784    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudrate_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.506ns (41.321%)  route 3.559ns (58.679%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    11.149    baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.443    14.784    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudrate_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 2.506ns (41.321%)  route 3.559ns (58.679%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          1.089    11.149    baudrate_gen/clear
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.443    14.784    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    14.620    baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.620    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.506ns (42.271%)  route 3.422ns (57.729%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    11.013    baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.506ns (42.271%)  route 3.422ns (57.729%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    11.013    baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.506ns (42.271%)  route 3.422ns (57.729%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    11.013    baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.506ns (42.271%)  route 3.422ns (57.729%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.953    11.013    baudrate_gen/clear
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.445    14.786    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  baudrate_gen/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X35Y49         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -11.013    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.506ns (42.304%)  route 3.418ns (57.696%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.948    11.008    baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrate_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 baudrate_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 2.506ns (42.304%)  route 3.418ns (57.696%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.563     5.084    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  baudrate_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  baudrate_gen/counter_reg[0]/Q
                         net (fo=3, routed)           0.541     6.082    baudrate_gen/counter_reg[0]
    SLICE_X34Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.677 r  baudrate_gen/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.677    baudrate_gen/counter_reg[0]_i_17_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.794 r  baudrate_gen/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.794    baudrate_gen/counter_reg[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.911 r  baudrate_gen/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.911    baudrate_gen/counter_reg[0]_i_14_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.028 r  baudrate_gen/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.028    baudrate_gen/counter_reg[0]_i_16_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.145 r  baudrate_gen/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.145    baudrate_gen/counter_reg[0]_i_15_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.262 r  baudrate_gen/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.262    baudrate_gen/counter_reg[0]_i_10_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.379 r  baudrate_gen/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.379    baudrate_gen/counter_reg[0]_i_11_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.702 f  baudrate_gen/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.969     8.670    baudrate_gen/counter_reg[0]_i_12_n_6
    SLICE_X34Y50         LUT2 (Prop_lut2_I0_O)        0.306     8.976 f  baudrate_gen/counter[0]_i_7/O
                         net (fo=1, routed)           0.960     9.936    baudrate_gen/counter[0]_i_7_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I4_O)        0.124    10.060 r  baudrate_gen/counter[0]_i_1/O
                         net (fo=33, routed)          0.948    11.008    baudrate_gen/clear
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.444    14.785    baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  baudrate_gen/counter_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X35Y43         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrate_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.008    
  -------------------------------------------------------------------
                         slack                                  3.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.527%)  route 0.306ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.306     1.912    vga_inst/char_array_reg_0_7_6_7/A0
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    vga_inst/char_array_reg_0_7_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.527%)  route 0.306ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.306     1.912    vga_inst/char_array_reg_0_7_6_7/A0
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    vga_inst/char_array_reg_0_7_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.527%)  route 0.306ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.306     1.912    vga_inst/char_array_reg_0_7_6_7__0/A0
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/DP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    vga_inst/char_array_reg_0_7_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.527%)  route 0.306ns (68.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.306     1.912    vga_inst/char_array_reg_0_7_6_7__0/A0
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/SP/CLK
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y23          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.810    vga_inst/char_array_reg_0_7_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 vga_inst/arrIdx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.529%)  route 0.371ns (72.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.582     1.465    vga_inst/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  vga_inst/arrIdx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  vga_inst/arrIdx_reg[0]/Q
                         net (fo=21, routed)          0.371     1.977    vga_inst/char_array_reg_0_7_0_5/ADDRD0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.809    vga_inst/char_array_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y42   baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y44   baudrate_gen/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y44   baudrate_gen/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   baudrate_gen/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   baudrate_gen/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   baudrate_gen/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y45   baudrate_gen/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y46   baudrate_gen/counter_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y24    vga_inst/char_array_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.518ns  (logic 4.834ns (45.955%)  route 5.684ns (54.045%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[1]/Q
                         net (fo=3, routed)           1.145     1.564    q7seg/Q[1]
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.321     1.885 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.892     2.776    q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.356     3.132 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.648     6.780    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    10.518 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.518    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.492ns  (logic 4.597ns (43.817%)  route 5.895ns (56.183%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[1]/Q
                         net (fo=3, routed)           1.145     1.564    q7seg/Q[1]
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.321     1.885 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.892     2.776    q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.328     3.104 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.858     6.963    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.492 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.492    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 4.603ns (45.244%)  route 5.571ns (54.756%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[1]/Q
                         net (fo=3, routed)           1.145     1.564    q7seg/Q[1]
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.321     1.885 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.894     2.778    q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.328     3.106 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.532     6.639    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.174 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.174    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.080ns  (logic 4.812ns (47.736%)  route 5.268ns (52.264%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[3]/Q
                         net (fo=3, routed)           0.995     1.414    q7seg/Q[3]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.324     1.738 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.608     2.346    q7seg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.355     2.701 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.665     6.366    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    10.080 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.080    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.572ns (45.589%)  route 5.457ns (54.411%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[1]/Q
                         net (fo=3, routed)           1.145     1.564    q7seg/Q[1]
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.321     1.885 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.490     2.374    q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.328     2.702 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.823     6.525    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.030 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.030    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 4.835ns (48.237%)  route 5.189ns (51.763%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_in_reg[1]/Q
                         net (fo=3, routed)           1.145     1.564    q7seg/Q[1]
    SLICE_X6Y26          LUT4 (Prop_lut4_I0_O)        0.321     1.885 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.894     2.778    q7seg/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I3_O)        0.356     3.134 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.150     6.285    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    10.024 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.024    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.823ns  (logic 4.589ns (46.718%)  route 5.234ns (53.282%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[3]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.419     0.419 f  data_in_reg[3]/Q
                         net (fo=3, routed)           0.995     1.414    q7seg/Q[3]
    SLICE_X5Y25          LUT4 (Prop_lut4_I0_O)        0.324     1.738 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.836     2.574    q7seg/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.326     2.900 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.402     6.303    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.823 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.823    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.743ns  (logic 4.417ns (50.519%)  route 4.326ns (49.481%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.682     1.101    q7seg/ps[1]
    SLICE_X5Y26          LUT2 (Prop_lut2_I0_O)        0.293     1.394 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.645     5.038    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     8.743 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.743    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/bit_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 3.974ns (45.869%)  route 4.690ns (54.131%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE                         0.000     0.000 r  transmitter/bit_out_reg/C
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmitter/bit_out_reg/Q
                         net (fo=1, routed)           4.690     5.146    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     8.663 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     8.663    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.534ns  (logic 4.217ns (49.412%)  route 4.317ns (50.588%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X4Y25          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.754     1.173    q7seg/ps[1]
    SLICE_X6Y26          LUT2 (Prop_lut2_I0_O)        0.299     1.472 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.564     5.035    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.534 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.534    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.771%)  route 0.140ns (52.229%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[1]/Q
                         net (fo=3, routed)           0.140     0.268    transmitter/Q[1]
    SLICE_X5Y24          FDRE                                         r  transmitter/temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.376%)  route 0.133ns (48.624%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[2]/Q
                         net (fo=3, routed)           0.133     0.274    transmitter/Q[2]
    SLICE_X5Y24          FDRE                                         r  transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_ctrl/x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.141ns (48.466%)  route 0.150ns (51.534%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/h_counter_reg[0]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/vga_ctrl/h_counter_reg[0]/Q
                         net (fo=8, routed)           0.150     0.291    vga_inst/vga_ctrl/h_counter[0]
    SLICE_X1Y24          FDRE                                         r  vga_inst/vga_ctrl/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE                         0.000     0.000 r  button/state_reg/C
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  button/state_reg/Q
                         net (fo=2, routed)           0.108     0.249    button/p_0_in[0]
    SLICE_X4Y21          LUT2 (Prop_lut2_I1_O)        0.045     0.294 r  button/d_i_1/O
                         net (fo=1, routed)           0.000     0.294    button/d_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  button/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  last_rec_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  last_rec_reg/Q
                         net (fo=2, routed)           0.069     0.197    receiver/last_rec
    SLICE_X5Y22          LUT6 (Prop_lut6_I0_O)        0.099     0.296 r  receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.296    receiver_n_10
    SLICE_X5Y22          FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_ctrl/x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.455%)  route 0.169ns (54.545%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/h_counter_reg[4]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/vga_ctrl/h_counter_reg[4]/Q
                         net (fo=4, routed)           0.169     0.310    vga_inst/vga_ctrl/h_counter[4]
    SLICE_X1Y22          FDRE                                         r  vga_inst/vga_ctrl/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/v_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_ctrl/y_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.148ns (47.335%)  route 0.165ns (52.665%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/v_counter_reg[2]/C
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_inst/vga_ctrl/v_counter_reg[2]/Q
                         net (fo=9, routed)           0.165     0.313    vga_inst/vga_ctrl/v_counter_reg_n_0_[2]
    SLICE_X3Y24          FDRE                                         r  vga_inst/vga_ctrl/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.141ns (44.394%)  route 0.177ns (55.606%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[4]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[4]/Q
                         net (fo=3, routed)           0.177     0.318    transmitter/Q[4]
    SLICE_X5Y24          FDRE                                         r  transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.227ns (69.949%)  route 0.098ns (30.051%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE                         0.000     0.000 r  receiver/count_reg[4]/C
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver/count_reg[4]/Q
                         net (fo=13, routed)          0.098     0.226    receiver/count_reg[4]
    SLICE_X7Y20          LUT6 (Prop_lut6_I1_O)        0.099     0.325 r  receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.325    receiver/p_0_in[5]
    SLICE_X7Y20          FDRE                                         r  receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/last_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  receiver/last_bit_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  receiver/last_bit_reg/Q
                         net (fo=2, routed)           0.100     0.228    receiver/last_bit
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.098     0.326 r  receiver/receiving_i_1/O
                         net (fo=1, routed)           0.000     0.326    receiver/receiving_i_1_n_0
    SLICE_X5Y22          FDRE                                         r  receiver/receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.986ns (61.992%)  route 2.444ns (38.008%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           2.444     8.041    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.572 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.572    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.244ns  (logic 3.975ns (63.671%)  route 2.268ns (36.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           2.268     7.865    lopt_5
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.385 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.385    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 3.961ns (64.974%)  route 2.136ns (35.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           2.136     7.733    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.238 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.238    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.980ns (65.302%)  route 2.115ns (34.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           2.115     7.712    lopt_4
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.236 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.236    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.087ns  (logic 3.980ns (65.385%)  route 2.107ns (34.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           2.107     7.704    lopt_6
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.228 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.228    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.049ns  (logic 3.985ns (65.875%)  route 2.064ns (34.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           2.064     7.662    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.191 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.191    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.037ns  (logic 3.977ns (65.875%)  route 2.060ns (34.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.060     7.657    lopt
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.178 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.178    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 3.958ns (67.998%)  route 1.863ns (32.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.620     5.141    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  vga_inst/vga_red_reg[0]/Q
                         net (fo=1, routed)           1.863     7.460    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    10.963 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.963    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.345ns (77.028%)  route 0.401ns (22.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]/Q
                         net (fo=1, routed)           0.401     2.008    vgaGreen_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.212 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.212    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.363ns (73.235%)  route 0.498ns (26.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.498     2.105    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.327 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.327    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.366ns (73.088%)  route 0.503ns (26.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_7/Q
                         net (fo=1, routed)           0.503     2.110    lopt_6
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.335 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.335    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.371ns (73.340%)  route 0.498ns (26.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_3/Q
                         net (fo=1, routed)           0.498     2.106    lopt_2
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.336 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.336    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.366ns (72.591%)  route 0.516ns (27.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_5/Q
                         net (fo=1, routed)           0.516     2.123    lopt_4
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.347 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.347    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.348ns (71.220%)  route 0.545ns (28.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.545     2.152    lopt_1
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.358 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.358    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.361ns (70.080%)  route 0.581ns (29.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_6/Q
                         net (fo=1, routed)           0.581     2.188    lopt_5
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.409 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.409    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/vga_red_reg[0]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.033ns  (logic 1.372ns (67.488%)  route 0.661ns (32.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.583     1.466    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  vga_inst/vga_red_reg[0]_lopt_replica_4/Q
                         net (fo=1, routed)           0.661     2.268    lopt_3
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.500 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.500    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/row_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.943%)  route 2.945ns (78.057%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.834     3.649    vga_inst/vga_ctrl/x_reg[7]_0
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.124     3.773 r  vga_inst/vga_ctrl/row_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.773    vga_inst/vga_ctrl_n_2
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[0]/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/row_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.748ns  (logic 0.854ns (22.788%)  route 2.894ns (77.212%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.782     3.598    vga_inst/vga_ctrl/x_reg[7]_0
    SLICE_X0Y24          LUT4 (Prop_lut4_I0_O)        0.150     3.748 r  vga_inst/vga_ctrl/row_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.748    vga_inst/vga_ctrl_n_5
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[2]/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/row_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.722ns  (logic 0.828ns (22.249%)  route 2.894ns (77.751%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.782     3.598    vga_inst/vga_ctrl/x_reg[7]_0
    SLICE_X0Y24          LUT3 (Prop_lut3_I0_O)        0.124     3.722 r  vga_inst/vga_ctrl/row_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     3.722    vga_inst/vga_ctrl_n_4
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.502     4.843    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[1]/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.733     3.548    vga_inst/vga_ctrl_n_3
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_4/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.733     3.548    vga_inst/vga_ctrl_n_3
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_5/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica_6/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.733     3.548    vga_inst/vga_ctrl_n_3
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_6/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_6/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica_7/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.548ns  (logic 0.704ns (19.841%)  route 2.844ns (80.159%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.733     3.548    vga_inst/vga_ctrl_n_3
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_7/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.544ns  (logic 0.704ns (19.866%)  route 2.840ns (80.134%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.728     3.544    vga_inst/vga_ctrl_n_3
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.544ns  (logic 0.704ns (19.866%)  route 2.840ns (80.134%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.728     3.544    vga_inst/vga_ctrl_n_3
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/vga_red_reg[0]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.544ns  (logic 0.704ns (19.866%)  route 2.840ns (80.134%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[2]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_inst/vga_ctrl/y_reg[2]/Q
                         net (fo=2, routed)           1.507     1.963    vga_inst/vga_ctrl/y_reg_n_0_[2]
    SLICE_X3Y24          LUT6 (Prop_lut6_I5_O)        0.124     2.087 r  vga_inst/vga_ctrl/vga_red[0]_i_3/O
                         net (fo=1, routed)           0.605     2.691    vga_inst/vga_ctrl/vga_red[0]_i_3_n_0
    SLICE_X1Y23          LUT5 (Prop_lut5_I0_O)        0.124     2.815 r  vga_inst/vga_ctrl/vga_red[0]_i_1/O
                         net (fo=11, routed)          0.728     3.544    vga_inst/vga_ctrl_n_3
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          1.504     4.845    vga_inst/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  vga_inst/vga_red_reg[0]_lopt_replica_2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[6]/Q
                         net (fo=4, routed)           0.141     0.282    vga_inst/char_array_reg_0_7_6_7/D
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/CLK

Slack:                    inf
  Source:                 data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.022%)  route 0.141ns (49.978%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[6]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[6]/Q
                         net (fo=4, routed)           0.141     0.282    vga_inst/char_array_reg_0_7_6_7/D
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/CLK

Slack:                    inf
  Source:                 data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.190%)  route 0.190ns (59.810%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[1]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_in_reg[1]/Q
                         net (fo=3, routed)           0.190     0.318    vga_inst/char_array_reg_0_7_0_5/DIA1
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.031%)  route 0.187ns (56.969%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[0]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[0]/Q
                         net (fo=3, routed)           0.187     0.328    vga_inst/char_array_reg_0_7_0_5/DIA0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMA/CLK

Slack:                    inf
  Source:                 data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE                         0.000     0.000 r  data_in_reg[2]/C
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_in_reg[2]/Q
                         net (fo=3, routed)           0.190     0.331    vga_inst/char_array_reg_0_7_0_5/DIB0
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/char_array_reg_0_7_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  vga_inst/char_array_reg_0_7_0_5/RAMB/CLK

Slack:                    inf
  Source:                 vga_inst/vga_ctrl/y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/row_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  vga_inst/vga_ctrl/y_reg[0]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/vga_ctrl/y_reg[0]/Q
                         net (fo=1, routed)           0.146     0.287    vga_inst/vga_ctrl/y_reg_n_0_[0]
    SLICE_X0Y24          LUT3 (Prop_lut3_I1_O)        0.045     0.332 r  vga_inst/vga_ctrl/row_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    vga_inst/vga_ctrl_n_2
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.850     1.977    vga_inst/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  vga_inst/row_counter_reg[0]/C

Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.713%)  route 0.243ns (63.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=19, routed)          0.243     0.384    vga_inst/char_array_reg_0_7_6_7/WE
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/DP/CLK

Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.713%)  route 0.243ns (63.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=19, routed)          0.243     0.384    vga_inst/char_array_reg_0_7_6_7/WE
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7/SP/CLK

Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7__0/DP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.713%)  route 0.243ns (63.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=19, routed)          0.243     0.384    vga_inst/char_array_reg_0_7_6_7__0/WE
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/DP/CLK

Slack:                    inf
  Source:                 en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/char_array_reg_0_7_6_7__0/SP/WE
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.713%)  route 0.243ns (63.287%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  en_reg/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  en_reg/Q
                         net (fo=19, routed)          0.243     0.384    vga_inst/char_array_reg_0_7_6_7__0/WE
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=63, routed)          0.851     1.978    vga_inst/char_array_reg_0_7_6_7__0/WCLK
    SLICE_X2Y23          RAMD32                                       r  vga_inst/char_array_reg_0_7_6_7__0/SP/CLK





