<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml master_instructor.twx master_instructor.ncd -o
master_instructor.twr master_instructor.pcf -ucf master.ucf

</twCmdLine><twDesign>master_instructor.ncd</twDesign><twDesignPath>master_instructor.ncd</twDesignPath><twPCF>master_instructor.pcf</twPCF><twPcfPath>master_instructor.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="dcm_inst/dcm_sp_inst/CLKIN" logResource="dcm_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="8" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="dcm_inst/dcm_sp_inst/CLKIN" logResource="dcm_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmper_CLKIN" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="dcm_inst/dcm_sp_inst/CLKIN" logResource="dcm_inst/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="dcm_inst/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkfx = PERIOD TIMEGRP &quot;dcm_inst_clkfx&quot; TS_sys_clk_pin * 0.25 HIGH         50%;</twConstName><twItemCnt>2150</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>293</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.968</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_blue_in_0 (SLICE_X17Y22.A5), 20 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.032</twSlack><twSrc BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>5.371</twTotPathDel><twClkSkew dest = "0.326" src = "0.388">0.062</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y12.DOBDO9</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>vga_ram_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>2.735</twRouteDel><twTotDel>5.371</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.044</twSlack><twSrc BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>5.359</twTotPathDel><twClkSkew dest = "0.326" src = "0.388">0.062</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y12.DOBDO8</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.922</twDelInfo><twComp>vga_ram_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>2.723</twRouteDel><twTotDel>5.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>34.195</twSlack><twSrc BELType="RAM">vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType="FF">vga_blue_in_0</twDest><twTotPathDel>5.208</twTotPathDel><twClkSkew dest = "0.326" src = "0.388">0.062</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twSrc><twDest BELType='FF'>vga_blue_in_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB8_X1Y12.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y12.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twComp><twBEL>vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y22.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.771</twDelInfo><twComp>vga_ram_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y22.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>vga_blue_in&lt;0&gt;</twComp><twBEL>GND_6_o_GND_6_o_mux_19_OUT&lt;0&gt;5</twBEL><twBEL>vga_blue_in_0</twBEL></twPathDel><twLogDel>2.636</twLogDel><twRouteDel>2.572</twRouteDel><twTotDel>5.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_inst/y_pos_1 (SLICE_X12Y22.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.092</twSlack><twSrc BELType="FF">vga_inst/h_counter_0</twSrc><twDest BELType="FF">vga_inst/y_pos_1</twDest><twTotPathDel>4.364</twTotPathDel><twClkSkew dest = "0.246" src = "0.255">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_0</twSrc><twDest BELType='FF'>vga_inst/y_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;3&gt;</twComp><twBEL>vga_inst/h_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>vga_inst/h_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_1</twBEL></twPathDel><twLogDel>1.873</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>4.364</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>42.9</twPctLog><twPctRoute>57.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.095</twSlack><twSrc BELType="FF">vga_inst/h_counter_5</twSrc><twDest BELType="FF">vga_inst/y_pos_1</twDest><twTotPathDel>4.363</twTotPathDel><twClkSkew dest = "0.246" src = "0.253">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_5</twSrc><twDest BELType='FF'>vga_inst/y_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;7&gt;</twComp><twBEL>vga_inst/h_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>vga_inst/h_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_inst/x_pos&lt;5&gt;</twComp><twBEL>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_1</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>2.544</twRouteDel><twTotDel>4.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.126</twSlack><twSrc BELType="FF">vga_inst/h_counter_6</twSrc><twDest BELType="FF">vga_inst/y_pos_1</twDest><twTotPathDel>4.332</twTotPathDel><twClkSkew dest = "0.246" src = "0.253">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_6</twSrc><twDest BELType='FF'>vga_inst/y_pos_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;7&gt;</twComp><twBEL>vga_inst/h_counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>vga_inst/h_counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_inst/x_pos&lt;5&gt;</twComp><twBEL>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_1</twBEL></twPathDel><twLogDel>1.819</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>4.332</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_inst/y_pos_0 (SLICE_X12Y22.SR), 20 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.103</twSlack><twSrc BELType="FF">vga_inst/h_counter_0</twSrc><twDest BELType="FF">vga_inst/y_pos_0</twDest><twTotPathDel>4.353</twTotPathDel><twClkSkew dest = "0.246" src = "0.255">0.009</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_0</twSrc><twDest BELType='FF'>vga_inst/y_pos_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;3&gt;</twComp><twBEL>vga_inst/h_counter_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.D2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>vga_inst/h_counter&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_0</twBEL></twPathDel><twLogDel>1.862</twLogDel><twRouteDel>2.491</twRouteDel><twTotDel>4.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.106</twSlack><twSrc BELType="FF">vga_inst/h_counter_5</twSrc><twDest BELType="FF">vga_inst/y_pos_0</twDest><twTotPathDel>4.352</twTotPathDel><twClkSkew dest = "0.246" src = "0.253">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_5</twSrc><twDest BELType='FF'>vga_inst/y_pos_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;7&gt;</twComp><twBEL>vga_inst/h_counter_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>vga_inst/h_counter&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_inst/x_pos&lt;5&gt;</twComp><twBEL>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_0</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>2.544</twRouteDel><twTotDel>4.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>41.5</twPctLog><twPctRoute>58.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.137</twSlack><twSrc BELType="FF">vga_inst/h_counter_6</twSrc><twDest BELType="FF">vga_inst/y_pos_0</twDest><twTotPathDel>4.321</twTotPathDel><twClkSkew dest = "0.246" src = "0.253">0.007</twClkSkew><twDelConst>40.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="1.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.535</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_6</twSrc><twDest BELType='FF'>vga_inst/y_pos_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X16Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y21.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>vga_inst/h_counter&lt;7&gt;</twComp><twBEL>vga_inst/h_counter_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y20.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.617</twDelInfo><twComp>vga_inst/h_counter&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y20.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>vga_inst/x_pos&lt;5&gt;</twComp><twBEL>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>vga_inst/PWR_17_o_h_counter[9]_equal_16_o_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/GND_23_o_v_counter[9]_AND_160_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y21.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>vga_inst/GND_23_o_v_counter[9]_AND_160_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y21.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>vga_inst/x_pos&lt;3&gt;</twComp><twBEL>vga_inst/_n00831</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y22.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>vga_inst/_n0083</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y22.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>vga_inst/y_pos&lt;5&gt;</twComp><twBEL>vga_inst/y_pos_0</twBEL></twPathDel><twLogDel>1.808</twLogDel><twRouteDel>2.513</twRouteDel><twTotDel>4.321</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkfx = PERIOD TIMEGRP &quot;dcm_inst_clkfx&quot; TS_sys_clk_pin * 0.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_en (SLICE_X10Y22.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.456</twSlack><twSrc BELType="FF">vga_ram_en</twSrc><twDest BELType="FF">vga_ram_en</twDest><twTotPathDel>0.456</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_ram_en</twSrc><twDest BELType='FF'>vga_ram_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X10Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vga_ram_en</twComp><twBEL>vga_ram_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>vga_ram_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>vga_ram_en</twComp><twBEL>vga_ram_en_rstpot1</twBEL><twBEL>vga_ram_en</twBEL></twPathDel><twLogDel>0.431</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.456</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>94.5</twPctLog><twPctRoute>5.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_ram_en (SLICE_X10Y22.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.476</twSlack><twSrc BELType="FF">vga_inst/v_blanking</twSrc><twDest BELType="FF">vga_ram_en</twDest><twTotPathDel>0.478</twTotPathDel><twClkSkew dest = "0.034" src = "0.032">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_inst/v_blanking</twSrc><twDest BELType='FF'>vga_ram_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>vga_inst/v_blanking</twComp><twBEL>vga_inst/v_blanking</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y22.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.083</twDelInfo><twComp>vga_inst/v_blanking</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X10Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>vga_ram_en</twComp><twBEL>vga_ram_en_rstpot1</twBEL><twBEL>vga_ram_en</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.083</twRouteDel><twTotDel>0.478</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>82.6</twPctLog><twPctRoute>17.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_inst/h_counter_9 (SLICE_X16Y22.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">vga_inst/h_counter_9</twSrc><twDest BELType="FF">vga_inst/h_counter_9</twDest><twTotPathDel>0.513</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>vga_inst/h_counter_9</twSrc><twDest BELType='FF'>vga_inst/h_counter_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twSrcClk><twPathDel><twSite>SLICE_X16Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>vga_inst/h_counter&lt;9&gt;</twComp><twBEL>vga_inst/h_counter_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y22.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.079</twDelInfo><twComp>vga_inst/h_counter&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y22.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>vga_inst/h_counter&lt;9&gt;</twComp><twBEL>vga_inst/Mcount_h_counter_lut&lt;9&gt;</twBEL><twBEL>vga_inst/Mcount_h_counter_xor&lt;9&gt;</twBEL><twBEL>vga_inst/h_counter_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.079</twRouteDel><twTotDel>0.513</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="40.000">vga_clk</twDestClk><twPctLog>84.6</twPctLog><twPctRoute>15.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkfx = PERIOD TIMEGRP &quot;dcm_inst_clkfx&quot; TS_sys_clk_pin * 0.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="36.876" period="40.000" constraintValue="40.000" deviceLimit="3.124" freqLimit="320.102" physResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" logResource="vga_ram_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK" locationPin="RAMB8_X1Y12.CLKBRDCLK" clockNet="vga_clk"/><twPinLimit anchorID="37" type="MINPERIOD" name="Tbcper_I" slack="38.270" period="40.000" constraintValue="40.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout3_buf/I0" logResource="dcm_inst/clkout3_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="dcm_inst/clkfx"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tcp" slack="39.570" period="40.000" constraintValue="40.000" deviceLimit="0.430" freqLimit="2325.581" physResource="vga_inst/h_counter&lt;3&gt;/CLK" logResource="vga_inst/h_counter_0/CK" locationPin="SLICE_X16Y20.CLK" clockNet="vga_clk"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clk0 = PERIOD TIMEGRP &quot;dcm_inst_clk0&quot; TS_sys_clk_pin HIGH 50%;</twConstName><twItemCnt>7157</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1158</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.300</twMinPer></twConstHead><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/current_frame_pos_3 (SLICE_X27Y15.B2), 20 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.700</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_3</twDest><twTotPathDel>6.129</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT41</twBEL><twBEL>Inst_uart_comms/current_frame_pos_3</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>6.129</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.711</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_3</twDest><twTotPathDel>6.118</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT41</twBEL><twBEL>Inst_uart_comms/current_frame_pos_3</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>3.115</twRouteDel><twTotDel>6.118</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.829</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_3</twDest><twTotPathDel>6.000</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT41</twBEL><twBEL>Inst_uart_comms/current_frame_pos_3</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>6.000</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>50.0</twPctLog><twPctRoute>50.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/current_frame_pos_2 (SLICE_X27Y15.B2), 20 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.795</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_2</twDest><twTotPathDel>6.034</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twBEL><twBEL>Inst_uart_comms/current_frame_pos_2</twBEL></twPathDel><twLogDel>2.908</twLogDel><twRouteDel>3.126</twRouteDel><twTotDel>6.034</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.806</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_2</twDest><twTotPathDel>6.023</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twBEL><twBEL>Inst_uart_comms/current_frame_pos_2</twBEL></twPathDel><twLogDel>2.908</twLogDel><twRouteDel>3.115</twRouteDel><twTotDel>6.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.924</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_2</twDest><twTotPathDel>5.905</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twBEL><twBEL>Inst_uart_comms/current_frame_pos_2</twBEL></twPathDel><twLogDel>2.908</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>5.905</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>49.2</twPctLog><twPctRoute>50.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/current_frame_pos_4 (SLICE_X27Y15.C6), 20 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.020</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_4</twDest><twTotPathDel>5.809</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.304</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT51</twBEL><twBEL>Inst_uart_comms/current_frame_pos_4</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>2.806</twRouteDel><twTotDel>5.809</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.031</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_4</twDest><twTotPathDel>5.798</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO1</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.293</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT51</twBEL><twBEL>Inst_uart_comms/current_frame_pos_4</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>2.795</twRouteDel><twTotDel>5.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>51.8</twPctLog><twPctRoute>48.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.149</twSlack><twSrc BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType="FF">Inst_uart_comms/current_frame_pos_4</twDest><twTotPathDel>5.680</twTotPathDel><twClkSkew dest = "0.268" src = "0.304">0.036</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twSrc><twDest BELType='FF'>Inst_uart_comms/current_frame_pos_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB8_X1Y6.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">original_clk</twSrcClk><twPathDel><twSite>RAMB8_X1Y6.DOADO8</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>Inst_uart_comms/rx_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y16.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y16.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_2&lt;7&gt;</twComp><twBEL>Inst_uart_comms/frame_state_FSM_FFd2-In33</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.634</twDelInfo><twComp>Inst_uart_comms/frame_state_FSM_FFd2-In33</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT312</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y15.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y15.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>Inst_uart_comms/current_frame_pos&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Mmux_frame_state[1]_GND_25_o_wide_mux_81_OUT51</twBEL><twBEL>Inst_uart_comms/current_frame_pos_4</twBEL></twPathDel><twLogDel>3.003</twLogDel><twRouteDel>2.677</twRouteDel><twTotDel>5.680</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clk0 = PERIOD TIMEGRP &quot;dcm_inst_clk0&quot; TS_sys_clk_pin HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y6.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">Inst_uart_comms/Inst_serial_rx_fifo/din_1</twSrc><twDest BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.270</twTotPathDel><twClkSkew dest = "0.124" src = "0.116">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_uart_comms/Inst_serial_rx_fifo/din_1</twSrc><twDest BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y12.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/din&lt;3&gt;</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/din_1</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y6.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.123</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/din&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y6.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.123</twRouteDel><twTotDel>0.270</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram (RAMB8_X1Y6.DIADI0), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.330</twSlack><twSrc BELType="FF">Inst_uart_comms/Inst_serial_rx_fifo/din_0</twSrc><twDest BELType="RAM">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twTotPathDel>0.338</twTotPathDel><twClkSkew dest = "0.124" src = "0.116">-0.008</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_uart_comms/Inst_serial_rx_fifo/din_0</twSrc><twDest BELType='RAM'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X32Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X32Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/din&lt;3&gt;</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/din_0</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y6.DIADI0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.191</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/din&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X1Y6.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X28Y11.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.387</twSlack><twSrc BELType="FF">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twSrc><twDest BELType="FF">Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twSrc><twDest BELType='FF'>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y11.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y11.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y11.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;4&gt;</twComp><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1&lt;3&gt;_rt</twBEL><twBEL>Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twDestClk><twPctLog>82.9</twPctLog><twPctRoute>17.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clk0 = PERIOD TIMEGRP &quot;dcm_inst_clk0&quot; TS_sys_clk_pin HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="sine_gen_inst/blk00000046/CLKAWRCLK" logResource="sine_gen_inst/blk00000046/CLKAWRCLK" locationPin="RAMB8_X1Y2.CLKAWRCLK" clockNet="original_clk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="sine_gen_inst/blk00000046/CLKBRDCLK" logResource="sine_gen_inst/blk00000046/CLKBRDCLK" locationPin="RAMB8_X1Y2.CLKBRDCLK" clockNet="original_clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" logResource="Inst_uart_comms/Inst_serial_rx_fifo/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK" locationPin="RAMB8_X1Y6.CLKAWRCLK" clockNet="original_clk"/></twPinLimitRpt></twConst><twConst anchorID="68" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_dcm_inst_clkdv = PERIOD TIMEGRP &quot;dcm_inst_clkdv&quot; TS_sys_clk_pin / 2 HIGH         50%;</twConstName><twItemCnt>69443</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>455</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.700</twMinPer></twConstHead><twPathRptBanner iPaths="3595" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_30 (SLICE_X24Y26.CIN), 3595 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.650</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_30</twDest><twTotPathDel>4.875</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lutdi4</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_30</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.657</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_30</twDest><twTotPathDel>4.868</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_30</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lut&lt;4&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_30</twBEL></twPathDel><twLogDel>2.445</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.802</twSlack><twSrc BELType="FF">max_clock_counter_value_24</twSrc><twDest BELType="FF">clock_counter_value_30</twDest><twTotPathDel>4.728</twTotPathDel><twClkSkew dest = "1.650" src = "1.795">0.145</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_24</twSrc><twDest BELType='FF'>clock_counter_value_30</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;27&gt;</twComp><twBEL>max_clock_counter_value_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>max_clock_counter_value&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_lut&lt;12&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_30</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>4.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3595" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_31 (SLICE_X24Y26.CIN), 3595 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.650</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_31</twDest><twTotPathDel>4.875</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lutdi4</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_31</twBEL></twPathDel><twLogDel>2.452</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.657</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_31</twDest><twTotPathDel>4.868</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_31</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lut&lt;4&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_31</twBEL></twPathDel><twLogDel>2.445</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.802</twSlack><twSrc BELType="FF">max_clock_counter_value_24</twSrc><twDest BELType="FF">clock_counter_value_31</twDest><twTotPathDel>4.728</twTotPathDel><twClkSkew dest = "1.650" src = "1.795">0.145</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_24</twSrc><twDest BELType='FF'>clock_counter_value_31</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;27&gt;</twComp><twBEL>max_clock_counter_value_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>max_clock_counter_value&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_lut&lt;12&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_31</twBEL></twPathDel><twLogDel>2.244</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>4.728</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3595" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_29 (SLICE_X24Y26.CIN), 3595 paths
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.662</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_29</twDest><twTotPathDel>4.863</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.386</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lutdi4</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_29</twBEL></twPathDel><twLogDel>2.440</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.863</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.669</twSlack><twSrc BELType="FF">max_clock_counter_value_8</twSrc><twDest BELType="FF">clock_counter_value_29</twDest><twTotPathDel>4.856</twTotPathDel><twClkSkew dest = "1.650" src = "1.800">0.150</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_8</twSrc><twDest BELType='FF'>clock_counter_value_29</twDest><twLogLvls>12</twLogLvls><twSrcSite>SLICE_X27Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;11&gt;</twComp><twBEL>max_clock_counter_value_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y21.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>max_clock_counter_value&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y21.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp><twBEL>Mcompar_n0006_lut&lt;4&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcompar_n0006_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_29</twBEL></twPathDel><twLogDel>2.433</twLogDel><twRouteDel>2.423</twRouteDel><twTotDel>4.856</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>50.1</twPctLog><twPctRoute>49.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.814</twSlack><twSrc BELType="FF">max_clock_counter_value_24</twSrc><twDest BELType="FF">clock_counter_value_29</twDest><twTotPathDel>4.716</twTotPathDel><twClkSkew dest = "1.650" src = "1.795">0.145</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>max_clock_counter_value_24</twSrc><twDest BELType='FF'>clock_counter_value_29</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X27Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>max_clock_counter_value&lt;27&gt;</twComp><twBEL>max_clock_counter_value_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y23.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.121</twDelInfo><twComp>max_clock_counter_value&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y23.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>_n0245_inv</twComp><twBEL>Mcompar_n0006_lut&lt;12&gt;</twBEL><twBEL>Mcompar_n0006_cy&lt;14&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y23.B6</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>Mcompar_n0006_cy&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y23.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>Mcompar_n0006_cy&lt;15&gt;_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.886</twDelInfo><twComp>n0006_inv_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>clock_counter_value&lt;3&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;7&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y21.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;11&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y22.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y22.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;15&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y23.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y24.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;23&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>clock_counter_value&lt;27&gt;</twComp><twBEL>Mcount_clock_counter_value_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>Mcount_clock_counter_value_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.329</twDelInfo><twComp>clock_counter_value&lt;31&gt;</twComp><twBEL>Mcount_clock_counter_value_xor&lt;31&gt;</twBEL><twBEL>clock_counter_value_29</twBEL></twPathDel><twLogDel>2.232</twLogDel><twRouteDel>2.484</twRouteDel><twTotDel>4.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_dcm_inst_clkdv = PERIOD TIMEGRP &quot;dcm_inst_clkdv&quot; TS_sys_clk_pin / 2 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_16 (SLICE_X24Y23.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">max_clock_counter_value_30</twSrc><twDest BELType="FF">clock_counter_value_16</twDest><twTotPathDel>0.628</twTotPathDel><twClkSkew dest = "0.957" src = "0.732">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>max_clock_counter_value_30</twSrc><twDest BELType='FF'>clock_counter_value_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>max_clock_counter_value_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.238</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_lut&lt;16&gt;</twBEL><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL><twBEL>clock_counter_value_16</twBEL></twPathDel><twLogDel>0.436</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.628</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>69.4</twPctLog><twPctRoute>30.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_17 (SLICE_X24Y23.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.101</twSlack><twSrc BELType="FF">max_clock_counter_value_30</twSrc><twDest BELType="FF">clock_counter_value_17</twDest><twTotPathDel>0.651</twTotPathDel><twClkSkew dest = "0.957" src = "0.732">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>max_clock_counter_value_30</twSrc><twDest BELType='FF'>clock_counter_value_17</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>max_clock_counter_value_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.A3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.192</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.261</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_lut&lt;16&gt;</twBEL><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL><twBEL>clock_counter_value_17</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.192</twRouteDel><twTotDel>0.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>70.5</twPctLog><twPctRoute>29.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clock_counter_value_18 (SLICE_X24Y23.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.149</twSlack><twSrc BELType="FF">max_clock_counter_value_30</twSrc><twDest BELType="FF">clock_counter_value_18</twDest><twTotPathDel>0.699</twTotPathDel><twClkSkew dest = "0.957" src = "0.732">-0.225</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.140" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.325</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>max_clock_counter_value_30</twSrc><twDest BELType='FF'>clock_counter_value_18</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X25Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">original_clk</twSrcClk><twPathDel><twSite>SLICE_X25Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp><twBEL>max_clock_counter_value_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y23.C5</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>max_clock_counter_value&lt;30&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y23.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>clock_counter_value&lt;19&gt;</twComp><twBEL>Mcount_clock_counter_value_lut&lt;18&gt;</twBEL><twBEL>Mcount_clock_counter_value_cy&lt;19&gt;</twBEL><twBEL>clock_counter_value_18</twBEL></twPathDel><twLogDel>0.464</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">adc_clk_OBUF</twDestClk><twPctLog>66.4</twPctLog><twPctRoute>33.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="93"><twPinLimitBanner>Component Switching Limit Checks: TS_dcm_inst_clkdv = PERIOD TIMEGRP &quot;dcm_inst_clkdv&quot; TS_sys_clk_pin / 2 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="94" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="dcm_inst/clkout2_buf/I0" logResource="dcm_inst/clkout2_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="dcm_inst/clkdv"/><twPinLimit anchorID="95" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="clock_counter_value&lt;3&gt;/CLK" logResource="clock_counter_value_0/CK" locationPin="SLICE_X24Y19.CLK" clockNet="adc_clk_OBUF"/><twPinLimit anchorID="96" type="MINHIGHPULSE" name="Trpw" slack="19.570" period="20.000" constraintValue="10.000" deviceLimit="0.215" physResource="clock_counter_value&lt;3&gt;/SR" logResource="clock_counter_value_0/SR" locationPin="SLICE_X24Y19.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="97"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="6.300" errors="0" errorRollup="0" items="0" itemsRollup="78750"/><twConstRollup name="TS_dcm_inst_clkfx" fullName="TS_dcm_inst_clkfx = PERIOD TIMEGRP &quot;dcm_inst_clkfx&quot; TS_sys_clk_pin * 0.25 HIGH         50%;" type="child" depth="1" requirement="40.000" prefType="period" actual="5.968" actualRollup="N/A" errors="0" errorRollup="0" items="2150" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clk0" fullName="TS_dcm_inst_clk0 = PERIOD TIMEGRP &quot;dcm_inst_clk0&quot; TS_sys_clk_pin HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.300" actualRollup="N/A" errors="0" errorRollup="0" items="7157" itemsRollup="0"/><twConstRollup name="TS_dcm_inst_clkdv" fullName="TS_dcm_inst_clkdv = PERIOD TIMEGRP &quot;dcm_inst_clkdv&quot; TS_sys_clk_pin / 2 HIGH         50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="10.700" actualRollup="N/A" errors="0" errorRollup="0" items="69443" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="98">0</twUnmetConstCnt><twDataSheet anchorID="99" twNameLen="15"><twClk2SUList anchorID="100" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.300</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="101"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>78750</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1773</twConnCnt></twConstCov><twStats anchorID="102"><twMinPer>10.700</twMinPer><twFootnote number="1" /><twMaxFreq>93.458</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Feb  3 19:33:45 2015 </twTimestamp></twFoot><twClientInfo anchorID="103"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 414 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
