# Init
+dvt_init

# UVM
-uvm

# Defines
+define+TARGET_SIMULATION
+define+TARGET_VSIM
+define+SNITCH_ENABLE_PERF=1

# Includes
+incdir+deps/common_cells/include
+incdir+deps/snitch/src/common_cells/include
+incdir+deps/axi/include

# Files
deps/common_verification/src/clk_rst_gen.sv
deps/common_verification/src/rand_id_queue.sv
deps/common_verification/src/rand_stream_mst.sv
deps/common_verification/src/rand_synch_holdable_driver.sv
deps/common_verification/src/rand_verif_pkg.sv
deps/common_verification/src/rand_synch_driver.sv
deps/common_verification/src/rand_stream_slv.sv

deps/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
deps/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
deps/tech_cells_generic/src/rtl/tc_clk.sv

deps/tech_cells_generic/src/deprecated/cluster_pwr_cells.sv
deps/tech_cells_generic/src/deprecated/generic_memory.sv
deps/tech_cells_generic/src/deprecated/generic_rom.sv
deps/tech_cells_generic/src/deprecated/pad_functional.sv
deps/tech_cells_generic/src/deprecated/pulp_buffer.sv
deps/tech_cells_generic/src/deprecated/pulp_pwr_cells.sv
deps/tech_cells_generic/src/tc_pwr.sv

deps/common_cells/src/cf_math_pkg.sv
deps/common_cells/src/addr_decode.sv
deps/common_cells/src/cdc_2phase.sv
deps/common_cells/src/clk_div.sv
deps/common_cells/src/delta_counter.sv
deps/common_cells/src/edge_propagator_tx.sv
deps/common_cells/src/exp_backoff.sv
deps/common_cells/src/fifo_v3.sv
deps/common_cells/src/graycode.sv
deps/common_cells/src/lfsr.sv
deps/common_cells/src/lfsr_16bit.sv
deps/common_cells/src/lfsr_8bit.sv
deps/common_cells/src/lzc.sv
deps/common_cells/src/mv_filter.sv
deps/common_cells/src/onehot_to_bin.sv
deps/common_cells/src/plru_tree.sv
deps/common_cells/src/popcount.sv
deps/common_cells/src/rr_arb_tree.sv
deps/common_cells/src/rstgen_bypass.sv
deps/common_cells/src/serial_deglitch.sv
deps/common_cells/src/shift_reg.sv
deps/common_cells/src/spill_register.sv
deps/common_cells/src/stream_demux.sv
deps/common_cells/src/stream_filter.sv
deps/common_cells/src/stream_fork.sv
deps/common_cells/src/stream_mux.sv
deps/common_cells/src/sub_per_hash.sv
deps/common_cells/src/sync.sv
deps/common_cells/src/sync_wedge.sv
deps/common_cells/src/unread.sv
deps/common_cells/src/cb_filter.sv
deps/common_cells/src/cdc_fifo_2phase.sv
deps/common_cells/src/cdc_fifo_gray.sv
deps/common_cells/src/counter.sv
deps/common_cells/src/edge_detect.sv
deps/common_cells/src/id_queue.sv
deps/common_cells/src/max_counter.sv
deps/common_cells/src/rstgen.sv
deps/common_cells/src/stream_delay.sv
deps/common_cells/src/fall_through_register.sv
deps/common_cells/src/stream_arbiter_flushable.sv
deps/common_cells/src/stream_register.sv
deps/common_cells/src/stream_arbiter.sv

deps/common_cells/src/sram.sv

deps/common_cells/src/deprecated/clock_divider_counter.sv
deps/common_cells/src/deprecated/find_first_one.sv
deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
deps/common_cells/src/deprecated/generic_fifo.sv
deps/common_cells/src/deprecated/prioarbiter.sv
deps/common_cells/src/deprecated/pulp_sync.sv
deps/common_cells/src/deprecated/pulp_sync_wedge.sv
deps/common_cells/src/deprecated/rrarbiter.sv
deps/common_cells/src/deprecated/clock_divider.sv
deps/common_cells/src/deprecated/fifo_v2.sv
deps/common_cells/src/deprecated/fifo_v1.sv
deps/common_cells/src/edge_propagator.sv
deps/common_cells/src/edge_propagator_rx.sv

deps/axi/src/axi_pkg.sv
deps/axi/src/axi_intf.sv
deps/axi/src/axi_atop_filter.sv
deps/axi/src/axi_cut.sv
deps/axi/src/axi_delayer.sv
deps/axi/src/axi_demux.sv
deps/axi/src/axi_id_prepend.sv
deps/axi/src/axi_join.sv
deps/axi/src/axi_lite_join.sv
deps/axi/src/axi_lite_to_axi.sv
deps/axi/src/axi_modify_address.sv
deps/axi/src/axi_mux.sv
deps/axi/src/axi_to_axi_lite.sv
deps/axi/src/axi_decerr_slv.sv
deps/axi/src/axi_multicut.sv
deps/axi/src/axi_xbar.sv

deps/axi/src/axi_test.sv

deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect_pkg.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/addr_dec_resp_mux.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/amo_shim.sv
deps/cluster_interconnect/rtl/variable_latency_interconnect/addr_decoder.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/xbar.sv
deps/cluster_interconnect/rtl/variable_latency_interconnect/simplex_xbar.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/clos_net.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/bfly_net.sv
deps/cluster_interconnect/rtl/variable_latency_interconnect/full_duplex_xbar.sv
deps/cluster_interconnect/rtl/tcdm_interconnect/tcdm_interconnect.sv
deps/cluster_interconnect/rtl/variable_latency_interconnect/variable_latency_bfly_net.sv
deps/cluster_interconnect/rtl/variable_latency_interconnect/variable_latency_interconnect.sv

deps/snitch/src/riscv_instr.sv
deps/snitch/src/fpnew/src/fpnew_pkg.sv
deps/snitch/src/mempool_pkg.sv
deps/snitch/src/snitch_axi_pkg.sv
deps/snitch/src/snitch_icache/snitch_icache_pkg.sv
deps/snitch/src/snitch.sv
deps/snitch/src/snitch_regfile_ff.sv
deps/snitch/src/snitch_lsu.sv
deps/snitch/src/snitch_shared_muldiv.sv
deps/snitch/src/snitch_demux.sv
deps/snitch/src/mempool_cc.sv
deps/snitch/src/snitch_axi_adapter.sv
deps/snitch/src/common_cells/src/stream_addr_demux.sv
deps/snitch/src/snitch_icache/snitch_icache.sv
deps/snitch/src/snitch_icache/snitch_icache_l0.sv
deps/snitch/src/snitch_icache/snitch_icache_handler.sv
deps/snitch/src/snitch_icache/snitch_icache_lfsr.sv
deps/snitch/src/snitch_icache/snitch_icache_lookup.sv
deps/snitch/src/snitch_icache/snitch_icache_refill.sv

src/mempool_pkg.sv
src/address_scrambler.sv
src/reorder_buffer.sv
src/snitch_address_demux.sv
src/tcdm_adapter.sv
src/tcdm_shim.sv
src/mempool_tile.sv
src/mempool_tile_wrap_NumHives4.sv
src/mempool.sv
src/mempool_wrap.sv

tb/axi2mem.sv
tb/ctrl_registers.sv
tb/mempool_tb.sv
