0.7
2020.2
May 22 2025
00:13:55
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_DFF_alr.v,1761763617,verilog,,,,tb_DFF_alr,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_DFlipFlop.v,1761761081,verilog,,,,tb_DFlipFlop,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_RCA.v,1761758312,verilog,,,,tb_RCA,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_TwoBitRCA.v,1761758312,verilog,,,,tb_TwoBitRCA,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_adder.v,1761758312,verilog,,,,tb_adder,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/DFlipFlop.v,1761760922,verilog,,C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_DFlipFlop.v,,DFlipFlop,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/DFlipFlop_ALR.v,1761763312,verilog,,C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_DFF_alr.v,,DFlipFlop_ALR,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/FourBitsRCA.v,1761758312,verilog,,C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/OneBitFullAdder.v,,FourBitsRCA,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/OneBitFullAdder.v,1761761272,verilog,,C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/TwoBitRCA.v,,OneBitFullAdder,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sources_1/new/TwoBitRCA.v,1761758312,verilog,,C:/Users/htuta/cmpe124LabPrj1/cmpe124LabPrj1.srcs/sim_1/new/tb_TwoBitRCA.v,,TwoBitRCA,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
