<!DOCTYPE html>
<html>
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Patches contributed by Jimei University</title>
    <style>
    .pagination {
        border-top: 1px solid #ddd;
        border-bottom: 1px solid #ddd;
        overflow-wrap: break-word;
    }
    .pagination a, .pagination span {
        margin: 0 4px;
    }

    </style>
</head>
<body>
    <h1>Patches contributed by Jimei University</h1>
    <div class="pagination">
        <span>[1]</span><a href='33_2.html'>2</a><a href='33_2.html'>Next&gt;&gt;</a>
    </div>
    <hr>
    <pre>commit 5c0dbe8b058436ad5daecb19c60869f832607ea3
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Mon Dec 18 23:08:05 2023 +0800

    arm64: dts: qcom: ipq6018: fix clock rates for GCC_USB0_MOCK_UTMI_CLK
    
    The downstream QSDK kernel [1] and GCC_USB1_MOCK_UTMI_CLK are both 24MHz.
    Adjust GCC_USB0_MOCK_UTMI_CLK to 24MHz to avoid the following error:
    
    clk: couldn't set gcc_usb0_mock_utmi_clk clk rate to 20000000 (-22), current rate: 24000000
    
    1. https://git.codelinaro.org/clo/qsdk/oss/kernel/linux-ipq-5.4/-/commit/486c8485f59
    
    Fixes: 5726079cd486 ("arm64: dts: ipq6018: Use reference clock to set dwc3 period")
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20231218150805.1228160-1-amadeus@jmu.edu.cn
    Signed-off-by: Bjorn Andersson &lt;andersson@kernel.org&gt;

diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
index ff25bcb38bc9..5e1277fea725 100644
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
@@ -628,7 +628,7 @@ usb3: usb@8af8800 {
 					  &lt;&amp;gcc GCC_USB0_MOCK_UTMI_CLK&gt;;
 			assigned-clock-rates = &lt;133330000&gt;,
 					       &lt;133330000&gt;,
-					       &lt;20000000&gt;;
+					       &lt;24000000&gt;;
 
 			resets = &lt;&amp;gcc GCC_USB0_BCR&gt;;
 			status = "disabled";</pre><hr><pre>commit 2e16f9dc9be07f08442d63d682cdf89d6321b408
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sun Dec 3 23:40:03 2023 +0800

    arm64: dts: qcom: ipq6018: Add QUP5 SPI node
    
    Add node to support the QUP5 SPI controller inside of IPQ6018.
    Some routers use this bus to connect SPI TPM chips.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20231203154003.532765-1-amadeus@jmu.edu.cn
    Signed-off-by: Bjorn Andersson &lt;andersson@kernel.org&gt;

diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
index f7359de98d70..4fa1b4b649d5 100644
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
@@ -534,6 +534,20 @@ blsp1_spi2: spi@78b6000 {
 			status = "disabled";
 		};
 
+		blsp1_spi5: spi@78b9000 {
+			compatible = "qcom,spi-qup-v2.2.1";
+			#address-cells = &lt;1&gt;;
+			#size-cells = &lt;0&gt;;
+			reg = &lt;0x0 0x078b9000 0x0 0x600&gt;;
+			interrupts = &lt;GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_QUP5_SPI_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			dmas = &lt;&amp;blsp_dma 20&gt;, &lt;&amp;blsp_dma 21&gt;;
+			dma-names = "tx", "rx";
+			status = "disabled";
+		};
+
 		blsp1_i2c2: i2c@78b6000 {
 			compatible = "qcom,i2c-qup-v2.2.1";
 			#address-cells = &lt;1&gt;;</pre><hr><pre>commit e6c32770ef83f3e8cc057f3920b1c06aa9d1c9c2
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sun Dec 3 23:39:14 2023 +0800

    arm64: dts: qcom: ipq6018: Add remaining QUP UART node
    
    Add node to support all the QUP UART node controller inside of IPQ6018.
    Some routers use these bus to connect Bluetooth chips.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20231203153914.532654-1-amadeus@jmu.edu.cn
    Signed-off-by: Bjorn Andersson &lt;andersson@kernel.org&gt;

diff --git a/arch/arm64/boot/dts/qcom/ipq6018.dtsi b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
index 39cd6b76b4c1..f7359de98d70 100644
--- a/arch/arm64/boot/dts/qcom/ipq6018.dtsi
+++ b/arch/arm64/boot/dts/qcom/ipq6018.dtsi
@@ -446,6 +446,26 @@ blsp_dma: dma-controller@7884000 {
 			qcom,ee = &lt;0&gt;;
 		};
 
+		blsp1_uart1: serial@78af000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = &lt;0x0 0x78af000 0x0 0x200&gt;;
+			interrupts = &lt;GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_UART1_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart2: serial@78b0000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = &lt;0x0 0x78b0000 0x0 0x200&gt;;
+			interrupts = &lt;GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_UART2_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
 		blsp1_uart3: serial@78b1000 {
 			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
 			reg = &lt;0x0 0x078b1000 0x0 0x200&gt;;
@@ -456,6 +476,36 @@ blsp1_uart3: serial@78b1000 {
 			status = "disabled";
 		};
 
+		blsp1_uart4: serial@78b2000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = &lt;0x0 0x078b2000 0x0 0x200&gt;;
+			interrupts = &lt;GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_UART4_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart5: serial@78b3000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = &lt;0x0 0x78b3000 0x0 0x200&gt;;
+			interrupts = &lt;GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_UART5_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
+		blsp1_uart6: serial@78b4000 {
+			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
+			reg = &lt;0x0 0x078b4000 0x0 0x200&gt;;
+			interrupts = &lt;GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH&gt;;
+			clocks = &lt;&amp;gcc GCC_BLSP1_UART6_APPS_CLK&gt;,
+				 &lt;&amp;gcc GCC_BLSP1_AHB_CLK&gt;;
+			clock-names = "core", "iface";
+			status = "disabled";
+		};
+
 		blsp1_spi1: spi@78b5000 {
 			compatible = "qcom,spi-qup-v2.2.1";
 			#address-cells = &lt;1&gt;;</pre><hr><pre>commit b9622937d95809ef89904583191571a9fa326402
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sun Oct 29 15:40:09 2023 +0800

    arm64: dts: allwinner: h616: update emac for Orange Pi Zero 3
    
    The current emac setting is not suitable for Orange Pi Zero 3,
    move it back to Orange Pi Zero 2 DT. Also update phy mode and
    delay values for emac on Orange Pi Zero 3.
    With these changes, Ethernet now looks stable.
    
    Fixes: 322bf103204b ("arm64: dts: allwinner: h616: Split Orange Pi Zero 2 DT")
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Reviewed-by: Jernej Skrabec &lt;jernej.skrabec@gmail.com&gt;
    Link: https://lore.kernel.org/r/20231029074009.7820-2-amadeus@jmu.edu.cn
    Signed-off-by: Jernej Skrabec &lt;jernej.skrabec@gmail.com&gt;

diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi
index 15290e6892fc..fc7315b94406 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero.dtsi
@@ -68,10 +68,7 @@ &amp;ehci1 {
 &amp;emac0 {
 	pinctrl-names = "default";
 	pinctrl-0 = &lt;&amp;ext_rgmii_pins&gt;;
-	phy-mode = "rgmii";
 	phy-handle = &lt;&amp;ext_rgmii_phy&gt;;
-	allwinner,rx-delay-ps = &lt;3100&gt;;
-	allwinner,tx-delay-ps = &lt;700&gt;;
 	status = "okay";
 };
 
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts
index d83852e72f06..b5d713926a34 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h616-orangepi-zero2.dts
@@ -13,6 +13,9 @@ / {
 };
 
 &amp;emac0 {
+	allwinner,rx-delay-ps = &lt;3100&gt;;
+	allwinner,tx-delay-ps = &lt;700&gt;;
+	phy-mode = "rgmii";
 	phy-supply = &lt;&amp;reg_dcdce&gt;;
 };
 
diff --git a/arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts b/arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts
index 00fe28caac93..b3b1b8692125 100644
--- a/arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts
+++ b/arch/arm64/boot/dts/allwinner/sun50i-h618-orangepi-zero3.dts
@@ -13,6 +13,8 @@ / {
 };
 
 &amp;emac0 {
+	allwinner,tx-delay-ps = &lt;700&gt;;
+	phy-mode = "rgmii-rxid";
 	phy-supply = &lt;&amp;reg_dldo1&gt;;
 };
 </pre><hr><pre>commit 51712e1d014aaaa4c6e1e7e84932d58b5c0f59ed
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sat Dec 3 15:41:49 2022 +0800

    arm64: dts: rockchip: rk3328: Add Orange Pi R1 Plus
    
    Orange Pi R1 Plus is a Rockchip RK3328 based SBC by Xunlong.
    
    This device is similar to the NanoPi R2S, and has a 16MB
    SPI NOR (mx25l12805d). The reset button is changed to
    directly reset the power supply, another detail is that
    both network ports have independent MAC addresses.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221203074149.11543-3-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
index bb7f455164b3..b774ea3f71aa 100644
--- a/arch/arm64/boot/dts/rockchip/Makefile
+++ b/arch/arm64/boot/dts/rockchip/Makefile
@@ -15,6 +15,7 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3326-odroid-go3.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-a1.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-evb.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-nanopi-r2s.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-orangepi-r1-plus.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock64.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-rock-pi-e.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3328-roc-cc.dtb
diff --git a/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts
new file mode 100644
index 000000000000..dc83d74045a3
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3328-orangepi-r1-plus.dts
@@ -0,0 +1,373 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Based on rk3328-nanopi-r2s.dts, which is:
+ *   Copyright (c) 2020 David Bauer &lt;mail@david-bauer.net&gt;
+ */
+
+/dts-v1/;
+
+#include &lt;dt-bindings/gpio/gpio.h&gt;
+#include &lt;dt-bindings/leds/common.h&gt;
+#include "rk3328.dtsi"
+
+/ {
+	model = "Xunlong Orange Pi R1 Plus";
+	compatible = "xunlong,orangepi-r1-plus", "rockchip,rk3328";
+
+	aliases {
+		ethernet1 = &amp;rtl8153;
+		mmc0 = &amp;sdmmc;
+	};
+
+	chosen {
+		stdout-path = "serial2:1500000n8";
+	};
+
+	gmac_clk: gmac-clock {
+		compatible = "fixed-clock";
+		clock-frequency = &lt;125000000&gt;;
+		clock-output-names = "gmac_clkin";
+		#clock-cells = &lt;0&gt;;
+	};
+
+	leds {
+		compatible = "gpio-leds";
+		pinctrl-0 = &lt;&amp;lan_led_pin&gt;, &lt;&amp;sys_led_pin&gt;, &lt;&amp;wan_led_pin&gt;;
+		pinctrl-names = "default";
+
+		led-0 {
+			function = LED_FUNCTION_LAN;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			gpios = &lt;&amp;gpio2 RK_PB7 GPIO_ACTIVE_HIGH&gt;;
+		};
+
+		led-1 {
+			function = LED_FUNCTION_STATUS;
+			color = &lt;LED_COLOR_ID_RED&gt;;
+			gpios = &lt;&amp;gpio3 RK_PC5 GPIO_ACTIVE_HIGH&gt;;
+			linux,default-trigger = "heartbeat";
+		};
+
+		led-2 {
+			function = LED_FUNCTION_WAN;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			gpios = &lt;&amp;gpio2 RK_PC2 GPIO_ACTIVE_HIGH&gt;;
+		};
+	};
+
+	vcc_sd: sdmmc-regulator {
+		compatible = "regulator-fixed";
+		gpio = &lt;&amp;gpio0 RK_PD6 GPIO_ACTIVE_LOW&gt;;
+		pinctrl-0 = &lt;&amp;sdmmc0m1_pin&gt;;
+		pinctrl-names = "default";
+		regulator-name = "vcc_sd";
+		regulator-boot-on;
+		vin-supply = &lt;&amp;vcc_io&gt;;
+	};
+
+	vcc_sys: vcc-sys-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+	};
+
+	vdd_5v_lan: vdd-5v-lan-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio2 RK_PC6 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-0 = &lt;&amp;lan_vdd_pin&gt;;
+		pinctrl-names = "default";
+		regulator-name = "vdd_5v_lan";
+		regulator-always-on;
+		regulator-boot-on;
+		vin-supply = &lt;&amp;vcc_sys&gt;;
+	};
+};
+
+&amp;cpu0 {
+	cpu-supply = &lt;&amp;vdd_arm&gt;;
+};
+
+&amp;cpu1 {
+	cpu-supply = &lt;&amp;vdd_arm&gt;;
+};
+
+&amp;cpu2 {
+	cpu-supply = &lt;&amp;vdd_arm&gt;;
+};
+
+&amp;cpu3 {
+	cpu-supply = &lt;&amp;vdd_arm&gt;;
+};
+
+&amp;display_subsystem {
+	status = "disabled";
+};
+
+&amp;gmac2io {
+	assigned-clocks = &lt;&amp;cru SCLK_MAC2IO&gt;, &lt;&amp;cru SCLK_MAC2IO_EXT&gt;;
+	assigned-clock-parents = &lt;&amp;gmac_clk&gt;, &lt;&amp;gmac_clk&gt;;
+	clock_in_out = "input";
+	phy-handle = &lt;&amp;rtl8211e&gt;;
+	phy-mode = "rgmii";
+	phy-supply = &lt;&amp;vcc_io&gt;;
+	pinctrl-0 = &lt;&amp;rgmiim1_pins&gt;;
+	pinctrl-names = "default";
+	snps,aal;
+	rx_delay = &lt;0x18&gt;;
+	tx_delay = &lt;0x24&gt;;
+	status = "okay";
+
+	mdio {
+		compatible = "snps,dwmac-mdio";
+		#address-cells = &lt;1&gt;;
+		#size-cells = &lt;0&gt;;
+
+		rtl8211e: ethernet-phy@1 {
+			reg = &lt;1&gt;;
+			pinctrl-0 = &lt;&amp;eth_phy_reset_pin&gt;;
+			pinctrl-names = "default";
+			reset-assert-us = &lt;10000&gt;;
+			reset-deassert-us = &lt;50000&gt;;
+			reset-gpios = &lt;&amp;gpio1 RK_PC2 GPIO_ACTIVE_LOW&gt;;
+		};
+	};
+};
+
+&amp;i2c1 {
+	status = "okay";
+
+	rk805: pmic@18 {
+		compatible = "rockchip,rk805";
+		reg = &lt;0x18&gt;;
+		interrupt-parent = &lt;&amp;gpio1&gt;;
+		interrupts = &lt;24 IRQ_TYPE_LEVEL_LOW&gt;;
+		#clock-cells = &lt;1&gt;;
+		clock-output-names = "xin32k", "rk805-clkout2";
+		gpio-controller;
+		#gpio-cells = &lt;2&gt;;
+		pinctrl-0 = &lt;&amp;pmic_int_l&gt;;
+		pinctrl-names = "default";
+		rockchip,system-power-controller;
+		wakeup-source;
+
+		vcc1-supply = &lt;&amp;vcc_sys&gt;;
+		vcc2-supply = &lt;&amp;vcc_sys&gt;;
+		vcc3-supply = &lt;&amp;vcc_sys&gt;;
+		vcc4-supply = &lt;&amp;vcc_sys&gt;;
+		vcc5-supply = &lt;&amp;vcc_io&gt;;
+		vcc6-supply = &lt;&amp;vcc_sys&gt;;
+
+		regulators {
+			vdd_log: DCDC_REG1 {
+				regulator-name = "vdd_log";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;712500&gt;;
+				regulator-max-microvolt = &lt;1450000&gt;;
+				regulator-ramp-delay = &lt;12500&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1000000&gt;;
+				};
+			};
+
+			vdd_arm: DCDC_REG2 {
+				regulator-name = "vdd_arm";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;712500&gt;;
+				regulator-max-microvolt = &lt;1450000&gt;;
+				regulator-ramp-delay = &lt;12500&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;950000&gt;;
+				};
+			};
+
+			vcc_ddr: DCDC_REG3 {
+				regulator-name = "vcc_ddr";
+				regulator-always-on;
+				regulator-boot-on;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+
+			vcc_io: DCDC_REG4 {
+				regulator-name = "vcc_io";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;3300000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;3300000&gt;;
+				};
+			};
+
+			vcc_18: LDO_REG1 {
+				regulator-name = "vcc_18";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1800000&gt;;
+				};
+			};
+
+			vcc18_emmc: LDO_REG2 {
+				regulator-name = "vcc18_emmc";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1800000&gt;;
+				};
+			};
+
+			vdd_10: LDO_REG3 {
+				regulator-name = "vdd_10";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1000000&gt;;
+				regulator-max-microvolt = &lt;1000000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1000000&gt;;
+				};
+			};
+		};
+	};
+};
+
+&amp;io_domains {
+	pmuio-supply = &lt;&amp;vcc_io&gt;;
+	vccio1-supply = &lt;&amp;vcc_io&gt;;
+	vccio2-supply = &lt;&amp;vcc18_emmc&gt;;
+	vccio3-supply = &lt;&amp;vcc_io&gt;;
+	vccio4-supply = &lt;&amp;vcc_io&gt;;
+	vccio5-supply = &lt;&amp;vcc_io&gt;;
+	vccio6-supply = &lt;&amp;vcc_io&gt;;
+	status = "okay";
+};
+
+&amp;pinctrl {
+	gmac2io {
+		eth_phy_reset_pin: eth-phy-reset-pin {
+			rockchip,pins = &lt;1 RK_PC2 RK_FUNC_GPIO &amp;pcfg_pull_down&gt;;
+		};
+	};
+
+	leds {
+		lan_led_pin: lan-led-pin {
+			rockchip,pins = &lt;2 RK_PB7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		sys_led_pin: sys-led-pin {
+			rockchip,pins = &lt;3 RK_PC5 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		wan_led_pin: wan-led-pin {
+			rockchip,pins = &lt;2 RK_PC2 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	lan {
+		lan_vdd_pin: lan-vdd-pin {
+			rockchip,pins = &lt;2 RK_PC6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	pmic {
+		pmic_int_l: pmic-int-l {
+			rockchip,pins = &lt;1 RK_PD0 RK_FUNC_GPIO &amp;pcfg_pull_up&gt;;
+		};
+	};
+};
+
+&amp;pwm2 {
+	status = "okay";
+};
+
+&amp;sdmmc {
+	bus-width = &lt;4&gt;;
+	cap-sd-highspeed;
+	disable-wp;
+	pinctrl-0 = &lt;&amp;sdmmc0_clk&gt;, &lt;&amp;sdmmc0_cmd&gt;, &lt;&amp;sdmmc0_dectn&gt;, &lt;&amp;sdmmc0_bus4&gt;;
+	pinctrl-names = "default";
+	vmmc-supply = &lt;&amp;vcc_sd&gt;;
+	status = "okay";
+};
+
+&amp;spi0 {
+	status = "okay";
+
+	flash@0 {
+		compatible = "jedec,spi-nor";
+		reg = &lt;0&gt;;
+		spi-max-frequency = &lt;50000000&gt;;
+	};
+};
+
+&amp;tsadc {
+	rockchip,hw-tshut-mode = &lt;0&gt;;
+	rockchip,hw-tshut-polarity = &lt;0&gt;;
+	status = "okay";
+};
+
+&amp;u2phy {
+	status = "okay";
+};
+
+&amp;u2phy_host {
+	status = "okay";
+};
+
+&amp;u2phy_otg {
+	status = "okay";
+};
+
+&amp;uart2 {
+	status = "okay";
+};
+
+&amp;usb20_otg {
+	dr_mode = "host";
+	status = "okay";
+};
+
+&amp;usbdrd3 {
+	dr_mode = "host";
+	status = "okay";
+	#address-cells = &lt;1&gt;;
+	#size-cells = &lt;0&gt;;
+
+	/* Second port is for USB 3.0 */
+	rtl8153: device@2 {
+		compatible = "usbbda,8153";
+		reg = &lt;2&gt;;
+	};
+};
+
+&amp;usb_host0_ehci {
+	status = "okay";
+};
+
+&amp;usb_host0_ohci {
+	status = "okay";
+};</pre><hr><pre>commit 229e312019dd1fd82d4e1cbffef226288cde4357
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Sat Dec 3 15:41:48 2022 +0800

    dt-bindings: arm: rockchip: Add Orange Pi R1 Plus
    
    Add devicetree binding documentation for the Orange Pi R1 Plus.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Krzysztof Kozlowski &lt;krzysztof.kozlowski@linaro.org&gt;
    Link: https://lore.kernel.org/r/20221203074149.11543-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml
index b91496fdc306..98d438358484 100644
--- a/Documentation/devicetree/bindings/arm/rockchip.yaml
+++ b/Documentation/devicetree/bindings/arm/rockchip.yaml
@@ -778,6 +778,11 @@ properties:
           - const: tronsmart,orion-r68-meta
           - const: rockchip,rk3368
 
+      - description: Xunlong Orange Pi R1 Plus
+        items:
+          - const: xunlong,orangepi-r1-plus
+          - const: rockchip,rk3328
+
       - description: Zkmagic A95X Z2
         items:
           - const: zkmagic,a95x-z2</pre><hr><pre>commit 0b693c8f8b88d50114caaa4d2337932d4d172631
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Mon Dec 19 18:10:52 2022 +0800

    arm64: dts: rockchip: remove unsupported property from sdmmc2 for rock-3a
    
    'supports-sdio' is not part of the DT binding
    and not supported by the Linux driver.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221219101052.7899-1-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index a1c5fdf7d68f..5af11acb5c16 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -737,7 +737,6 @@ &amp;sdmmc0 {
 };
 
 &amp;sdmmc2 {
-	supports-sdio;
 	bus-width = &lt;4&gt;;
 	disable-wp;
 	cap-sd-highspeed;</pre><hr><pre>commit 2bf2f4d9f673013a58109626b87329310537a611
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Dec 9 18:25:24 2022 +0800

    arm64: dts: rockchip: Add Radxa CM3I E25
    
    Radxa E25 is a network application carrier board for the Radxa CM3
    Industrial (CM3I) SoM, which is based on the Rockchip RK3568 SoC.
    
    It has the following features:
    
    - MicroSD card socket, on board eMMC flash
    - 2x 2.5GbE Realtek RTL8125B Ethernet transceiver
    - 1x USB Type-C port (Power and Serial console)
    - 1x USB 3.0 OTG port
    - mini PCIe socket (USB or PCIe)
    - ngff PCIe socket (USB or SATA)
    - 1x User LED and 16x RGB LEDs
    - 26-pin expansion header
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221209102524.129367-3-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/Makefile b/arch/arm64/boot/dts/rockchip/Makefile
index 0a76a2ebb5f6..19dd314e425e 100644
--- a/arch/arm64/boot/dts/rockchip/Makefile
+++ b/arch/arm64/boot/dts/rockchip/Makefile
@@ -81,4 +81,5 @@ dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3566-box-demo.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-bpi-r2-pro.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-evb1-v10.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-odroid-m1.dtb
+dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-radxa-e25.dtb
 dtb-$(CONFIG_ARCH_ROCKCHIP) += rk3568-rock-3a.dtb
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi b/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi
new file mode 100644
index 000000000000..225dbbe4955d
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3568-radxa-cm3i.dtsi
@@ -0,0 +1,416 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+#include &lt;dt-bindings/gpio/gpio.h&gt;
+#include &lt;dt-bindings/leds/common.h&gt;
+#include &lt;dt-bindings/pinctrl/rockchip.h&gt;
+#include "rk3568.dtsi"
+
+/ {
+	model = "Radxa CM3 Industrial Board";
+	compatible = "radxa,cm3i", "rockchip,rk3568";
+
+	aliases {
+		mmc0 = &amp;sdhci;
+	};
+
+	chosen {
+		stdout-path = "serial2:115200n8";
+	};
+
+	gpio-leds {
+		compatible = "gpio-leds";
+
+		led_user: led-0 {
+			gpios = &lt;&amp;gpio0 RK_PA6 GPIO_ACTIVE_HIGH&gt;;
+			function = LED_FUNCTION_HEARTBEAT;
+			color = &lt;LED_COLOR_ID_GREEN&gt;;
+			linux,default-trigger = "heartbeat";
+			pinctrl-names = "default";
+			pinctrl-0 = &lt;&amp;led_user_en&gt;;
+		};
+	};
+
+	pcie30_avdd0v9: pcie30-avdd0v9-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd0v9";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;900000&gt;;
+		regulator-max-microvolt = &lt;900000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	pcie30_avdd1v8: pcie30-avdd1v8-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd1v8";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;1800000&gt;;
+		regulator-max-microvolt = &lt;1800000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	vcc3v3_sys: vcc3v3-sys-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+	};
+
+	vcc5v0_sys: vcc5v0-sys-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v0_sys";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+	};
+
+	/* labeled +5v_input in schematic */
+	vcc5v_input: vcc5v-input-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc5v_input";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+	};
+};
+
+&amp;combphy0 {
+	status = "okay";
+};
+
+&amp;combphy1 {
+	status = "okay";
+};
+
+&amp;combphy2 {
+	status = "okay";
+};
+
+&amp;cpu0 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu1 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu2 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;cpu3 {
+	cpu-supply = &lt;&amp;vdd_cpu&gt;;
+};
+
+&amp;display_subsystem {
+	status = "disabled";
+};
+
+&amp;gpu {
+	mali-supply = &lt;&amp;vdd_gpu&gt;;
+	status = "okay";
+};
+
+&amp;i2c0 {
+	status = "okay";
+
+	vdd_cpu: regulator@1c {
+		compatible = "tcs,tcs4525";
+		reg = &lt;0x1c&gt;;
+		fcs,suspend-voltage-selector = &lt;1&gt;;
+		regulator-name = "vdd_cpu";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;800000&gt;;
+		regulator-max-microvolt = &lt;1150000&gt;;
+		regulator-ramp-delay = &lt;2300&gt;;
+		vin-supply = &lt;&amp;vcc5v_input&gt;;
+
+		regulator-state-mem {
+			regulator-off-in-suspend;
+		};
+	};
+
+	rk809: pmic@20 {
+		compatible = "rockchip,rk809";
+		reg = &lt;0x20&gt;;
+		interrupt-parent = &lt;&amp;gpio0&gt;;
+		interrupts = &lt;RK_PA3 IRQ_TYPE_LEVEL_LOW&gt;;
+		#clock-cells = &lt;1&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pmic_int&gt;;
+		rockchip,system-power-controller;
+		wakeup-source;
+
+		vcc1-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc2-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc3-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc4-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc5-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc6-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc7-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc8-supply = &lt;&amp;vcc3v3_sys&gt;;
+		vcc9-supply = &lt;&amp;vcc3v3_sys&gt;;
+
+		regulators {
+			vdd_logic: DCDC_REG1 {
+				regulator-name = "vdd_logic";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdd_gpu: DCDC_REG2 {
+				regulator-name = "vdd_gpu";
+				regulator-always-on;
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_ddr: DCDC_REG3 {
+				regulator-name = "vcc_ddr";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-initial-mode = &lt;0x2&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+				};
+			};
+
+			vdd_npu: DCDC_REG4 {
+				regulator-name = "vdd_npu";
+				regulator-init-microvolt = &lt;900000&gt;;
+				regulator-initial-mode = &lt;0x2&gt;;
+				regulator-min-microvolt = &lt;500000&gt;;
+				regulator-max-microvolt = &lt;1350000&gt;;
+				regulator-ramp-delay = &lt;6001&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_1v8: DCDC_REG5 {
+				regulator-name = "vcc_1v8";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda0v9_image: LDO_REG1 {
+				regulator-name = "vdda0v9_image";
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda_0v9: LDO_REG2 {
+				regulator-name = "vdda_0v9";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vdda0v9_pmu: LDO_REG3 {
+				regulator-name = "vdda0v9_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;900000&gt;;
+				regulator-max-microvolt = &lt;900000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;900000&gt;;
+				};
+			};
+
+			vccio_acodec: LDO_REG4 {
+				regulator-name = "vccio_acodec";
+				regulator-always-on;
+				regulator-min-microvolt = &lt;3300000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vccio_sd: LDO_REG5 {
+				regulator-name = "vccio_sd";
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_pmu: LDO_REG6 {
+				regulator-name = "vcc3v3_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;3300000&gt;;
+				regulator-max-microvolt = &lt;3300000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;3300000&gt;;
+				};
+			};
+
+			vcca_1v8: LDO_REG7 {
+				regulator-name = "vcca_1v8";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcca1v8_pmu: LDO_REG8 {
+				regulator-name = "vcca1v8_pmu";
+				regulator-always-on;
+				regulator-boot-on;
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-on-in-suspend;
+					regulator-suspend-microvolt = &lt;1800000&gt;;
+				};
+			};
+
+			vcca1v8_image: LDO_REG9 {
+				regulator-name = "vcca1v8_image";
+				regulator-min-microvolt = &lt;1800000&gt;;
+				regulator-max-microvolt = &lt;1800000&gt;;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc_3v3: SWITCH_REG1 {
+				regulator-name = "vcc_3v3";
+				regulator-always-on;
+				regulator-boot-on;
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+
+			vcc3v3_sd: SWITCH_REG2 {
+				regulator-name = "vcc3v3_sd";
+
+				regulator-state-mem {
+					regulator-off-in-suspend;
+				};
+			};
+		};
+	};
+};
+
+&amp;pinctrl {
+	leds {
+		led_user_en: led_user_en {
+			rockchip,pins = &lt;0 RK_PA6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	pmic {
+		pmic_int: pmic_int {
+			rockchip,pins = &lt;0 RK_PA3 RK_FUNC_GPIO &amp;pcfg_pull_up&gt;;
+		};
+	};
+};
+
+&amp;pmu_io_domains {
+	pmuio1-supply = &lt;&amp;vcc3v3_pmu&gt;;
+	pmuio2-supply = &lt;&amp;vcc3v3_pmu&gt;;
+	vccio1-supply = &lt;&amp;vccio_acodec&gt;;
+	vccio2-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio3-supply = &lt;&amp;vccio_sd&gt;;
+	vccio4-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio5-supply = &lt;&amp;vcc_3v3&gt;;
+	vccio6-supply = &lt;&amp;vcc_1v8&gt;;
+	vccio7-supply = &lt;&amp;vcc_3v3&gt;;
+	status = "okay";
+};
+
+&amp;saradc {
+	vref-supply = &lt;&amp;vcca_1v8&gt;;
+	status = "okay";
+};
+
+&amp;sdhci {
+	bus-width = &lt;8&gt;;
+	max-frequency = &lt;200000000&gt;;
+	non-removable;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;emmc_bus8 &amp;emmc_clk &amp;emmc_cmd &amp;emmc_datastrobe&gt;;
+	vmmc-supply = &lt;&amp;vcc_3v3&gt;;
+	vqmmc-supply = &lt;&amp;vcc_1v8&gt;;
+	status = "okay";
+};
+
+&amp;tsadc {
+	rockchip,hw-tshut-mode = &lt;1&gt;;
+	rockchip,hw-tshut-polarity = &lt;0&gt;;
+	status = "okay";
+};
+
+&amp;uart2 {
+	status = "okay";
+};
+
+&amp;usb2phy0 {
+	status = "okay";
+};
+
+&amp;usb2phy1 {
+	status = "okay";
+};
+
+&amp;usb_host0_xhci {
+	extcon = &lt;&amp;usb2phy0&gt;;
+};
diff --git a/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts b/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts
new file mode 100644
index 000000000000..fb96019b0e87
--- /dev/null
+++ b/arch/arm64/boot/dts/rockchip/rk3568-radxa-e25.dts
@@ -0,0 +1,229 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+
+/dts-v1/;
+#include "rk3568-radxa-cm3i.dtsi"
+
+/ {
+	model = "Radxa E25";
+	compatible = "radxa,e25", "rockchip,rk3568";
+
+	aliases {
+		mmc0 = &amp;sdmmc0;
+		mmc1 = &amp;sdhci;
+	};
+
+	pwm-leds {
+		compatible = "pwm-leds-multicolor";
+
+		multi-led {
+			color = &lt;LED_COLOR_ID_RGB&gt;;
+			max-brightness = &lt;255&gt;;
+
+			led-red {
+				color = &lt;LED_COLOR_ID_RED&gt;;
+				pwms = &lt;&amp;pwm1 0 1000000 0&gt;;
+			};
+
+			led-green {
+				color = &lt;LED_COLOR_ID_GREEN&gt;;
+				pwms = &lt;&amp;pwm2 0 1000000 0&gt;;
+			};
+
+			led-blue {
+				color = &lt;LED_COLOR_ID_BLUE&gt;;
+				pwms = &lt;&amp;pwm12 0 1000000 0&gt;;
+			};
+		};
+	};
+
+	vbus_typec: vbus-typec-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PB7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;vbus_typec_en&gt;;
+		regulator-name = "vbus_typec";
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	vcc3v3_minipcie: vcc3v3-minipcie-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio3 RK_PA7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;minipcie_enable_h&gt;;
+		regulator-name = "vcc3v3_minipcie";
+		regulator-min-microvolt = &lt;5000000&gt;;
+		regulator-max-microvolt = &lt;5000000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	vcc3v3_ngff: vcc3v3-ngff-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;ngffpcie_enable_h&gt;;
+		regulator-name = "vcc3v3_ngff";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
+	/* actually fed by vcc5v0_sys, dependent
+	 * on pi6c clock generator
+	 */
+	vcc3v3_pcie30x1: vcc3v3-pcie30x1-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpio = &lt;&amp;gpio0 RK_PC5 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie30x1_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie30x1";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	};
+
+	vcc3v3_pi6c_05: vcc3v3-pi6c-05-regulator {
+		compatible = "regulator-fixed";
+		enable-active-high;
+		gpios = &lt;&amp;gpio0 RK_PC7 GPIO_ACTIVE_HIGH&gt;;
+		pinctrl-names = "default";
+		pinctrl-0 = &lt;&amp;pcie_enable_h&gt;;
+		regulator-name = "vcc3v3_pcie";
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+};
+
+&amp;pcie2x1 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie20_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio1 RK_PB2 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	status = "okay";
+};
+
+&amp;pcie30phy {
+	data-lanes = &lt;1 2&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x1 {
+	num-lanes = &lt;1&gt;;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x1m0_pins&gt;;
+	reset-gpios = &lt;&amp;gpio0 RK_PC3 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie30x1&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x2 {
+	num-lanes = &lt;1&gt;;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x2_reset_h&gt;;
+	reset-gpios = &lt;&amp;gpio2 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pi6c_05&gt;;
+	status = "okay";
+};
+
+&amp;pinctrl {
+	pcie {
+		pcie20_reset_h: pcie20-reset-h {
+			rockchip,pins = &lt;1 RK_PB2 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie30x1_enable_h: pcie30x1-enable-h {
+			rockchip,pins = &lt;0 RK_PC5 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie30x2_reset_h: pcie30x2-reset-h {
+			rockchip,pins = &lt;2 RK_PD6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		pcie_enable_h: pcie-enable-h {
+			rockchip,pins = &lt;0 RK_PC7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+
+	usb {
+		minipcie_enable_h: minipcie-enable-h {
+			rockchip,pins = &lt;3 RK_PA7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		ngffpcie_enable_h: ngffpcie-enable-h {
+			rockchip,pins = &lt;0 RK_PD6 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+
+		vbus_typec_en: vbus_typec_en {
+			rockchip,pins = &lt;0 RK_PB7 RK_FUNC_GPIO &amp;pcfg_pull_none&gt;;
+		};
+	};
+};
+
+&amp;pwm1 {
+	status = "okay";
+};
+
+&amp;pwm2 {
+	status = "okay";
+};
+
+&amp;pwm12 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pwm12m1_pins&gt;;
+	status = "okay";
+};
+
+&amp;sdmmc0 {
+	bus-width = &lt;4&gt;;
+	cap-sd-highspeed;
+	cd-gpios = &lt;&amp;gpio0 RK_PA4 GPIO_ACTIVE_LOW&gt;;
+	/* Also used in pcie30x1_clkreqnm0 */
+	disable-wp;
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;sdmmc0_bus4 &amp;sdmmc0_clk &amp;sdmmc0_cmd&gt;;
+	sd-uhs-sdr104;
+	vmmc-supply = &lt;&amp;vcc3v3_sd&gt;;
+	vqmmc-supply = &lt;&amp;vccio_sd&gt;;
+	status = "okay";
+};
+
+&amp;usb_host0_ehci {
+	status = "okay";
+};
+
+&amp;usb_host0_ohci {
+	status = "okay";
+};
+
+&amp;usb_host0_xhci {
+	status = "okay";
+};
+
+&amp;usb_host1_ehci {
+	status = "okay";
+};
+
+&amp;usb_host1_ohci {
+	status = "okay";
+};
+
+&amp;usb2phy0_otg {
+	phy-supply = &lt;&amp;vbus_typec&gt;;
+	status = "okay";
+};
+
+&amp;usb2phy1_host {
+	phy-supply = &lt;&amp;vcc3v3_minipcie&gt;;
+	status = "okay";
+};
+
+&amp;usb2phy1_otg {
+	phy-supply = &lt;&amp;vcc3v3_ngff&gt;;
+	status = "okay";
+};</pre><hr><pre>commit ae9fbe0b1f9658d445d9e4049e2949b2ab141af1
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Fri Dec 9 18:25:23 2022 +0800

    dt-bindings: arm: rockchip: add Radxa CM3I E25
    
    Radxa CM3 Industrial (CM3I) is an System on Module made by Radxa
    based on the Rockchip RK3568 SoC. The first carrier board supported
    is the Radxa E25. Add devicetree binding documentation for it.
    
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Acked-by: Rob Herring &lt;robh@kernel.org&gt;
    Link: https://lore.kernel.org/r/20221209102524.129367-2-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/Documentation/devicetree/bindings/arm/rockchip.yaml b/Documentation/devicetree/bindings/arm/rockchip.yaml
index 88ff4422a8c1..3af95dbb95dc 100644
--- a/Documentation/devicetree/bindings/arm/rockchip.yaml
+++ b/Documentation/devicetree/bindings/arm/rockchip.yaml
@@ -599,6 +599,13 @@ properties:
           - const: pine64,soquartz
           - const: rockchip,rk3566
 
+      - description: Radxa CM3 Industrial
+        items:
+          - enum:
+              - radxa,e25
+          - const: radxa,cm3i
+          - const: rockchip,rk3568
+
       - description: Radxa Rock
         items:
           - const: radxa,rock</pre><hr><pre>commit 0522cd8112204d124d714eee7e9f0cac6de999d9
Author: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
Date:   Thu Oct 6 23:25:24 2022 +0800

    arm64: dts: rockchip: Add PCIe v3 nodes to rock-3a
    
    Add Nodes to Radxa ROCK3 Model A board to support PCIe v3.
    
    Tested-by: Anand Moon &lt;linux.amoon@gmail.com&gt;
    Signed-off-by: Chukun Pan &lt;amadeus@jmu.edu.cn&gt;
    Link: https://lore.kernel.org/r/20221006152524.502445-3-amadeus@jmu.edu.cn
    Signed-off-by: Heiko Stuebner &lt;heiko@sntech.de&gt;

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
index 8adf672709e8..c1fa917083ba 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3568-rock-3a.dts
@@ -67,6 +67,37 @@ vcc12v_dcin: vcc12v-dcin-regulator {
 		regulator-boot-on;
 	};
 
+	pcie30_avdd0v9: pcie30-avdd0v9-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd0v9";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;900000&gt;;
+		regulator-max-microvolt = &lt;900000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	pcie30_avdd1v8: pcie30-avdd1v8-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "pcie30_avdd1v8";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;1800000&gt;;
+		regulator-max-microvolt = &lt;1800000&gt;;
+		vin-supply = &lt;&amp;vcc3v3_sys&gt;;
+	};
+
+	/* pi6c pcie clock generator */
+	vcc3v3_pi6c_03: vcc3v3-pi6c-03-regulator {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3_pi6c_03";
+		regulator-always-on;
+		regulator-boot-on;
+		regulator-min-microvolt = &lt;3300000&gt;;
+		regulator-max-microvolt = &lt;3300000&gt;;
+		vin-supply = &lt;&amp;vcc5v0_sys&gt;;
+	};
+
 	vcc3v3_pcie: vcc3v3-pcie-regulator {
 		compatible = "regulator-fixed";
 		enable-active-high;
@@ -546,6 +577,19 @@ &amp;pcie2x1 {
 	status = "okay";
 };
 
+&amp;pcie30phy {
+	phy-supply = &lt;&amp;vcc3v3_pi6c_03&gt;;
+	status = "okay";
+};
+
+&amp;pcie3x2 {
+	pinctrl-names = "default";
+	pinctrl-0 = &lt;&amp;pcie30x2m1_pins&gt;;
+	reset-gpios = &lt;&amp;gpio2 RK_PD6 GPIO_ACTIVE_HIGH&gt;;
+	vpcie3v3-supply = &lt;&amp;vcc3v3_pcie&gt;;
+	status = "okay";
+};
+
 &amp;pinctrl {
 	cam {
 		vcc_cam_en: vcc_cam_en {</pre>
    <div class="pagination">
        <span>[1]</span><a href='33_2.html'>2</a><a href='33_2.html'>Next&gt;&gt;</a>
    <div>
</body>
