{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711201451004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711201451021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 20:44:10 2024 " "Processing started: Sat Mar 23 20:44:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711201451021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201451021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off do_an_1 -c do_an_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off do_an_1 -c do_an_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201451021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711201454778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711201454778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "qsys/system/synthesis/system.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys/system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_irq_mapper " "Found entity 1: system_irq_mapper" {  } { { "qsys/system/synthesis/submodules/system_irq_mapper.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0 " "Found entity 1: system_mm_interconnect_0" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: system_mm_interconnect_0_rsp_mux_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473572 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_mux " "Found entity 1: system_mm_interconnect_0_rsp_mux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_rsp_demux " "Found entity 1: system_mm_interconnect_0_rsp_demux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: system_mm_interconnect_0_cmd_mux_002" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_mux " "Found entity 1: system_mm_interconnect_0_cmd_mux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: system_mm_interconnect_0_cmd_demux_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_cmd_demux " "Found entity 1: system_mm_interconnect_0_cmd_demux" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_004_default_decode " "Found entity 1: system_mm_interconnect_0_router_004_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473747 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_004 " "Found entity 2: system_mm_interconnect_0_router_004" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473755 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_002_default_decode " "Found entity 1: system_mm_interconnect_0_router_002_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473758 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_002 " "Found entity 2: system_mm_interconnect_0_router_002" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_001_default_decode " "Found entity 1: system_mm_interconnect_0_router_001_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473768 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router_001 " "Found entity 2: system_mm_interconnect_0_router_001" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711201473786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_mm_interconnect_0_router_default_decode " "Found entity 1: system_mm_interconnect_0_router_default_decode" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473789 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_mm_interconnect_0_router " "Found entity 2: system_mm_interconnect_0_router" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_onchip_memory2_0 " "Found entity 1: system_onchip_memory2_0" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2 " "Found entity 1: system_nios2" {  } { { "qsys/system/synthesis/submodules/system_nios2.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201473958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201473958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_register_bank_a_module " "Found entity 1: system_nios2_cpu_register_bank_a_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_nios2_cpu_register_bank_b_module " "Found entity 2: system_nios2_cpu_register_bank_b_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_nios2_cpu_nios2_oci_debug " "Found entity 3: system_nios2_cpu_nios2_oci_debug" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_nios2_cpu_nios2_oci_break " "Found entity 4: system_nios2_cpu_nios2_oci_break" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_nios2_cpu_nios2_oci_xbrk " "Found entity 5: system_nios2_cpu_nios2_oci_xbrk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_nios2_cpu_nios2_oci_dbrk " "Found entity 6: system_nios2_cpu_nios2_oci_dbrk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_nios2_cpu_nios2_oci_itrace " "Found entity 7: system_nios2_cpu_nios2_oci_itrace" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_nios2_cpu_nios2_oci_td_mode " "Found entity 8: system_nios2_cpu_nios2_oci_td_mode" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_nios2_cpu_nios2_oci_dtrace " "Found entity 9: system_nios2_cpu_nios2_oci_dtrace" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: system_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: system_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: system_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_nios2_cpu_nios2_oci_fifo " "Found entity 13: system_nios2_cpu_nios2_oci_fifo" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_nios2_cpu_nios2_oci_pib " "Found entity 14: system_nios2_cpu_nios2_oci_pib" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_nios2_cpu_nios2_oci_im " "Found entity 15: system_nios2_cpu_nios2_oci_im" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_nios2_cpu_nios2_performance_monitors " "Found entity 16: system_nios2_cpu_nios2_performance_monitors" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_nios2_cpu_nios2_avalon_reg " "Found entity 17: system_nios2_cpu_nios2_avalon_reg" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_nios2_cpu_ociram_sp_ram_module " "Found entity 18: system_nios2_cpu_ociram_sp_ram_module" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_nios2_cpu_nios2_ocimem " "Found entity 19: system_nios2_cpu_nios2_ocimem" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_nios2_cpu_nios2_oci " "Found entity 20: system_nios2_cpu_nios2_oci" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_nios2_cpu " "Found entity 21: system_nios2_cpu" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_sysclk " "Found entity 1: system_nios2_cpu_debug_slave_sysclk" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_tck " "Found entity 1: system_nios2_cpu_debug_slave_tck" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_debug_slave_wrapper " "Found entity 1: system_nios2_cpu_debug_slave_wrapper" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_nios2_cpu_test_bench " "Found entity 1: system_nios2_cpu_test_bench" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/system/synthesis/submodules/system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_jtag_uart_0_sim_scfifo_w" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474150 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_jtag_uart_0_scfifo_w " "Found entity 2: system_jtag_uart_0_scfifo_w" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474150 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_jtag_uart_0_sim_scfifo_r" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474150 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_jtag_uart_0_scfifo_r " "Found entity 4: system_jtag_uart_0_scfifo_r" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474150 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_jtag_uart_0 " "Found entity 5: system_jtag_uart_0" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/system_switchs.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/system_switchs.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_SWITCHS " "Found entity 1: system_SWITCHS" {  } { { "qsys/system/synthesis/submodules/system_SWITCHS.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_SWITCHS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/system/synthesis/submodules/custom_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/system/synthesis/submodules/custom_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_led " "Found entity 1: custom_led" {  } { { "qsys/system/synthesis/submodules/custom_led.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/custom_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474180 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "custom_led.v " "Can't analyze file -- file custom_led.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711201474188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_led/tb_custom_led.v 1 1 " "Found 1 design units, including 1 entities, in source file custom_led/tb_custom_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "custom_led/tb_custom_led.v" "" { Text "D:/quartus/do_an_1/custom_led/tb_custom_led.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201474209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "do_an_1.v 1 1 " "Using design file do_an_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 do_an_1 " "Found entity 1: do_an_1" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201474426 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1711201474426 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "do_an_1 " "Elaborating entity \"do_an_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711201474441 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 do_an_1.v(24) " "Output port \"HEX0\" at do_an_1.v(24) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 do_an_1.v(25) " "Output port \"HEX1\" at do_an_1.v(25) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 do_an_1.v(26) " "Output port \"HEX2\" at do_an_1.v(26) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 do_an_1.v(27) " "Output port \"HEX3\" at do_an_1.v(27) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 do_an_1.v(28) " "Output port \"HEX4\" at do_an_1.v(28) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 do_an_1.v(30) " "Output port \"HEX5\" at do_an_1.v(30) has no driver" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1711201474446 "|do_an_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:sys " "Elaborating entity \"system\" for hierarchy \"system:sys\"" {  } { { "do_an_1.v" "sys" { Text "D:/quartus/do_an_1/do_an_1.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201474482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_led system:sys\|custom_led:leds " "Elaborating entity \"custom_led\" for hierarchy \"system:sys\|custom_led:leds\"" {  } { { "qsys/system/synthesis/system.v" "leds" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201474510 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "custom_led.v(53) " "Verilog HDL Case Statement information at custom_led.v(53): all case item expressions in this case statement are onehot" {  } { { "qsys/system/synthesis/submodules/custom_led.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/custom_led.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1711201474511 "|do_an_1|system:sys|custom_led:leds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_SWITCHS system:sys\|system_SWITCHS:switchs " "Elaborating entity \"system_SWITCHS\" for hierarchy \"system:sys\|system_SWITCHS:switchs\"" {  } { { "qsys/system/synthesis/system.v" "switchs" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201474533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0 system:sys\|system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_jtag_uart_0\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\"" {  } { { "qsys/system/synthesis/system.v" "jtag_uart_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201474552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_w system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w " "Elaborating entity \"system_jtag_uart_0_scfifo_w\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_w" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201474578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "wfifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201475105 ""}  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201475105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/quartus/do_an_1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/quartus/do_an_1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/quartus/do_an_1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/quartus/do_an_1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/quartus/do_an_1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/quartus/do_an_1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201475740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201475740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/quartus/do_an_1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_jtag_uart_0_scfifo_r system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r " "Elaborating entity \"system_jtag_uart_0_scfifo_r\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "the_system_jtag_uart_0_scfifo_r" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201475797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201476285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201476315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201476315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201476315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201476315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201476315 ""}  } { { "qsys/system/synthesis/submodules/system_jtag_uart_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201476315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201477802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:sys\|system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2 system:sys\|system_nios2:nios2 " "Elaborating entity \"system_nios2\" for hierarchy \"system:sys\|system_nios2:nios2\"" {  } { { "qsys/system/synthesis/system.v" "nios2" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu " "Elaborating entity \"system_nios2_cpu\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\"" {  } { { "qsys/system/synthesis/submodules/system_nios2.v" "cpu" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_test_bench system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_test_bench:the_system_nios2_cpu_test_bench " "Elaborating entity \"system_nios2_cpu_test_bench\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_test_bench:the_system_nios2_cpu_test_bench\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_test_bench" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_register_bank_a_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a " "Elaborating entity \"system_nios2_cpu_register_bank_a_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_register_bank_a" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201478701 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201478701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201478782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201478782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_a_module:system_nios2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_register_bank_b_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_b_module:system_nios2_cpu_register_bank_b " "Elaborating entity \"system_nios2_cpu_register_bank_b_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_register_bank_b_module:system_nios2_cpu_register_bank_b\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_register_bank_b" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci " "Elaborating entity \"system_nios2_cpu_nios2_oci\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_debug system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug " "Elaborating entity \"system_nios2_cpu_nios2_oci_debug\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_debug" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201478957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altera_std_synchronizer" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_debug:the_system_nios2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479041 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201479041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_break system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_break:the_system_nios2_cpu_nios2_oci_break " "Elaborating entity \"system_nios2_cpu_nios2_oci_break\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_break:the_system_nios2_cpu_nios2_oci_break\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_break" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_xbrk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_xbrk:the_system_nios2_cpu_nios2_oci_xbrk " "Elaborating entity \"system_nios2_cpu_nios2_oci_xbrk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_xbrk:the_system_nios2_cpu_nios2_oci_xbrk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_xbrk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_dbrk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dbrk:the_system_nios2_cpu_nios2_oci_dbrk " "Elaborating entity \"system_nios2_cpu_nios2_oci_dbrk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dbrk:the_system_nios2_cpu_nios2_oci_dbrk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_dbrk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_itrace system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_itrace:the_system_nios2_cpu_nios2_oci_itrace " "Elaborating entity \"system_nios2_cpu_nios2_oci_itrace\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_itrace:the_system_nios2_cpu_nios2_oci_itrace\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_itrace" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_dtrace system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace " "Elaborating entity \"system_nios2_cpu_nios2_oci_dtrace\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_dtrace" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_td_mode system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\|system_nios2_cpu_nios2_oci_td_mode:system_nios2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_nios2_cpu_nios2_oci_td_mode\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_dtrace:the_system_nios2_cpu_nios2_oci_dtrace\|system_nios2_cpu_nios2_oci_td_mode:system_nios2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_compute_input_tm_cnt system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_nios2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_compute_input_tm_cnt:the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo_wrptr_inc system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_wrptr_inc:the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_fifo_cnt_inc system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_nios2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_fifo:the_system_nios2_cpu_nios2_oci_fifo\|system_nios2_cpu_nios2_oci_fifo_cnt_inc:the_system_nios2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_pib system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_pib:the_system_nios2_cpu_nios2_oci_pib " "Elaborating entity \"system_nios2_cpu_nios2_oci_pib\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_pib:the_system_nios2_cpu_nios2_oci_pib\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_pib" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_oci_im system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_im:the_system_nios2_cpu_nios2_oci_im " "Elaborating entity \"system_nios2_cpu_nios2_oci_im\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_oci_im:the_system_nios2_cpu_nios2_oci_im\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_oci_im" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_avalon_reg system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_avalon_reg:the_system_nios2_cpu_nios2_avalon_reg " "Elaborating entity \"system_nios2_cpu_nios2_avalon_reg\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_avalon_reg:the_system_nios2_cpu_nios2_avalon_reg\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_avalon_reg" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_nios2_ocimem system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem " "Elaborating entity \"system_nios2_cpu_nios2_ocimem\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_nios2_ocimem" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_ociram_sp_ram_module system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram " "Elaborating entity \"system_nios2_cpu_ociram_sp_ram_module\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "system_nios2_cpu_ociram_sp_ram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201479620 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201479620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201479697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201479697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_wrapper system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper " "Elaborating entity \"system_nios2_cpu_debug_slave_wrapper\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu.v" "the_system_nios2_cpu_debug_slave_wrapper" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_tck system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_tck:the_system_nios2_cpu_debug_slave_tck " "Elaborating entity \"system_nios2_cpu_debug_slave_tck\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_tck:the_system_nios2_cpu_debug_slave_tck\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "the_system_nios2_cpu_debug_slave_tck" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_nios2_cpu_debug_slave_sysclk system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_sysclk:the_system_nios2_cpu_debug_slave_sysclk " "Elaborating entity \"system_nios2_cpu_debug_slave_sysclk\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|system_nios2_cpu_debug_slave_sysclk:the_system_nios2_cpu_debug_slave_sysclk\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "the_system_nios2_cpu_debug_slave_sysclk" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "system_nios2_cpu_debug_slave_phy" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201479995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Instantiated megafunction \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480004 ""}  } { { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201480004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_nios2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_debug_slave_wrapper:the_system_nios2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_nios2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_onchip_memory2_0 system:sys\|system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_onchip_memory2_0\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "qsys/system/synthesis/system.v" "onchip_memory2_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711201480182 ""}  } { { "qsys/system/synthesis/submodules/system_onchip_memory2_0.v" "" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711201480182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbn1 " "Found entity 1: altsyncram_vbn1" {  } { { "db/altsyncram_vbn1.tdf" "" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201480275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201480275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbn1 system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated " "Elaborating entity \"altsyncram_vbn1\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "D:/quartus/do_an_1/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201480848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201480848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_vbn1.tdf" "decode3" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "D:/quartus/do_an_1/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201480942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201480942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"system:sys\|system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_vbn1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_vbn1.tdf" "mux2" { Text "D:/quartus/do_an_1/db/altsyncram_vbn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201480951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0 system:sys\|system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_mm_interconnect_0\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys/system/synthesis/system.v" "mm_interconnect_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_avalon_slave_0_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "leds_avalon_slave_0_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_debug_mem_slave_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_debug_mem_slave_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switchs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switchs_s1_translator\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "switchs_s1_translator" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router " "Elaborating entity \"system_mm_interconnect_0_router\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router:router\|system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"system_mm_interconnect_0_router_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_001_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_001:router_001\|system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"system_mm_interconnect_0_router_002\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_002" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201481984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_002_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_002:router_002\|system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"system_mm_interconnect_0_router_004\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "router_004" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_router_004_default_decode system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_router_004:router_004\|system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_mm_interconnect_0_cmd_demux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_demux_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_mm_interconnect_0_cmd_mux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_cmd_mux_002 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_demux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_mm_interconnect_0_rsp_demux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_demux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_mm_interconnect_0_rsp_mux\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_rsp_mux_001 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system:sys\|system_mm_interconnect_0:mm_interconnect_0\|system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_irq_mapper system:sys\|system_irq_mapper:irq_mapper " "Elaborating entity \"system_irq_mapper\" for hierarchy \"system:sys\|system_irq_mapper:irq_mapper\"" {  } { { "qsys/system/synthesis/system.v" "irq_mapper" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system:sys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\"" {  } { { "qsys/system/synthesis/system.v" "rst_controller" { Text "D:/quartus/do_an_1/qsys/system/synthesis/system.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system:sys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys/system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/quartus/do_an_1/qsys/system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201482518 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711201483778 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.23.20:44:49 Progress: Loading sld06a70ab7/alt_sld_fab_wrapper_hw.tcl " "2024.03.23.20:44:49 Progress: Loading sld06a70ab7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201489781 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201494730 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201495297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201499451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201499773 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201500012 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201500303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201500325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201500333 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711201501113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld06a70ab7/alt_sld_fab.v" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201501548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201501548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201501818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201501818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201501870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201501870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201502036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201502036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201502254 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201502254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201502254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/quartus/do_an_1/db/ip/sld06a70ab7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711201502386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201502386 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711201506967 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1711201508257 "|do_an_1|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1711201508257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201508490 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711201509839 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201510120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/do_an_1/do_an_1.map.smsg " "Generated suppressed messages file D:/quartus/do_an_1/do_an_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201511361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711201514480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711201514480 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "do_an_1.v" "" { Text "D:/quartus/do_an_1/do_an_1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711201514927 "|do_an_1|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711201514927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1820 " "Implemented 1820 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711201514934 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711201514934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1569 " "Implemented 1569 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711201514934 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711201514934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711201514934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711201514996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 20:45:14 2024 " "Processing ended: Sat Mar 23 20:45:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711201514996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711201514996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711201514996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711201514996 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711201516870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711201516877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 20:45:15 2024 " "Processing started: Sat Mar 23 20:45:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711201516877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711201516877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off do_an_1 -c do_an_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off do_an_1 -c do_an_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711201516877 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711201517114 ""}
{ "Info" "0" "" "Project  = do_an_1" {  } {  } 0 0 "Project  = do_an_1" 0 0 "Fitter" 0 0 1711201517115 ""}
{ "Info" "0" "" "Revision = do_an_1" {  } {  } 0 0 "Revision = do_an_1" 0 0 "Fitter" 0 0 1711201517116 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711201517345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711201517346 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "do_an_1 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"do_an_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711201517374 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711201517445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711201517445 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711201518009 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711201518067 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711201518638 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711201518683 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1711201532513 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1020 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1020 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1711201532688 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1711201532688 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201532689 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711201532759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711201532764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711201532769 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711201532772 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711201532773 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711201532775 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201534147 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711201534147 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711201534159 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/system/synthesis/submodules/system_nios2_cpu.sdc " "Reading SDC File: 'qsys/system/synthesis/submodules/system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711201534165 ""}
{ "Info" "ISTA_SDC_FOUND" "do_an_1.SDC " "Reading SDC File: 'do_an_1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711201534168 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1711201534170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1711201534170 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1711201534207 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711201534209 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711201534210 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711201534210 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711201534387 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711201534390 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711201534390 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201534638 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711201541277 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1711201541901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201556981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711201571301 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711201573734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201573734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711201575428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "D:/quartus/do_an_1/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711201585895 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711201585895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711201659392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711201659392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:19 " "Fitter routing operations ending: elapsed time is 00:01:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201659416 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.22 " "Total time spent on timing analysis during the Fitter is 7.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711201667450 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711201667574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711201669082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711201669085 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711201670325 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711201677918 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/do_an_1/do_an_1.fit.smsg " "Generated suppressed messages file D:/quartus/do_an_1/do_an_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711201678666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6873 " "Peak virtual memory: 6873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711201680674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 20:48:00 2024 " "Processing ended: Sat Mar 23 20:48:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711201680674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711201680674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711201680674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711201680674 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711201682757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711201682769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 20:48:02 2024 " "Processing started: Sat Mar 23 20:48:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711201682769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711201682769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off do_an_1 -c do_an_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off do_an_1 -c do_an_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711201682769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711201684028 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711201696445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711201697073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 20:48:17 2024 " "Processing ended: Sat Mar 23 20:48:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711201697073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711201697073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711201697073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711201697073 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711201697813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711201698831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711201698840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 20:48:18 2024 " "Processing started: Sat Mar 23 20:48:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711201698840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711201698840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta do_an_1 -c do_an_1 " "Command: quartus_sta do_an_1 -c do_an_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711201698842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711201699029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711201700316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711201700316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201700385 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201700386 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711201701175 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1711201701175 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys/system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711201701194 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys/system/synthesis/submodules/system_nios2_cpu.sdc " "Reading SDC File: 'qsys/system/synthesis/submodules/system_nios2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711201701202 ""}
{ "Info" "ISTA_SDC_FOUND" "do_an_1.SDC " "Reading SDC File: 'do_an_1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711201701215 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711201701217 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1711201701218 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711201701237 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711201701237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201701347 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711201701350 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711201701378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.363 " "Worst-case setup slack is 10.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.363               0.000 CLOCK_50  " "   10.363               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.807               0.000 altera_reserved_tck  " "   10.807               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201701496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 CLOCK_50  " "    0.303               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201701515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.712 " "Worst-case recovery slack is 15.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.712               0.000 CLOCK_50  " "   15.712               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701527 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.728               0.000 altera_reserved_tck  " "   17.728               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701527 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201701527 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.615 " "Worst-case removal slack is 0.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.615               0.000 altera_reserved_tck  " "    0.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 CLOCK_50  " "    0.686               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201701536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.870 " "Worst-case minimum pulse width slack is 8.870" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.172               0.000 altera_reserved_tck  " "   19.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201701541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201701541 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.577 ns " "Worst Case Available Settling Time: 18.577 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201701576 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201701576 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711201701583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711201701646 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711201703792 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711201704044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711201704044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201704138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.649 " "Worst-case setup slack is 10.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.649               0.000 CLOCK_50  " "   10.649               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.882               0.000 altera_reserved_tck  " "   10.882               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201704198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.107 " "Worst-case hold slack is 0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 altera_reserved_tck  " "    0.107               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 CLOCK_50  " "    0.275               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201704220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.890 " "Worst-case recovery slack is 15.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.890               0.000 CLOCK_50  " "   15.890               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.796               0.000 altera_reserved_tck  " "   17.796               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201704232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.554 " "Worst-case removal slack is 0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 altera_reserved_tck  " "    0.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.619               0.000 CLOCK_50  " "    0.619               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201704239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.910 " "Worst-case minimum pulse width slack is 8.910" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.910               0.000 CLOCK_50  " "    8.910               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.176               0.000 altera_reserved_tck  " "   19.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201704242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201704242 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.595 ns " "Worst Case Available Settling Time: 18.595 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201704274 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201704274 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711201704278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711201704529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711201706539 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711201706802 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711201706802 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201706907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.888 " "Worst-case setup slack is 12.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.888               0.000 altera_reserved_tck  " "   12.888               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.954               0.000 CLOCK_50  " "   13.954               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201706931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.019 " "Worst-case hold slack is 0.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 altera_reserved_tck  " "    0.019               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201706952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.991 " "Worst-case recovery slack is 16.991" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.991               0.000 CLOCK_50  " "   16.991               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.804               0.000 altera_reserved_tck  " "   18.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201706960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.249 " "Worst-case removal slack is 0.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249               0.000 altera_reserved_tck  " "    0.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK_50  " "    0.390               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201706972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.475 " "Worst-case minimum pulse width slack is 8.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.475               0.000 CLOCK_50  " "    8.475               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.143               0.000 altera_reserved_tck  " "   19.143               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201706976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201706976 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.113 ns " "Worst Case Available Settling Time: 19.113 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707009 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201707009 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711201707014 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: sys\|nios2\|cpu\|the_system_nios2_cpu_nios2_oci\|the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: system:sys\|system_nios2:nios2\|system_nios2_cpu:cpu\|system_nios2_cpu_nios2_oci:the_system_nios2_cpu_nios2_oci\|system_nios2_cpu_nios2_ocimem:the_system_nios2_cpu_nios2_ocimem\|system_nios2_cpu_ociram_sp_ram_module:system_nios2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1711201707320 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1711201707320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201707428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.011 " "Worst-case setup slack is 13.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.011               0.000 altera_reserved_tck  " "   13.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.601               0.000 CLOCK_50  " "   14.601               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201707449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.006 " "Worst-case hold slack is 0.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 altera_reserved_tck  " "    0.006               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201707474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.365 " "Worst-case recovery slack is 17.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.365               0.000 CLOCK_50  " "   17.365               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.969               0.000 altera_reserved_tck  " "   18.969               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201707488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.207 " "Worst-case removal slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 altera_reserved_tck  " "    0.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 CLOCK_50  " "    0.324               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201707497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.430 " "Worst-case minimum pulse width slack is 8.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.430               0.000 CLOCK_50  " "    8.430               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.156               0.000 altera_reserved_tck  " "   19.156               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711201707507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711201707507 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 18 synchronizer chains. " "Report Metastability: Found 18 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 18 " "Number of Synchronizer Chains Found: 18" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.722" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.173 ns " "Worst Case Available Settling Time: 19.173 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711201707530 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711201707530 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711201709770 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711201709772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5226 " "Peak virtual memory: 5226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711201709892 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 20:48:29 2024 " "Processing ended: Sat Mar 23 20:48:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711201709892 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711201709892 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711201709892 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711201709892 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 68 s " "Quartus Prime Full Compilation was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711201710768 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711202460809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711202460825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 23 21:01:00 2024 " "Processing started: Sat Mar 23 21:01:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711202460825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711202460825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp do_an_1 -c do_an_1 --netlist_type=sgate " "Command: quartus_npp do_an_1 -c do_an_1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711202460825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1711202461328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711202462446 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 23 21:01:02 2024 " "Processing ended: Sat Mar 23 21:01:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711202462446 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711202462446 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711202462446 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1711202462446 ""}
