# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:17 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16_2.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Mux_16_2.sv 
# -- Compiling module Mux_16_2
# -- Compiling module Mux_16_2_tb
# 
# Top level modules:
# 	Mux_16_2_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:18 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 00:57:18 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:19 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 00:57:19 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataPath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:19 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./DataPath.sv 
# -- Compiling module DataPath
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 00:57:19 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Processor.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:57:19 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Processor.sv 
# -- Compiling module Processor
# -- Compiling module Processor_tb
# 
# Top level modules:
# 	Processor_tb
# End time: 00:57:19 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Processor_tb 
# Start time: 00:57:19 on Jun 04,2020
# Loading sv_std.std
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading work.DataPath
# Loading work.DataMem
# Loading work.Mux_16_2
# Loading work.RegisterFile
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ControlUnit.sv(21): [PCDPC] - Port size (7) does not match connection size (8) for port 'address'. The port definition is at: ./InstructionMem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/DUT/U1/U1 File: ./InstructionMem.v
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Processor_tb/clk
# add wave -noupdate /Processor_tb/Reset
# add wave -noupdate /Processor_tb/IR_Out
# add wave -noupdate /Processor_tb/PC_Out
# add wave -noupdate /Processor_tb/State
# add wave -noupdate /Processor_tb/NextState
# add wave -noupdate /Processor_tb/ALU_A
# add wave -noupdate /Processor_tb/ALU_B
# add wave -noupdate /Processor_tb/ALU_Out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {63 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =0 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   x State =  x NextState =  0 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =10 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   x State =  0 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =30 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   0 State =  0 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =70 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   0 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =90 IR_Out =0010000010110001 PC_Out =   1 State =  2 NextState =  4 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =110 IR_Out =0010000010110001 PC_Out =   1 State =  4 NextState =  5 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =130 IR_Out =0010000010110001 PC_Out =   1 State =  5 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =150 IR_Out =0010000010110001 PC_Out =   1 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =170 IR_Out =0010000110110010 PC_Out =   2 State =  2 NextState =  4 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =190 IR_Out =0010000110110010 PC_Out =   2 State =  4 NextState =  5 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =210 IR_Out =0010000110110010 PC_Out =   2 State =  5 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =230 IR_Out =0010000110110010 PC_Out =   2 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =250 IR_Out =0010000001100011 PC_Out =   3 State =  2 NextState =  4 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =270 IR_Out =0010000001100011 PC_Out =   3 State =  4 NextState =  5 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =290 IR_Out =0010000001100011 PC_Out =   3 State =  5 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =310 IR_Out =0010000001100011 PC_Out =   3 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =330 IR_Out =0010100010100100 PC_Out =   4 State =  2 NextState =  4 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =350 IR_Out =0010100010100100 PC_Out =   4 State =  4 NextState =  5 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =370 IR_Out =0010100010100100 PC_Out =   4 State =  5 NextState =  1 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =390 IR_Out =0010100010100100 PC_Out =   4 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =410 IR_Out =0100000101000101 PC_Out =   5 State =  2 NextState =  8 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =430 IR_Out =0100000101000101 PC_Out =   5 State =  8 NextState =  1 ALU_A =           52229 ALU_B =           41024 ALU_Out =           11205
# Time =450 IR_Out =0100000101000101 PC_Out =   5 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =470 IR_Out =0100001100100110 PC_Out =   6 State =  2 NextState =  8 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =490 IR_Out =0100001100100110 PC_Out =   6 State =  8 NextState =  1 ALU_A =            4268 ALU_B =             437 ALU_Out =            3831
# Time =510 IR_Out =0100001100100110 PC_Out =   6 State =  1 NextState =  2 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =530 IR_Out =0011010101100000 PC_Out =   7 State =  2 NextState =  7 ALU_A =               x ALU_B =               x ALU_Out =               0
# Time =550 IR_Out =0011010101100000 PC_Out =   7 State =  7 NextState =  1 ALU_A =           11205 ALU_B =            3831 ALU_Out =           15036
# Time =570 IR_Out =0011010101100000 PC_Out =   7 State =  1 NextState =  2 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# Time =590 IR_Out =0001000011001101 PC_Out =   8 State =  2 NextState =  6 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# Time =610 IR_Out =0001000011001101 PC_Out =   8 State =  6 NextState =  1 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# Time =630 IR_Out =0001000011001101 PC_Out =   8 State =  1 NextState =  2 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# Time =650 IR_Out =0101000000000000 PC_Out =   9 State =  2 NextState =  9 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# Time =670 IR_Out =0101000000000000 PC_Out =   9 State =  9 NextState =  9 ALU_A =           15036 ALU_B =           15036 ALU_Out =               0
# ** Note: $stop    : ./Processor.sv(61)
#    Time: 732 ps  Iteration: 0  Instance: /Processor_tb
# Break in Module Processor_tb at ./Processor.sv line 61
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 769 ps
# 
# End
do runrtl.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 01:02:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./StateMachine.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./StateMachine.sv 
# -- Compiling module StateMachine
# ** Note: (vlog-143) Recognized 1 FSM in module "StateMachine(verilog)".
# -- Compiling module StateMachine_tb
# 
# Top level modules:
# 	StateMachine_tb
# End time: 01:02:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./PC_Counter.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./PC_Counter.sv 
# -- Compiling module PC_Counter
# -- Compiling module PC_Counter_tb
# 
# Top level modules:
# 	PC_Counter_tb
# End time: 01:02:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Instruc_Reg.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 01:02:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ControlUnit.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./ControlUnit.sv 
# -- Compiling module ControlUnit
# -- Compiling module ControlUnit_tb
# 
# Top level modules:
# 	ControlUnit_tb
# End time: 01:02:49 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:49 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Mux_16_2.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Mux_16_2.sv 
# -- Compiling module Mux_16_2
# -- Compiling module Mux_16_2_tb
# 
# Top level modules:
# 	Mux_16_2_tb
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./RegisterFile.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./RegisterFile.sv 
# -- Compiling module RegisterFile
# -- Compiling module RegisterFile_tb
# 
# Top level modules:
# 	RegisterFile_tb
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./ALU.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./ALU.sv 
# -- Compiling module ALU
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataPath.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./DataPath.sv 
# -- Compiling module DataPath
# -- Compiling module DataPath_tb
# 
# Top level modules:
# 	DataPath_tb
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./Processor.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:02:50 on Jun 04,2020
# vlog -reportprogress 300 -work work "+acc" ./Processor.sv 
# -- Compiling module Processor
# -- Compiling module Processor_tb
# 
# Top level modules:
# 	Processor_tb
# End time: 01:02:50 on Jun 04,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Processor_tb
# End time: 01:02:56 on Jun 04,2020, Elapsed time: 0:05:37
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Processor_tb 
# Start time: 01:02:56 on Jun 04,2020
# Loading sv_std.std
# Loading work.Processor_tb
# Loading work.Processor
# Loading work.ControlUnit
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading work.Instruc_Reg
# Loading work.StateMachine
# Loading work.PC_Counter
# Loading work.DataPath
# Loading work.DataMem
# Loading work.Mux_16_2
# Loading work.RegisterFile
# Loading work.ALU
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./ControlUnit.sv(21): [PCDPC] - Port size (7) does not match connection size (8) for port 'address'. The port definition is at: ./InstructionMem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /Processor_tb/DUT/U1/U1 File: ./InstructionMem.v
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Processor_tb/clk
# add wave -noupdate /Processor_tb/Reset
# add wave -noupdate /Processor_tb/IR_Out
# add wave -noupdate /Processor_tb/PC_Out
# add wave -noupdate /Processor_tb/State
# add wave -noupdate /Processor_tb/NextState
# add wave -noupdate /Processor_tb/ALU_A
# add wave -noupdate /Processor_tb/ALU_B
# add wave -noupdate /Processor_tb/ALU_Out
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {63 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# Time =0 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   x State =  x NextState =  0 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =10 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   x State =  0 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =30 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   0 State =  0 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =70 IR_Out =xxxxxxxxxxxxxxxx PC_Out =   0 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =90 IR_Out =0010000010110001 PC_Out =   1 State =  2 NextState =  4 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =110 IR_Out =0010000010110001 PC_Out =   1 State =  4 NextState =  5 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =130 IR_Out =0010000010110001 PC_Out =   1 State =  5 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =150 IR_Out =0010000010110001 PC_Out =   1 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =170 IR_Out =0010000110110010 PC_Out =   2 State =  2 NextState =  4 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =190 IR_Out =0010000110110010 PC_Out =   2 State =  4 NextState =  5 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =210 IR_Out =0010000110110010 PC_Out =   2 State =  5 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =230 IR_Out =0010000110110010 PC_Out =   2 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =250 IR_Out =0010000001100011 PC_Out =   3 State =  2 NextState =  4 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =270 IR_Out =0010000001100011 PC_Out =   3 State =  4 NextState =  5 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =290 IR_Out =0010000001100011 PC_Out =   3 State =  5 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =310 IR_Out =0010000001100011 PC_Out =   3 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =330 IR_Out =0010100010100100 PC_Out =   4 State =  2 NextState =  4 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =350 IR_Out =0010100010100100 PC_Out =   4 State =  4 NextState =  5 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =370 IR_Out =0010100010100100 PC_Out =   4 State =  5 NextState =  1 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =390 IR_Out =0010100010100100 PC_Out =   4 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =410 IR_Out =0100000101000101 PC_Out =   5 State =  2 NextState =  8 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =430 IR_Out =0100000101000101 PC_Out =   5 State =  8 NextState =  1 ALU_A =  52229 ALU_B =  41024 ALU_Out =  11205
# Time =450 IR_Out =0100000101000101 PC_Out =   5 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =470 IR_Out =0100001100100110 PC_Out =   6 State =  2 NextState =  8 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =490 IR_Out =0100001100100110 PC_Out =   6 State =  8 NextState =  1 ALU_A =   4268 ALU_B =    437 ALU_Out =   3831
# Time =510 IR_Out =0100001100100110 PC_Out =   6 State =  1 NextState =  2 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =530 IR_Out =0011010101100000 PC_Out =   7 State =  2 NextState =  7 ALU_A =      x ALU_B =      x ALU_Out =      0
# Time =550 IR_Out =0011010101100000 PC_Out =   7 State =  7 NextState =  1 ALU_A =  11205 ALU_B =   3831 ALU_Out =  15036
# Time =570 IR_Out =0011010101100000 PC_Out =   7 State =  1 NextState =  2 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# Time =590 IR_Out =0001000011001101 PC_Out =   8 State =  2 NextState =  6 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# Time =610 IR_Out =0001000011001101 PC_Out =   8 State =  6 NextState =  1 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# Time =630 IR_Out =0001000011001101 PC_Out =   8 State =  1 NextState =  2 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# Time =650 IR_Out =0101000000000000 PC_Out =   9 State =  2 NextState =  9 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# Time =670 IR_Out =0101000000000000 PC_Out =   9 State =  9 NextState =  9 ALU_A =  15036 ALU_B =  15036 ALU_Out =      0
# ** Note: $stop    : ./Processor.sv(61)
#    Time: 732 ps  Iteration: 0  Instance: /Processor_tb
# Break in Module Processor_tb at ./Processor.sv line 61
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 769 ps
# 
# End
