BOOL F_1 ( T_1 V_1 , T_2 V_2 )\r\n{\r\nT_3 V_3 [ 4 ] ;\r\nV_3 [ 0 ] = ( T_3 ) V_2 ;\r\nV_3 [ 1 ] = ( T_3 ) ( V_2 >> 8 ) ;\r\nV_3 [ 2 ] = ( T_3 ) ( V_2 >> 16 ) ;\r\nV_3 [ 3 ] = ( T_3 ) ( V_2 >> 24 ) ;\r\nF_2 ( V_1 ,\r\nV_4 ,\r\n0 ,\r\n0 ,\r\n4 ,\r\nV_3\r\n) ;\r\nreturn TRUE ;\r\n}\r\nBOOL F_3 (\r\nT_1 V_1 ,\r\nunsigned int V_5 ,\r\nunsigned int V_6\r\n)\r\n{\r\nBOOL V_7 = TRUE ;\r\nT_3 V_8 = V_1 -> V_9 ;\r\nif ( V_1 -> V_10 != 0 ) {\r\nreturn TRUE ;\r\n}\r\nswitch ( V_5 ) {\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\ncase V_14 :\r\nV_8 = V_1 -> V_15 [ V_6 - 1 ] ;\r\nbreak;\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\nif ( V_6 > V_23 ) {\r\nV_8 = V_1 -> V_24 [ V_6 - 15 ] ;\r\n} else {\r\nV_8 = V_1 -> V_25 [ V_6 - 1 ] ;\r\n}\r\nbreak;\r\n}\r\nV_7 = F_4 ( V_1 , V_8 , V_5 ) ;\r\nreturn V_7 ;\r\n}\r\nBOOL F_4 (\r\nT_1 V_1 ,\r\nT_3 V_8 ,\r\nunsigned int V_5\r\n)\r\n{\r\nBOOL V_7 = TRUE ;\r\nif ( V_1 -> V_26 == V_8 )\r\nreturn TRUE ;\r\nV_1 -> V_26 = V_8 ;\r\nswitch ( V_1 -> V_27 ) {\r\ncase V_28 :\r\nif ( V_1 -> V_26 >= V_29 )\r\nreturn FALSE ;\r\nV_7 &= F_1 ( V_1 , V_30 [ V_1 -> V_26 ] ) ;\r\nif ( V_5 <= V_14 )\r\nV_7 &= F_1 ( V_1 , 0x0001B400 + ( V_31 << 3 ) + V_32 ) ;\r\nelse\r\nV_7 &= F_1 ( V_1 , 0x0005A400 + ( V_31 << 3 ) + V_32 ) ;\r\nbreak;\r\ncase V_33 :\r\nif ( V_1 -> V_26 >= V_29 )\r\nreturn FALSE ;\r\nV_7 &= F_1 ( V_1 , V_30 [ V_1 -> V_26 ] ) ;\r\nif ( V_5 <= V_14 ) {\r\nV_7 &= F_1 ( V_1 , 0x040C1400 + ( V_31 << 3 ) + V_32 ) ;\r\nV_7 &= F_1 ( V_1 , 0x00299B00 + ( V_31 << 3 ) + V_32 ) ;\r\n} else {\r\nV_7 &= F_1 ( V_1 , 0x0005A400 + ( V_31 << 3 ) + V_32 ) ;\r\nV_7 &= F_1 ( V_1 , 0x00099B00 + ( V_31 << 3 ) + V_32 ) ;\r\n}\r\nbreak;\r\ncase V_34 :\r\n{\r\nT_2 V_35 ;\r\nif ( V_5 <= V_14 ) {\r\nV_7 &= F_1 ( V_1 , 0x111BB900 + ( V_36 << 3 ) + V_32 ) ;\r\n}\r\nelse {\r\nV_7 &= F_1 ( V_1 , 0x221BB900 + ( V_36 << 3 ) + V_32 ) ;\r\n}\r\nif ( V_1 -> V_26 > V_37 ) return FALSE ;\r\nV_35 = 0x080C0B00 | ( ( V_1 -> V_26 ) << 12 ) |\r\n( V_36 << 3 ) | V_32 ;\r\nV_7 &= F_1 ( V_1 , V_35 ) ;\r\nbreak;\r\n}\r\nbreak;\r\ncase V_38 :\r\n{\r\nT_2 V_39 ;\r\nif ( V_1 -> V_26 >= V_40 )\r\nreturn FALSE ;\r\nV_39 = ( ( 0x3F - V_1 -> V_26 ) << 20 ) | ( 0x17 << 8 ) |\r\n( V_41 << 3 ) | V_32 ;\r\nV_7 &= F_1 ( V_1 , V_39 ) ;\r\nbreak;\r\n}\r\ncase V_42 :\r\n{\r\nT_2 V_39 ;\r\nif ( V_1 -> V_26 >= V_40 )\r\nreturn FALSE ;\r\nif ( V_5 <= V_14 ) {\r\nV_39 = ( ( 0x3F - V_1 -> V_26 ) << 20 ) | ( 0xE07 << 8 ) |\r\n( V_41 << 3 ) | V_32 ;\r\nV_7 &= F_1 ( V_1 , V_39 ) ;\r\nV_7 &= F_1 ( V_1 , 0x03C6A200 + ( V_41 << 3 ) + V_32 ) ;\r\nif ( V_1 -> V_43 . V_44 != V_45 ) {\r\nF_5 ( V_46 , V_47 L_1 , V_1 -> V_43 . V_48 ) ;\r\nV_7 &= F_1 ( V_1 , V_49 [ V_1 -> V_43 . V_48 - 1 ] ) ;\r\n} else {\r\nF_5 ( V_46 , V_47 L_1 , V_1 -> V_43 . V_50 ) ;\r\nV_7 &= F_1 ( V_1 , V_49 [ V_1 -> V_43 . V_50 - 1 ] ) ;\r\n}\r\nV_7 &= F_1 ( V_1 , 0x015C0800 + ( V_41 << 3 ) + V_32 ) ;\r\n} else {\r\nF_5 ( V_46 , V_47 L_2 ) ;\r\nV_39 = ( ( 0x3F - V_1 -> V_26 ) << 20 ) | ( 0x7 << 8 ) |\r\n( V_41 << 3 ) | V_32 ;\r\nV_7 &= F_1 ( V_1 , V_39 ) ;\r\nV_7 &= F_1 ( V_1 , 0x00C6A200 + ( V_41 << 3 ) + V_32 ) ;\r\nV_7 &= F_1 ( V_1 , 0x016BC600 + ( V_41 << 3 ) + V_32 ) ;\r\nV_7 &= F_1 ( V_1 , 0x00900800 + ( V_41 << 3 ) + V_32 ) ;\r\n}\r\nbreak;\r\n}\r\ncase V_51 :\r\n{\r\nT_2 V_52 ;\r\nif ( V_1 -> V_26 >= V_53 )\r\nreturn FALSE ;\r\nV_52 = ( ( 0x3F - V_1 -> V_26 ) << 20 ) | ( 0x27 << 8 ) |\r\n( V_54 << 3 ) | V_32 ;\r\nV_7 &= F_1 ( V_1 , V_52 ) ;\r\nbreak;\r\n}\r\ndefault :\r\nbreak;\r\n}\r\nreturn V_7 ;\r\n}\r\nvoid\r\nF_6 (\r\nT_1 V_1 ,\r\nT_3 V_55 ,\r\nlong * V_56\r\n)\r\n{\r\nT_3 V_57 = ( ( ( V_55 & 0xC0 ) >> 6 ) & 0x03 ) ;\r\nsigned long V_58 = ( V_55 & 0x3F ) ;\r\nsigned long V_59 = 0 ;\r\nT_3 V_60 [ 4 ] = { 0 , 18 , 0 , 40 } ;\r\nswitch ( V_1 -> V_27 ) {\r\ncase V_28 :\r\ncase V_33 :\r\ncase V_34 :\r\ncase V_38 :\r\ncase V_42 :\r\ncase V_51 :\r\nV_59 = V_60 [ V_57 ] ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\n* V_56 = - 1 * ( V_59 + V_58 * 2 ) ;\r\n}\r\nvoid\r\nF_7 (\r\nT_1 V_1\r\n)\r\n{\r\nT_4 V_61 = 0 , V_62 = 0 , V_63 = 0 ;\r\nT_5 V_64 = NULL , V_65 = NULL , V_66 = NULL ;\r\nT_4 V_67 , V_68 ;\r\nT_3 V_69 [ 256 ] ;\r\nswitch ( V_1 -> V_27 ) {\r\ncase V_28 :\r\ncase V_33 :\r\nV_61 = V_70 * 3 ;\r\nV_62 = V_23 * 3 ;\r\nV_63 = V_23 * 3 ;\r\nV_64 = & ( V_71 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_72 [ 0 ] [ 0 ] ) ;\r\nV_66 = & ( V_73 [ 0 ] [ 0 ] ) ;\r\nbreak;\r\ncase V_34 :\r\nV_61 = V_74 * 3 ;\r\nV_62 = V_75 * 3 ;\r\nV_63 = V_75 * 3 ;\r\nV_64 = & ( V_76 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_77 [ 0 ] [ 0 ] ) ;\r\nV_66 = & ( V_78 [ 0 ] [ 0 ] ) ;\r\nbreak;\r\ncase V_38 :\r\nV_61 = V_79 * 3 ;\r\nV_62 = V_23 * 3 ;\r\nV_63 = V_23 * 3 ;\r\nV_64 = & ( V_80 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_81 [ 0 ] [ 0 ] ) ;\r\nV_66 = & ( V_82 [ 0 ] [ 0 ] ) ;\r\nbreak;\r\ncase V_42 :\r\nV_61 = V_79 * 3 ;\r\nV_62 = V_23 * 3 ;\r\nV_63 = V_23 * 3 ;\r\nV_64 = & ( V_83 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_81 [ 0 ] [ 0 ] ) ;\r\nV_66 = & ( V_82 [ 0 ] [ 0 ] ) ;\r\nbreak;\r\ncase V_51 :\r\nV_61 = V_84 * 3 ;\r\nV_62 = V_75 * 3 ;\r\nV_63 = V_75 * 3 ;\r\nV_64 = & ( V_85 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_86 [ 0 ] [ 0 ] ) ;\r\nV_66 = & ( V_87 [ 0 ] [ 0 ] ) ;\r\nbreak;\r\n}\r\nmemcpy ( V_69 , V_64 , V_61 ) ;\r\nF_2 ( V_1 ,\r\nV_88 ,\r\n0 ,\r\nV_89 ,\r\nV_61 ,\r\nV_69\r\n) ;\r\nV_68 = 0 ;\r\nwhile ( V_62 > 0 ) {\r\nif ( V_62 >= 64 ) {\r\nV_67 = 64 ;\r\n} else {\r\nV_67 = V_62 ;\r\n}\r\nmemcpy ( V_69 , V_65 , V_67 ) ;\r\nF_2 ( V_1 ,\r\nV_88 ,\r\nV_68 ,\r\nV_90 ,\r\nV_67 ,\r\nV_69 ) ;\r\nV_62 -= V_67 ;\r\nV_68 += V_67 ;\r\nV_65 += V_67 ;\r\n}\r\nV_68 = 0 ;\r\nwhile ( V_63 > 0 ) {\r\nif ( V_63 >= 64 ) {\r\nV_67 = 64 ;\r\n} else {\r\nV_67 = V_63 ;\r\n}\r\nmemcpy ( V_69 , V_66 , V_67 ) ;\r\nF_2 ( V_1 ,\r\nV_88 ,\r\nV_68 ,\r\nV_91 ,\r\nV_67 ,\r\nV_69 ) ;\r\nV_63 -= V_67 ;\r\nV_68 += V_67 ;\r\nV_66 += V_67 ;\r\n}\r\nif ( V_1 -> V_27 == V_34 ) {\r\nV_61 = V_74 * 3 ;\r\nV_62 = V_75 * 3 ;\r\nV_64 = & ( V_92 [ 0 ] [ 0 ] ) ;\r\nV_65 = & ( V_93 [ 0 ] [ 0 ] ) ;\r\nmemcpy ( V_69 , V_64 , V_61 ) ;\r\nF_2 ( V_1 ,\r\nV_88 ,\r\n0 ,\r\nV_94 ,\r\nV_61 ,\r\nV_69 ) ;\r\nV_68 = 0 ;\r\nwhile ( V_62 > 0 ) {\r\nif ( V_62 >= 64 ) {\r\nV_67 = 64 ;\r\n} else {\r\nV_67 = V_62 ;\r\n}\r\nmemcpy ( V_69 , V_65 , V_67 ) ;\r\nF_2 ( V_1 ,\r\nV_88 ,\r\nV_68 ,\r\nV_95 ,\r\nV_67 ,\r\nV_69 ) ;\r\nV_62 -= V_67 ;\r\nV_68 += V_67 ;\r\nV_65 += V_67 ;\r\n}\r\n}\r\n}\r\nBOOL F_8 (\r\nT_1 V_1 ,\r\nT_3 V_96 ,\r\nBOOL V_97 )\r\n{\r\nBOOL V_7 ;\r\nV_7 = TRUE ;\r\nif( V_97 )\r\nV_7 &= F_1 ( V_1 , V_49 [ V_96 - 1 ] ) ;\r\nelse\r\nV_7 &= F_1 ( V_1 , 0x016BC600 + ( V_41 << 3 ) + V_32 ) ;\r\nreturn V_7 ;\r\n}
