{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684641336910 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641336910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:55:36 2023 " "Processing started: Sun May 21 11:55:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641336910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641336910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_clock -c key_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641336910 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684641339644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684641339644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_4khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_4khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_4Khz " "Found entity 1: clk_div_4Khz" {  } { { "clk_div_4Khz.v" "" { Text "D:/051501/key_/clk_div_4Khz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file key_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_clock " "Found entity 1: key_clock" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_scan.v(150) " "Verilog HDL information at seg7_scan.v(150): always construct contains both blocking and non-blocking assignments" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641352222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_scan " "Found entity 1: seg7_scan" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_scan.v(130) " "Verilog HDL information at key_scan.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641352237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file key_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_25hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_25hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_25hz " "Found entity 1: clk_div_25hz" {  } { { "clk_div_25hz.v" "" { Text "D:/051501/key_/clk_div_25hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352237 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control.v(13) " "Verilog HDL information at control.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "control.v" "" { Text "D:/051501/key_/control.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1684641352253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/051501/key_/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runing.v 1 1 " "Found 1 design units, including 1 entities, in source file runing.v" { { "Info" "ISGN_ENTITY_NAME" "1 runing " "Found entity 1: runing" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641352253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641352253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key_vale key_clock.v(30) " "Verilog HDL Implicit Net warning at key_clock.v(30): created implicit net for \"key_vale\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641352253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_clock " "Elaborating entity \"key_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684641353175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_4Khz clk_div_4Khz:U1 " "Elaborating entity \"clk_div_4Khz\" for hierarchy \"clk_div_4Khz:U1\"" {  } { { "key_clock.v" "U1" { Text "D:/051501/key_/key_clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_25hz clk_div_25hz:U4 " "Elaborating entity \"clk_div_25hz\" for hierarchy \"clk_div_25hz:U4\"" {  } { { "key_clock.v" "U4" { Text "D:/051501/key_/key_clock.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_div_25hz.v(34) " "Verilog HDL assignment warning at clk_div_25hz.v(34): truncated value with size 32 to match size of target (25)" {  } { { "clk_div_25hz.v" "" { Text "D:/051501/key_/clk_div_25hz.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|clk_div_25hz:U4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_scan:U3 " "Elaborating entity \"key_scan\" for hierarchy \"key_scan:U3\"" {  } { { "key_clock.v" "U3" { Text "D:/051501/key_/key_clock.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(180) " "Verilog HDL assignment warning at key_scan.v(180): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(181) " "Verilog HDL assignment warning at key_scan.v(181): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(182) " "Verilog HDL assignment warning at key_scan.v(182): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(190) " "Verilog HDL assignment warning at key_scan.v(190): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(191) " "Verilog HDL assignment warning at key_scan.v(191): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 key_scan.v(192) " "Verilog HDL assignment warning at key_scan.v(192): truncated value with size 32 to match size of target (6)" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353190 "|key_clock|key_scan:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runing runing:U6 " "Elaborating entity \"runing\" for hierarchy \"runing:U6\"" {  } { { "key_clock.v" "U6" { Text "D:/051501/key_/key_clock.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 runing.v(23) " "Verilog HDL assignment warning at runing.v(23): truncated value with size 32 to match size of target (25)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(46) " "Verilog HDL assignment warning at runing.v(46): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(49) " "Verilog HDL assignment warning at runing.v(49): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|runing:U6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 runing.v(55) " "Verilog HDL assignment warning at runing.v(55): truncated value with size 32 to match size of target (6)" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|runing:U6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_scan seg7_scan:U2 " "Elaborating entity \"seg7_scan\" for hierarchy \"seg7_scan:U2\"" {  } { { "key_clock.v" "U2" { Text "D:/051501/key_/key_clock.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec seg7_scan.v(155) " "Verilog HDL Always Construct warning at seg7_scan.v(155): variable \"sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(155) " "Verilog HDL assignment warning at seg7_scan.v(155): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(157) " "Verilog HDL Case Statement warning at seg7_scan.v(157): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 157 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sec seg7_scan.v(172) " "Verilog HDL Always Construct warning at seg7_scan.v(172): variable \"sec\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(172) " "Verilog HDL assignment warning at seg7_scan.v(172): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(174) " "Verilog HDL Case Statement warning at seg7_scan.v(174): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 174 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min seg7_scan.v(189) " "Verilog HDL Always Construct warning at seg7_scan.v(189): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(189) " "Verilog HDL assignment warning at seg7_scan.v(189): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(191) " "Verilog HDL Case Statement warning at seg7_scan.v(191): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 191 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "min seg7_scan.v(207) " "Verilog HDL Always Construct warning at seg7_scan.v(207): variable \"min\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(207) " "Verilog HDL assignment warning at seg7_scan.v(207): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(209) " "Verilog HDL Case Statement warning at seg7_scan.v(209): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 209 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hou seg7_scan.v(224) " "Verilog HDL Always Construct warning at seg7_scan.v(224): variable \"hou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(224) " "Verilog HDL assignment warning at seg7_scan.v(224): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(226) " "Verilog HDL Case Statement warning at seg7_scan.v(226): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 226 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hou seg7_scan.v(241) " "Verilog HDL Always Construct warning at seg7_scan.v(241): variable \"hou\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 241 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 seg7_scan.v(241) " "Verilog HDL assignment warning at seg7_scan.v(241): truncated value with size 32 to match size of target (7)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(243) " "Verilog HDL Case Statement warning at seg7_scan.v(243): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 243 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7_scan.v(152) " "Verilog HDL Case Statement warning at seg7_scan.v(152): incomplete case statement has no default case item" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg7_scan.v(152) " "Verilog HDL Case Statement information at seg7_scan.v(152): all case item expressions in this case statement are onehot" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"val\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SEL seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"SEL\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DIG_OUT seg7_scan.v(150) " "Verilog HDL Always Construct warning at seg7_scan.v(150): inferring latch(es) for variable \"DIG_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[0\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[0\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[1\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[1\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[2\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[2\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[3\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[3\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[4\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[4\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[5\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[5\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[6\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[6\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIG_OUT\[7\] seg7_scan.v(150) " "Inferred latch for \"DIG_OUT\[7\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[0\] seg7_scan.v(150) " "Inferred latch for \"SEL\[0\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[1\] seg7_scan.v(150) " "Inferred latch for \"SEL\[1\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[2\] seg7_scan.v(150) " "Inferred latch for \"SEL\[2\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[3\] seg7_scan.v(150) " "Inferred latch for \"SEL\[3\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[4\] seg7_scan.v(150) " "Inferred latch for \"SEL\[4\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SEL\[5\] seg7_scan.v(150) " "Inferred latch for \"SEL\[5\]\" at seg7_scan.v(150)" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353237 "|key_clock|seg7_scan:U2"}
{ "Warning" "WSGN_SEARCH_FILE" "music_top.v 1 1 " "Using design file music_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_top " "Found entity 1: music_top" {  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641353315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641353315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_top music_top:music " "Elaborating entity \"music_top\" for hierarchy \"music_top:music\"" {  } { { "key_clock.v" "music" { Text "D:/051501/key_/key_clock.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353315 ""}
{ "Warning" "WSGN_SEARCH_FILE" "music_hz.v 1 1 " "Using design file music_hz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_hz " "Found entity 1: music_hz" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641353378 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641353378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_hz music_top:music\|music_hz:hz0 " "Elaborating entity \"music_hz\" for hierarchy \"music_top:music\|music_hz:hz0\"" {  } { { "music_top.v" "hz0" { Text "D:/051501/key_/music_top.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(12) " "Verilog HDL assignment warning at music_hz.v(12): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(13) " "Verilog HDL assignment warning at music_hz.v(13): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(14) " "Verilog HDL assignment warning at music_hz.v(14): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(15) " "Verilog HDL assignment warning at music_hz.v(15): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(16) " "Verilog HDL assignment warning at music_hz.v(16): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(17) " "Verilog HDL assignment warning at music_hz.v(17): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(18) " "Verilog HDL assignment warning at music_hz.v(18): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(19) " "Verilog HDL assignment warning at music_hz.v(19): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(20) " "Verilog HDL assignment warning at music_hz.v(20): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(21) " "Verilog HDL assignment warning at music_hz.v(21): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(22) " "Verilog HDL assignment warning at music_hz.v(22): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(23) " "Verilog HDL assignment warning at music_hz.v(23): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(24) " "Verilog HDL assignment warning at music_hz.v(24): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(25) " "Verilog HDL assignment warning at music_hz.v(25): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(26) " "Verilog HDL assignment warning at music_hz.v(26): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(27) " "Verilog HDL assignment warning at music_hz.v(27): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(28) " "Verilog HDL assignment warning at music_hz.v(28): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(29) " "Verilog HDL assignment warning at music_hz.v(29): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(30) " "Verilog HDL assignment warning at music_hz.v(30): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(31) " "Verilog HDL assignment warning at music_hz.v(31): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(32) " "Verilog HDL assignment warning at music_hz.v(32): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(33) " "Verilog HDL assignment warning at music_hz.v(33): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(34) " "Verilog HDL assignment warning at music_hz.v(34): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(35) " "Verilog HDL assignment warning at music_hz.v(35): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(36) " "Verilog HDL assignment warning at music_hz.v(36): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(37) " "Verilog HDL assignment warning at music_hz.v(37): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(38) " "Verilog HDL assignment warning at music_hz.v(38): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 music_hz.v(39) " "Verilog HDL assignment warning at music_hz.v(39): truncated value with size 32 to match size of target (20)" {  } { { "music_hz.v" "" { Text "D:/051501/key_/music_hz.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684641353393 "|key_clock|music_top:music|music_hz:hz0"}
{ "Warning" "WSGN_SEARCH_FILE" "music_rom.v 1 1 " "Using design file music_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_rom " "Found entity 1: music_rom" {  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641353456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641353456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_rom music_top:music\|music_rom:hz_rom " "Elaborating entity \"music_rom\" for hierarchy \"music_top:music\|music_rom:hz_rom\"" {  } { { "music_top.v" "hz_rom" { Text "D:/051501/key_/music_top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "altsyncram_component" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\"" {  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/ipcore/music_hz.mif " "Parameter \"init_file\" = \"../src/ipcore/music_hz.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353675 ""}  } { { "music_rom.v" "" { Text "D:/051501/key_/music_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641353675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hka1 " "Found entity 1: altsyncram_hka1" {  } { { "db/altsyncram_hka1.tdf" "" { Text "D:/051501/key_/db/altsyncram_hka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641353800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641353800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hka1 music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated " "Elaborating entity \"altsyncram_hka1\" for hierarchy \"music_top:music\|music_rom:hz_rom\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353800 ""}
{ "Warning" "WSGN_SEARCH_FILE" "music_time_rom.v 1 1 " "Using design file music_time_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 music_time_rom " "Found entity 1: music_time_rom" {  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641353893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1684641353893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_time_rom music_top:music\|music_time_rom:time_rom " "Elaborating entity \"music_time_rom\" for hierarchy \"music_top:music\|music_time_rom:time_rom\"" {  } { { "music_top.v" "time_rom" { Text "D:/051501/key_/music_top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\"" {  } { { "music_time_rom.v" "altsyncram_component" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\"" {  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641353925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../src/ipcore/music_time.mif " "Parameter \"init_file\" = \"../src/ipcore/music_time.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641353925 ""}  } { { "music_time_rom.v" "" { Text "D:/051501/key_/music_time_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641353925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uqa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uqa1 " "Found entity 1: altsyncram_uqa1" {  } { { "db/altsyncram_uqa1.tdf" "" { Text "D:/051501/key_/db/altsyncram_uqa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641354034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641354034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uqa1 music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\|altsyncram_uqa1:auto_generated " "Elaborating entity \"altsyncram_uqa1\" for hierarchy \"music_top:music\|music_time_rom:time_rom\|altsyncram:altsyncram_component\|altsyncram_uqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641354034 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod0\"" {  } { { "seg7_scan.v" "Mod0" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641354815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod1\"" {  } { { "seg7_scan.v" "Mod1" { Text "D:/051501/key_/seg7_scan.v" 189 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641354815 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg7_scan:U2\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg7_scan:U2\|Mod2\"" {  } { { "seg7_scan.v" "Mod2" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641354815 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "music_top:music\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"music_top:music\|Mult0\"" {  } { { "music_top.v" "Mult0" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641354815 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684641354815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_scan:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"seg7_scan:U2\|lpm_divide:Mod0\"" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641355018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_scan:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"seg7_scan:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355018 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641355018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k9m " "Found entity 1: lpm_divide_k9m" {  } { { "db/lpm_divide_k9m.tdf" "" { Text "D:/051501/key_/db/lpm_divide_k9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641355128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641355128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/051501/key_/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641355206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641355206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "D:/051501/key_/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641355284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641355284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/051501/key_/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641355393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641355393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/051501/key_/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641355503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641355503 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg7_scan:U2\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg7_scan:U2\|lpm_divide:Mod2\"" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641355581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg7_scan:U2\|lpm_divide:Mod2 " "Instantiated megafunction \"seg7_scan:U2\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355581 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 224 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641355581 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641355815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_top:music\|lpm_mult:Mult0 " "Instantiated megafunction \"music_top:music\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 23 " "Parameter \"LPM_WIDTHB\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684641355815 ""}  } { { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684641355815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641356096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641356268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641356503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/051501/key_/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684641356628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641356628 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "music_top:music\|lpm_mult:Mult0\|altshift:external_latency_ffs music_top:music\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"music_top:music\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"music_top:music\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641356753 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1684641357300 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[0\] " "Latch seg7_scan:U2\|DIG_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[1\] " "Latch seg7_scan:U2\|DIG_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[2\] " "Latch seg7_scan:U2\|DIG_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[3\] " "Latch seg7_scan:U2\|DIG_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[4\] " "Latch seg7_scan:U2\|DIG_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[5\] " "Latch seg7_scan:U2\|DIG_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[6\] " "Latch seg7_scan:U2\|DIG_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7_scan:U2\|DIG_OUT\[7\] " "Latch seg7_scan:U2\|DIG_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg7_scan:U2\|current_state.SEL_hou0 " "Ports D and ENA on the latch are fed by the same signal seg7_scan:U2\|current_state.SEL_hou0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684641357331 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 150 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 50 -1 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 7 -1 0 } } { "music_top.v" "" { Text "D:/051501/key_/music_top.v" 72 -1 0 } } { "key_scan.v" "" { Text "D:/051501/key_/key_scan.v" 140 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684641357331 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684641358096 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1684641359409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/051501/key_/output_files/key_clock.map.smsg " "Generated suppressed messages file D:/051501/key_/output_files/key_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641359503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684641359721 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684641359721 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641360049 "|key_clock|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1684641360049 "|key_clock|key2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1684641360049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1013 " "Implemented 1013 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684641360049 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684641360049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "950 " "Implemented 950 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684641360049 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684641360049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684641360049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641360096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 11:56:00 2023 " "Processing ended: Sun May 21 11:56:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641360096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641360096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641360096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684641360096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1684641362174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641362190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:56:01 2023 " "Processing started: Sun May 21 11:56:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641362190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1684641362190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off key_clock -c key_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1684641362190 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1684641362815 ""}
{ "Info" "0" "" "Project  = key_clock" {  } {  } 0 0 "Project  = key_clock" 0 0 "Fitter" 0 0 1684641362815 ""}
{ "Info" "0" "" "Revision = key_clock" {  } {  } 0 0 "Revision = key_clock" 0 0 "Fitter" 0 0 1684641362815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1684641362956 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1684641362956 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "key_clock EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"key_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1684641363003 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684641363081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1684641363081 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1684641363221 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684641365174 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684641365174 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1684641365174 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1684641365174 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684641365190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684641365190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684641365190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684641365190 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1684641365190 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1684641365190 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1684641365190 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1684641365206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1684641365752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_clock.sdc " "Synopsys Design Constraints File file not found: 'key_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1684641365752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1684641365752 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641365768 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1684641365768 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1684641365768 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1684641365768 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1684641365768 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50Mhz~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[0\] " "Destination node runing:U6\|sec_show\[0\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[1\] " "Destination node runing:U6\|sec_show\[1\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[2\] " "Destination node runing:U6\|sec_show\[2\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[3\] " "Destination node runing:U6\|sec_show\[3\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[4\] " "Destination node runing:U6\|sec_show\[4\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|sec_show\[5\] " "Destination node runing:U6\|sec_show\[5\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|min_show\[0\] " "Destination node runing:U6\|min_show\[0\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|min_show\[1\] " "Destination node runing:U6\|min_show\[1\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|min_show\[2\] " "Destination node runing:U6\|min_show\[2\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|min_show\[3\] " "Destination node runing:U6\|min_show\[3\]" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365846 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1684641365846 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684641365846 ""}  } { { "key_clock.v" "" { Text "D:/051501/key_/key_clock.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 2042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684641365846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "runing:U6\|clk_1hz  " "Automatically promoted node runing:U6\|clk_1hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684641365862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "runing:U6\|clk_1hz~0 " "Destination node runing:U6\|clk_1hz~0" {  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 1656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684641365862 ""}  } { { "runing.v" "" { Text "D:/051501/key_/runing.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684641365862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg7_scan:U2\|Selector15~3  " "Automatically promoted node seg7_scan:U2\|Selector15~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684641365862 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684641365862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seg7_scan:U2\|current_state.SEL0  " "Automatically promoted node seg7_scan:U2\|current_state.SEL0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1684641365862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_scan:U2\|Selector15~3 " "Destination node seg7_scan:U2\|Selector15~3" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_scan:U2\|Selector25~0 " "Destination node seg7_scan:U2\|Selector25~0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 152 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365862 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seg7_scan:U2\|current_state.SEL_sec0~0 " "Destination node seg7_scan:U2\|current_state.SEL_sec0~0" {  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 1798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1684641365862 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1684641365862 ""}  } { { "seg7_scan.v" "" { Text "D:/051501/key_/seg7_scan.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "D:/051501/key_/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1684641365862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1684641366143 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1684641366206 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1684641366206 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1684641366206 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684641366268 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1684641366284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1684641366799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684641367034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1684641367049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1684641368846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684641368846 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1684641369205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.0% " "3e+02 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1684641370127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/051501/key_/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1684641370393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1684641370393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1684641375283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1684641375283 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684641375283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.24 " "Total time spent on timing analysis during the Fitter is 1.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1684641375424 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684641375440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684641375674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1684641375674 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1684641376080 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1684641376768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/051501/key_/output_files/key_clock.fit.smsg " "Generated suppressed messages file D:/051501/key_/output_files/key_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1684641377158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5528 " "Peak virtual memory: 5528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641377752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 11:56:17 2023 " "Processing ended: Sun May 21 11:56:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641377752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641377752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641377752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1684641377752 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1684641379111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641379111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:56:18 2023 " "Processing started: Sun May 21 11:56:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641379111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1684641379111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off key_clock -c key_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1684641379111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1684641379971 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1684641380330 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1684641380361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641380768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 11:56:20 2023 " "Processing ended: Sun May 21 11:56:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641380768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641380768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641380768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1684641380768 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1684641381455 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1684641382814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641382814 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:56:21 2023 " "Processing started: Sun May 21 11:56:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641382814 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641382814 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta key_clock -c key_clock " "Command: quartus_sta key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641382814 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1684641383455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1684641385408 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1684641385408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385471 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "14 " "The Timing Analyzer is analyzing 14 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1684641385674 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "key_clock.sdc " "Synopsys Design Constraints File file not found: 'key_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name runing:U6\|clk_1hz runing:U6\|clk_1hz " "create_clock -period 1.000 -name runing:U6\|clk_1hz runing:U6\|clk_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_4Khz:U1\|clk_4Khz clk_div_4Khz:U1\|clk_4Khz " "create_clock -period 1.000 -name clk_div_4Khz:U1\|clk_4Khz clk_div_4Khz:U1\|clk_4Khz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name runing:U6\|hou_show\[1\] runing:U6\|hou_show\[1\] " "create_clock -period 1.000 -name runing:U6\|hou_show\[1\] runing:U6\|hou_show\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name seg7_scan:U2\|current_state.SEL0 seg7_scan:U2\|current_state.SEL0 " "create_clock -period 1.000 -name seg7_scan:U2\|current_state.SEL0 seg7_scan:U2\|current_state.SEL0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641385721 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641385721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1684641385721 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1684641385736 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641385799 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641385799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.856 " "Worst-case setup slack is -14.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.856            -106.355 seg7_scan:U2\|current_state.SEL0  " "  -14.856            -106.355 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.585             -85.989 runing:U6\|hou_show\[1\]  " "  -12.585             -85.989 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.977            -948.466 clk_50Mhz  " "   -8.977            -948.466 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.533            -113.076 runing:U6\|clk_1hz  " "   -8.533            -113.076 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.676              -2.334 clk_div_4Khz:U1\|clk_4Khz  " "   -0.676              -2.334 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.934 " "Worst-case hold slack is -0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.934              -2.367 runing:U6\|hou_show\[1\]  " "   -0.934              -2.367 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_50Mhz  " "    0.452               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.580               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.980               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.980               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 runing:U6\|clk_1hz  " "    1.475               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.690 " "Worst-case recovery slack is -1.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690              -6.760 clk_50Mhz  " "   -1.690              -6.760 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.057 " "Worst-case removal slack is 2.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.057               0.000 clk_50Mhz  " "    2.057               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -485.673 clk_50Mhz  " "   -3.201            -485.673 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279            -100.331 runing:U6\|hou_show\[1\]  " "   -2.279            -100.331 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -28.253 runing:U6\|clk_1hz  " "   -1.487             -28.253 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz  " "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.384               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641385846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641385846 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684641386049 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1684641386080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1684641386549 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641386689 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641386689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641386689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641386721 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641386721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.880 " "Worst-case setup slack is -13.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.880             -99.932 seg7_scan:U2\|current_state.SEL0  " "  -13.880             -99.932 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.732             -80.079 runing:U6\|hou_show\[1\]  " "  -11.732             -80.079 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.395            -853.399 clk_50Mhz  " "   -8.395            -853.399 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.743            -102.919 runing:U6\|clk_1hz  " "   -7.743            -102.919 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.593              -1.648 clk_div_4Khz:U1\|clk_4Khz  " "   -0.593              -1.648 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641386721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.923 " "Worst-case hold slack is -0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.923              -2.253 runing:U6\|hou_show\[1\]  " "   -0.923              -2.253 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk_50Mhz  " "    0.401               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.521               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.967               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 runing:U6\|clk_1hz  " "    1.337               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641386736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.465 " "Worst-case recovery slack is -1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386752 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465              -5.860 clk_50Mhz  " "   -1.465              -5.860 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386752 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641386752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.886 " "Worst-case removal slack is 1.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886               0.000 clk_50Mhz  " "    1.886               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641386767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -485.673 clk_50Mhz  " "   -3.201            -485.673 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -87.912 runing:U6\|hou_show\[1\]  " "   -2.136             -87.912 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -28.253 runing:U6\|clk_1hz  " "   -1.487             -28.253 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz  " "   -1.487             -10.409 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.223               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641386783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641386783 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1684641387017 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[26\]~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[27\]~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|StageOut\[28\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Cell: U2\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1684641387158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1684641387158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1684641387158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1684641387158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1684641387158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.250 " "Worst-case setup slack is -6.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.250             -43.117 seg7_scan:U2\|current_state.SEL0  " "   -6.250             -43.117 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.990             -34.278 runing:U6\|hou_show\[1\]  " "   -4.990             -34.278 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503            -261.641 clk_50Mhz  " "   -3.503            -261.641 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107             -38.700 runing:U6\|clk_1hz  " "   -3.107             -38.700 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.050               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641387174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.632 " "Worst-case hold slack is -0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.632              -1.296 runing:U6\|hou_show\[1\]  " "   -0.632              -1.296 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk_50Mhz  " "    0.186               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clk_div_4Khz:U1\|clk_4Khz  " "    0.233               0.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.534               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 runing:U6\|clk_1hz  " "    0.562               0.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641387189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.168 " "Worst-case recovery slack is -0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.672 clk_50Mhz  " "   -0.168              -0.672 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641387205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.859 " "Worst-case removal slack is 0.859" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.859               0.000 clk_50Mhz  " "    0.859               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641387221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -328.854 clk_50Mhz  " "   -3.000            -328.854 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -19.000 runing:U6\|clk_1hz  " "   -1.000             -19.000 runing:U6\|clk_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -7.000 clk_div_4Khz:U1\|clk_4Khz  " "   -1.000              -7.000 clk_div_4Khz:U1\|clk_4Khz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680             -20.107 runing:U6\|hou_show\[1\]  " "   -0.680             -20.107 runing:U6\|hou_show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 seg7_scan:U2\|current_state.SEL0  " "    0.329               0.000 seg7_scan:U2\|current_state.SEL0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1684641387236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1684641387236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684641387908 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1684641387908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641388064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 11:56:28 2023 " "Processing ended: Sun May 21 11:56:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641388064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641388064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641388064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1684641388064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1684641389392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684641389392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 21 11:56:29 2023 " "Processing started: Sun May 21 11:56:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684641389392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684641389392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off key_clock -c key_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off key_clock -c key_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1684641389392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1684641392189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_8_1200mv_85c_slow.vo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_8_1200mv_85c_slow.vo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641392705 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_8_1200mv_0c_slow.vo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_8_1200mv_0c_slow.vo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641393064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_min_1200mv_0c_fast.vo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_min_1200mv_0c_fast.vo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641393423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock.vo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock.vo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641393783 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_8_1200mv_85c_v_slow.sdo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_8_1200mv_85c_v_slow.sdo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641394048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_8_1200mv_0c_v_slow.sdo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_8_1200mv_0c_v_slow.sdo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641394314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_min_1200mv_0c_v_fast.sdo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_min_1200mv_0c_v_fast.sdo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641394580 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "key_clock_v.sdo D:/051501/key_/simulation/modelsim/ simulation " "Generated file key_clock_v.sdo in folder \"D:/051501/key_/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1684641394845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684641394939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 21 11:56:34 2023 " "Processing ended: Sun May 21 11:56:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684641394939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684641394939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684641394939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684641394939 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 99 s " "Quartus Prime Full Compilation was successful. 0 errors, 99 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1684641395642 ""}
