$date
	Mon Aug 19 15:07:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module PC_testbench $end
$var wire 8 ! points [7:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 1 $ reset $end
$var reg 8 % set_value [7:0] $end
$scope module point_counter $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 1 $ reset $end
$var wire 8 & set_value [7:0] $end
$var reg 8 ' points [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b1010 &
b1010 %
1$
0#
0"
b0 !
$end
#5
b1 !
b1 '
0$
1"
#10
0"
#15
b10 !
b10 '
1"
#20
0"
1#
#25
b1010 !
b1010 '
1"
#30
0"
0#
#35
b1011 !
b1011 '
1"
#40
b0 !
b0 '
0"
1$
#45
1"
#50
0"
