# Reading pref.tcl
# do leading_zeros_generate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/antesDoPrimeiro1/leading_zeros_generate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:49:37 on Nov 11,2024
# vcom -reportprogress 300 -93 -work work C:/Users/thays/Desktop/repo/ELD_IFSC/Avaliacoes/contadorZerosGenerico/antesDoPrimeiro1/leading_zeros_generate.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity leading_zeros_generate
# -- Compiling architecture ifsc_v1 of leading_zeros_generate
# End time: 22:49:37 on Nov 11,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.leading_zeros_generate(ifsc_v1)
# vsim work.leading_zeros_generate(ifsc_v1) 
# Start time: 22:51:25 on Nov 11,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.leading_zeros_generate(ifsc_v1)
add wave -position end  sim:/leading_zeros_generate/N
add wave -position end  sim:/leading_zeros_generate/data
add wave -position end  sim:/leading_zeros_generate/zeros
force -freeze sim:/leading_zeros_generate/data 00010000 0
run
force -freeze sim:/leading_zeros_generate/data 10000000 0
run
force -freeze sim:/leading_zeros_generate/data 00000001 0
run
force -freeze sim:/leading_zeros_generate/data 00000011 0
run
# End time: 22:53:21 on Nov 11,2024, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
