module ShiftRegister (
    input clk,
    input enable,
    input S,
    output reg [7:0] Q // Outputs from Q[7] down to Q[0]
);

always @(posedge clk) begin
    if (enable) begin
        Q <= {Q[6:0], S}; // Shift in the serial input at MSB position
    end
end

endmodule