INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12/clk_wiz_12_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_12_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/ip/clk_wiz_12/clk_wiz_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/global_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity global_controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dsed/DSED_6/Digital_Electronic_Design/dsed_audio/dsed_audio.srcs/sim_1/new/one_rec_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity one_rec_tb
