`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: Dec 10 2020 16:01:14 KST (Dec 10 2020 07:01:14 UTC)

module pw_weight_addr_gen_Equal_16Ux1U_1U_1(in2, in1, out1);
  input [15:0] in2;
  input in1;
  output out1;
  wire [15:0] in2;
  wire in1;
  wire out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  NOR2X1 g51(.A (n_22), .B (n_23), .Y (out1));
  NAND2X1 g52(.A (n_16), .B (n_21), .Y (n_23));
  NAND2X1 g53(.A (n_19), .B (n_20), .Y (n_22));
  NOR2X1 g54(.A (n_18), .B (n_17), .Y (n_21));
  NOR2X1 g57(.A (n_15), .B (n_14), .Y (n_20));
  NOR2X1 g58(.A (n_12), .B (n_13), .Y (n_19));
  NAND2BX2 g55(.AN (in2[1]), .B (n_10), .Y (n_18));
  NAND2X1 g59(.A (n_9), .B (n_11), .Y (n_17));
  MXI2XL g56(.A (in1), .B (n_4), .S0 (in2[0]), .Y (n_16));
  NAND2X1 g62(.A (n_8), .B (n_6), .Y (n_15));
  NAND2X1 g63(.A (n_0), .B (n_3), .Y (n_14));
  NAND2X1 g64(.A (n_5), .B (n_1), .Y (n_13));
  NAND2X1 g60(.A (n_7), .B (n_2), .Y (n_12));
  NOR2X2 g61(.A (in2[5]), .B (in2[4]), .Y (n_11));
  NOR2X6 g65(.A (in2[3]), .B (in2[2]), .Y (n_10));
  NOR2X4 g66(.A (in2[7]), .B (in2[6]), .Y (n_9));
  INVX1 g72(.A (in2[11]), .Y (n_8));
  CLKINVX2 g73(.A (in2[15]), .Y (n_7));
  INVX1 g71(.A (in2[10]), .Y (n_6));
  INVX1 g67(.A (in2[13]), .Y (n_5));
  INVX1 g75(.A (in1), .Y (n_4));
  INVX1 g69(.A (in2[8]), .Y (n_3));
  INVX1 g70(.A (in2[14]), .Y (n_2));
  INVX1 g68(.A (in2[12]), .Y (n_1));
  INVX1 g74(.A (in2[9]), .Y (n_0));
endmodule


