Analysis & Synthesis report for DE2_115_Default
Thu Oct 31 14:16:40 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg
 11. State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg
 12. State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST
 13. State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST
 14. State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated
 22. Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated
 23. Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated
 24. Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated
 25. Source assignments for cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated
 26. Source assignments for cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated
 27. Source assignments for VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4
 28. Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component
 29. Parameter Settings for User Entity Instance: VGA_Controller:u1
 30. Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: I2C_AV_Config:u3
 32. Parameter Settings for User Entity Instance: AUDIO_DAC:u4
 33. Parameter Settings for User Entity Instance: LCD_TEST:u5
 34. Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0
 35. Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component
 36. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component
 38. Parameter Settings for User Entity Instance: cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component
 39. Parameter Settings for User Entity Instance: cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0
 41. altpll Parameter Settings by Entity Instance
 42. altsyncram Parameter Settings by Entity Instance
 43. altshift_taps Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b"
 45. Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"
 46. Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2"
 47. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1"
 48. Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2"
 49. Port Connectivity Checks: "cpu:u9"
 50. Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"
 51. Port Connectivity Checks: "VGA_CHAR_RAM:u7"
 52. Port Connectivity Checks: "KEYBOARD_DEC:u6"
 53. Port Connectivity Checks: "AUDIO_DAC:u4"
 54. Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"
 55. Port Connectivity Checks: "VGA_OSD_RAM:u2"
 56. Port Connectivity Checks: "VGA_Controller:u1"
 57. Port Connectivity Checks: "SEG7_LUT_8:u0"
 58. Port Connectivity Checks: "VGA_Audio_PLL:p1"
 59. Elapsed Time Per Partition
 60. Analysis & Synthesis Messages
 61. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 31 14:16:40 2019           ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; DE2_115_Default                                 ;
; Top-level Entity Name              ; DE2_115_Default                                 ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 5,849                                           ;
;     Total combinational functions  ; 4,345                                           ;
;     Dedicated logic registers      ; 2,128                                           ;
; Total registers                    ; 2128                                            ;
; Total pins                         ; 480                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 418,390                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_Default    ; DE2_115_Default    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 2                  ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+
; VGA_CHAR_Ctrl.v                  ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_CHAR_Ctrl.v                 ;         ;
; VGA_CHAR_Ctrl_UpdateMONITOR.v    ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_CHAR_Ctrl_UpdateMONITOR.v   ;         ;
; V/LCD_Controller.v               ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/LCD_Controller.v              ;         ;
; V/I2C_Controller.v               ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/I2C_Controller.v              ;         ;
; V/SEG7_LUT.v                     ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/SEG7_LUT.v                    ;         ;
; V/LCD_TEST.v                     ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/LCD_TEST.v                    ;         ;
; V/I2C_AV_Config.v                ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/I2C_AV_Config.v               ;         ;
; V/SEG7_LUT_8.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/SEG7_LUT_8.v                  ;         ;
; V/AUDIO_DAC.v                    ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/AUDIO_DAC.v                   ;         ;
; V/VGA_Audio_PLL.v                ; yes             ; User Wizard-Generated File             ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/VGA_Audio_PLL.v               ;         ;
; V/Reset_Delay.v                  ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/Reset_Delay.v                 ;         ;
; MIPS/cpu.v                       ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/cpu.v                      ;         ;
; VGA_Controller/Img_RAM.v         ; yes             ; User Wizard-Generated File             ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_Controller/Img_RAM.v        ;         ;
; VGA_Controller/VGA_Controller.v  ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_Controller/VGA_Controller.v ;         ;
; VGA_Controller/VGA_OSD_RAM.v     ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_Controller/VGA_OSD_RAM.v    ;         ;
; VGA_CHAR_RAM.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_CHAR_RAM.v                  ;         ;
; char30x40_ram.v                  ; yes             ; User Wizard-Generated File             ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/char30x40_ram.v                 ;         ;
; KEYBOARD_DEC.v                   ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/KEYBOARD_DEC.v                  ;         ;
; DE2_115_Default.v                ; yes             ; User Verilog HDL File                  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/DE2_115_Default.v               ;         ;
; MIPS/rom8x1024_DE2.v             ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/rom8x1024_DE2.v            ;         ;
; MIPS/ram8x2048_DE2.v             ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/ram8x2048_DE2.v            ;         ;
; MIPS/alu.v                       ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/alu.v                      ;         ;
; MIPS/pc.v                        ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/pc.v                       ;         ;
; MIPS/registers.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/registers.v                ;         ;
; MIPS/plus4.v                     ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/plus4.v                    ;         ;
; MIPS/adder32.v                   ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/adder32.v                  ;         ;
; MIPS/mux32_32_32.v               ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/mux32_32_32.v              ;         ;
; MIPS/mux5_5_5.v                  ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/mux5_5_5.v                 ;         ;
; MIPS/main_ctrl.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/main_ctrl.v                ;         ;
; MIPS/alu_ctrler.v                ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/alu_ctrler.v               ;         ;
; MIPS/shifter32_32_l2.v           ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/shifter32_32_l2.v          ;         ;
; MIPS/signext16_32.v              ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/signext16_32.v             ;         ;
; MIPS/is_branch.v                 ; yes             ; Auto-Found Verilog HDL File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/MIPS/is_branch.v                ;         ;
; VGA_Controller/VGA_Param.h       ; yes             ; Auto-Found Unspecified File            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_Controller/VGA_Param.h      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc        ;         ;
; db/altpll_k3n2.tdf               ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altpll_k3n2.tdf              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_cco1.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_cco1.tdf          ;         ;
; db/decode_hua.tdf                ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/decode_hua.tdf               ;         ;
; db/decode_aaa.tdf                ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/decode_aaa.tdf               ;         ;
; db/mux_1pb.tdf                   ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/mux_1pb.tdf                  ;         ;
; lpm_rom.tdf                      ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf              ;         ;
; altrom.tdf                       ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf               ;         ;
; memmodes.inc                     ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc           ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc           ;         ;
; db/altsyncram_na01.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_na01.tdf          ;         ;
; scancode.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/scancode.mif                    ;         ;
; db/altsyncram_e9b1.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_e9b1.tdf          ;         ;
; char30x40_ram.mif                ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/char30x40_ram.mif               ;         ;
; db/altsyncram_b801.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_b801.tdf          ;         ;
; bmpfont.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/bmpfont.mif                     ;         ;
; db/altsyncram_ol01.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_ol01.tdf          ;         ;
; rom8x1024_DE2.mif                ; yes             ; Auto-Found Memory Initialization File  ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/rom8x1024_DE2.mif               ;         ;
; db/altsyncram_28b1.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_28b1.tdf          ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf        ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc          ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; /pub1/jikken/eda3/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc         ;         ;
; db/shift_taps_gkm.tdf            ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/shift_taps_gkm.tdf           ;         ;
; db/altsyncram_5961.tdf           ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/altsyncram_5961.tdf          ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/add_sub_24e.tdf              ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/cntr_6pf.tdf                 ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/cmpr_ogc.tdf                 ;         ;
; db/cntr_p8h.tdf                  ; yes             ; Auto-Generated Megafunction            ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/db/cntr_p8h.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 5,849        ;
;                                             ;              ;
; Total combinational functions               ; 4345         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 3225         ;
;     -- 3 input functions                    ; 703          ;
;     -- <=2 input functions                  ; 417          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 3931         ;
;     -- arithmetic mode                      ; 414          ;
;                                             ;              ;
; Total registers                             ; 2128         ;
;     -- Dedicated logic registers            ; 2128         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 480          ;
; Total memory bits                           ; 418390       ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[2]~input ;
; Maximum fan-out                             ; 1870         ;
; Total fan-out                               ; 26834        ;
; Average fan-out                             ; 3.48         ;
+---------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_Default                                   ; 4345 (34)         ; 2128 (62)    ; 418390      ; 0            ; 0       ; 0         ; 480  ; 0            ; |DE2_115_Default                                                                                                                           ; work         ;
;    |AUDIO_DAC:u4|                                  ; 102 (102)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|AUDIO_DAC:u4                                                                                                              ; work         ;
;    |I2C_AV_Config:u3|                              ; 134 (85)          ; 75 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|I2C_AV_Config:u3                                                                                                          ; work         ;
;       |I2C_Controller:u0|                          ; 49 (49)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0                                                                                        ; work         ;
;    |KEYBOARD_DEC:u6|                               ; 65 (65)           ; 33 (33)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|KEYBOARD_DEC:u6                                                                                                           ; work         ;
;       |lpm_rom:lpm_rom_component|                  ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component                                                                                 ; work         ;
;          |altrom:srom|                             ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom                                                                     ; work         ;
;             |altsyncram:rom_block|                 ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block                                                ; work         ;
;                |altsyncram_na01:auto_generated|    ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated                 ; work         ;
;    |LCD_TEST:u5|                                   ; 97 (76)           ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|LCD_TEST:u5                                                                                                               ; work         ;
;       |LCD_Controller:u0|                          ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0                                                                                             ; work         ;
;    |Reset_Delay:r0|                                ; 28 (28)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|Reset_Delay:r0                                                                                                            ; work         ;
;    |SEG7_LUT_8:u0|                                 ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0                                                                                                             ; work         ;
;       |SEG7_LUT:u0|                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                                 ; work         ;
;       |SEG7_LUT:u1|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                                 ; work         ;
;       |SEG7_LUT:u2|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                                 ; work         ;
;       |SEG7_LUT:u5|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u5                                                                                                 ; work         ;
;       |SEG7_LUT:u6|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u6                                                                                                 ; work         ;
;       |SEG7_LUT:u7|                                ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|SEG7_LUT_8:u0|SEG7_LUT:u7                                                                                                 ; work         ;
;    |VGA_Audio_PLL:p1|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1                                                                                                          ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component                                                                                  ; work         ;
;          |altpll_k3n2:auto_generated|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated                                                       ; work         ;
;    |VGA_CHAR_Ctrl:u8|                              ; 652 (652)         ; 718 (718)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_Ctrl:u8                                                                                                          ; work         ;
;    |VGA_CHAR_RAM:u7|                               ; 42 (42)           ; 6 (6)        ; 11296       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7                                                                                                           ; work         ;
;       |char30x40_ram:char30x40_ram_component|      ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component                                                                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component                                     ; work         ;
;             |altsyncram_e9b1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 7200        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated      ; work         ;
;       |lpm_rom:lpm_rom_component|                  ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component                                                                                 ; work         ;
;          |altrom:srom|                             ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom                                                                     ; work         ;
;             |altsyncram:rom_block|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block                                                ; work         ;
;                |altsyncram_b801:auto_generated|    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated                 ; work         ;
;    |VGA_Controller:u1|                             ; 104 (104)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_Controller:u1                                                                                                         ; work         ;
;    |VGA_OSD_RAM:u2|                                ; 338 (8)           ; 28 (10)      ; 307254      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2                                                                                                            ; work         ;
;       |Img_RAM:u0|                                 ; 321 (0)           ; 12 (0)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0                                                                                                 ; work         ;
;          |altsyncram:altsyncram_component|         ; 321 (0)           ; 12 (0)       ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                                                                 ; work         ;
;             |altsyncram_cco1:auto_generated|       ; 321 (0)           ; 12 (12)      ; 307200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated                                  ; work         ;
;                |decode_aaa:rden_decode_b|          ; 44 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_aaa:rden_decode_b         ; work         ;
;                |decode_hua:decode2|                ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_hua:decode2               ; work         ;
;                |mux_1pb:mux3|                      ; 234 (234)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|mux_1pb:mux3                     ; work         ;
;       |altshift_taps:WR_ADDR_d_rtl_0|              ; 9 (0)             ; 6 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0                                                                              ; work         ;
;          |shift_taps_gkm:auto_generated|           ; 9 (2)             ; 6 (3)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated                                                ; work         ;
;             |altsyncram_5961:altsyncram4|          ; 0 (0)             ; 0 (0)        ; 54          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4                    ; work         ;
;             |cntr_6pf:cntr1|                       ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|cntr_6pf:cntr1                                 ; work         ;
;             |cntr_p8h:cntr5|                       ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|cntr_p8h:cntr5                                 ; work         ;
;    |cpu:u9|                                        ; 2615 (65)         ; 1047 (25)    ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9                                                                                                                    ; work         ;
;       |adder32:pc_add|                             ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|adder32:pc_add                                                                                                     ; work         ;
;       |alu:alua|                                   ; 867 (867)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|alu:alua                                                                                                           ; work         ;
;       |alu_ctrler:alu_ctrlera|                     ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|alu_ctrler:alu_ctrlera                                                                                             ; work         ;
;       |is_branch:is_brancha|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|is_branch:is_brancha                                                                                               ; work         ;
;       |main_ctrl:main_ctrla|                       ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|main_ctrl:main_ctrla                                                                                               ; work         ;
;       |mux32_32_32:alu_a_sel_1|                    ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|mux32_32_32:alu_a_sel_1                                                                                            ; work         ;
;       |mux32_32_32:alu_b_sel_2|                    ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|mux32_32_32:alu_b_sel_2                                                                                            ; work         ;
;       |mux32_32_32:link_sel|                       ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|mux32_32_32:link_sel                                                                                               ; work         ;
;       |mux5_5_5:reg_widx_sel2|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|mux5_5_5:reg_widx_sel2                                                                                             ; work         ;
;       |pc:pca|                                     ; 25 (25)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|pc:pca                                                                                                             ; work         ;
;       |plus4:pc_plus4|                             ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|plus4:pc_plus4                                                                                                     ; work         ;
;       |ram8x2048_DE2:ram8x2048a|                   ; 34 (34)           ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component                                                           ; work         ;
;             |altsyncram_28b1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated                            ; work         ;
;       |registers:register_file|                    ; 1329 (1329)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|registers:register_file                                                                                            ; work         ;
;       |rom8x1024_DE2:rom8x1024a|                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a                                                                                           ; work         ;
;          |lpm_rom:lpm_rom_component|               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component                                                                 ; work         ;
;             |altrom:srom|                          ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom                                                     ; work         ;
;                |altsyncram:rom_block|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block                                ; work         ;
;                   |altsyncram_ol01:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated ; work         ;
;       |signext16_32:signext16_32a|                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|cpu:u9|signext16_32:signext16_32a                                                                                         ; work         ;
;    |update_monitor_rom:update_rom|                 ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_Default|update_monitor_rom:update_rom                                                                                             ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 256          ; 6            ; --           ; --           ; 1536   ; scancode.mif      ;
; VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port      ; 1200         ; 8            ; --           ; --           ; 9600   ; char30x40_ram.mif ;
; VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 512          ; 8            ; --           ; --           ; 4096   ; bmpfont.mif       ;
; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|ALTSYNCRAM                                  ; AUTO ; Simple Dual Port ; 307200       ; 1            ; 38400        ; 8            ; 307200 ; Img_DATA.hex      ;
; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; 3            ; 18           ; 3            ; 18           ; 54     ; None              ;
; cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated|ALTSYNCRAM                            ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536  ; None              ;
; cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 32           ; --           ; --           ; 32768  ; rom8x1024_DE2.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_Audio_PLL:p1                                      ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/V/VGA_Audio_PLL.v        ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_OSD_RAM:u2|Img_RAM:u0                             ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/VGA_Controller/Img_RAM.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115_Default|VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component ; /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/char30x40_ram.v          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------+------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg                             ;
+----------------------+----------------------+----------------------+----------------------+
; Name                 ; main_st_reg.00000000 ; main_st_reg.00000010 ; main_st_reg.00000001 ;
+----------------------+----------------------+----------------------+----------------------+
; main_st_reg.00000000 ; 0                    ; 0                    ; 0                    ;
; main_st_reg.00000001 ; 1                    ; 0                    ; 1                    ;
; main_st_reg.00000010 ; 1                    ; 1                    ; 0                    ;
+----------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg     ;
+----------------+----------------+----------------+----------------+
; Name           ; scan_st_reg.00 ; scan_st_reg.10 ; scan_st_reg.01 ;
+----------------+----------------+----------------+----------------+
; scan_st_reg.00 ; 0              ; 0              ; 0              ;
; scan_st_reg.01 ; 1              ; 0              ; 1              ;
; scan_st_reg.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|mLCD_ST                               ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-----------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                             ;
+-------+-------+-------+-------+-----------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                 ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                 ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                 ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                 ;
+-------+-------+-------+-------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_Default|I2C_AV_Config:u3|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                         ;
+----------------------------------------------------+-------------------------------------------------------+
; Register name                                      ; Reason for Removal                                    ;
+----------------------------------------------------+-------------------------------------------------------+
; gpio_reg[32..35]                                   ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|iROMmonitorRDAT_reg[10,11]        ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[0..15]                  ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|FLASH_Out[0..15]                      ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0..15]                  ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SDRAM_Out[0..15]                      ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0..15]                   ; Stuck at GND due to stuck port data_in                ;
; AUDIO_DAC:u4|SRAM_Out[0..15]                       ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|PUT_DATA_reg[6,7]                 ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|print_ascii_reg[6,7]              ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_2X_DIV[0..7]                     ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_4X_DIV[0..6]                     ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_2X                               ; Lost fanout                                           ;
; AUDIO_DAC:u4|LRCK_4X                               ; Lost fanout                                           ;
; AUDIO_DAC:u4|FLASH_Cont[0..19]                     ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|regs_00[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_01[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_02[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_03[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_04[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_05[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_06[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_07[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_08[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_09[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_10[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_11[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_12[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_13[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_14[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_15[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_16[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_17[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_18[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_19[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_20[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_21[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_22[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_23[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_24[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_25[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_26[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_27[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_28[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_29[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_30[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|regs_31[6,7]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[0..3,5..7,10..12]    ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|mI2C_DATA[16,17,19,23]            ; Stuck at GND due to stuck port data_in                ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[16,17,19,23] ; Stuck at GND due to stuck port data_in                ;
; VGA_OSD_RAM:u2|WR_ADDR_d[2]                        ; Merged with VGA_CHAR_RAM:u7|pixel_sel_d[1]            ;
; VGA_OSD_RAM:u2|WR_ADDR_d[1]                        ; Merged with VGA_CHAR_RAM:u7|pixel_sel_d[0]            ;
; VGA_OSD_RAM:u2|WR_ADDR_dd[2]                       ; Merged with VGA_CHAR_RAM:u7|pixel_sel_dd[1]           ;
; VGA_OSD_RAM:u2|oRed[0..6]                          ; Merged with VGA_OSD_RAM:u2|oRed[7]                    ;
; VGA_OSD_RAM:u2|oGreen[0..7]                        ; Merged with VGA_OSD_RAM:u2|oRed[7]                    ;
; VGA_OSD_RAM:u2|oBlue[0..7]                         ; Merged with VGA_OSD_RAM:u2|oRed[7]                    ;
; VGA_CHAR_RAM:u7|pixel_sel_dd[0]                    ; Merged with VGA_OSD_RAM:u2|WR_ADDR_dd[1]              ;
; cpu:u9|pc:pca|pc_reg[1]                            ; Merged with cpu:u9|pc:pca|pc_reg[0]                   ;
; VGA_CHAR_Ctrl:u8|iPC_reg[1]                        ; Merged with VGA_CHAR_Ctrl:u8|iPC_reg[0]               ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[12]                 ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[12]           ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[11]                 ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[11]           ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[10]                 ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[10]           ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[9]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[9]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[8]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[8]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[7]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[7]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[6]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[6]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[5]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[5]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[4]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[4]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[3]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[3]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[2]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[2]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[1]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[1]            ;
; VGA_CHAR_Ctrl:u8|iRAM_ADDR_reg[0]                  ; Merged with VGA_CHAR_Ctrl:u8|iALU_Y_reg[0]            ;
; VGA_CHAR_Ctrl:u8|PC_reg[1]                         ; Merged with VGA_CHAR_Ctrl:u8|PC_reg[0]                ;
; VGA_CHAR_Ctrl:u8|iPCd_reg[1]                       ; Merged with VGA_CHAR_Ctrl:u8|iPCd_reg[0]              ;
; VGA_CHAR_Ctrl:u8|iPCdd_reg[1]                      ; Merged with VGA_CHAR_Ctrl:u8|iPCdd_reg[0]             ;
; VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[8,9]                 ; Merged with VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[4]          ;
; VGA_CHAR_Ctrl:u8|RAM_WEN_reg                       ; Merged with VGA_CHAR_Ctrl:u8|RAM_ADDR_reg[4]          ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[8,9,11..31]         ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[10]        ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[7]                  ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[6]         ;
; I2C_AV_Config:u3|mI2C_DATA[20,21]                  ; Merged with I2C_AV_Config:u3|mI2C_DATA[18]            ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD[20,21]       ; Merged with I2C_AV_Config:u3|I2C_Controller:u0|SD[18] ;
; VGA_Controller:u1|Cur_Color_B[1..7]                ; Merged with VGA_Controller:u1|Cur_Color_B[0]          ;
; VGA_Controller:u1|Cur_Color_G[0..7]                ; Merged with VGA_Controller:u1|Cur_Color_B[0]          ;
; VGA_Controller:u1|Cur_Color_R[0..7]                ; Merged with VGA_Controller:u1|Cur_Color_B[0]          ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[31]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[31]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[30]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[30]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[29]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[29]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[28]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[28]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[27]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[27]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[26]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[26]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[25]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[25]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[24]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[24]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[23]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[23]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[22]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[22]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[21]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[21]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[20]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[20]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[19]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[19]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[18]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[18]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[17]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[17]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[16]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[16]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[15]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[15]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[14]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[14]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[13]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[13]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[12]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[12]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[11]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[11]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[10]                ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[10]       ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[9]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[9]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[8]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[8]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[7]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[7]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[6]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[6]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[5]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[5]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[4]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[4]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[3]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[3]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[2]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[2]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[1]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[1]        ;
; VGA_CHAR_Ctrl:u8|iREG_DATA2_reg[0]                 ; Merged with VGA_CHAR_Ctrl:u8|iRAM_WDATA_reg[0]        ;
; cpu:u9|pc:pca|pc_reg[0]                            ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|iPC_reg[0]                        ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|PC_reg[0]                         ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|iPCd_reg[0]                       ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|iPCdd_reg[0]                      ; Stuck at GND due to stuck port data_in                ;
; VGA_CHAR_Ctrl:u8|main_st_reg~9                     ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|main_st_reg~10                    ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|main_st_reg~11                    ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|main_st_reg~12                    ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|main_st_reg~13                    ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|main_st_reg~14                    ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~8                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~9                              ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~10                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~11                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~12                             ; Lost fanout                                           ;
; LCD_TEST:u5|mLCD_ST~13                             ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~8                 ; Lost fanout                                           ;
; LCD_TEST:u5|LCD_Controller:u0|ST~9                 ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~9                       ; Lost fanout                                           ;
; I2C_AV_Config:u3|mSetup_ST~10                      ; Lost fanout                                           ;
; VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[6]                  ; Merged with VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[10]        ;
; VGA_CHAR_Ctrl:u8|main_st_reg.00000000              ; Lost fanout                                           ;
; Cont[27..31]                                       ; Lost fanout                                           ;
; AUDIO_DAC:u4|BCK_DIV[3]                            ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 385            ;                                                       ;
+----------------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                  ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+
; AUDIO_DAC:u4|FLASH_Out_Tmp[15] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[15], AUDIO_DAC:u4|LRCK_2X, AUDIO_DAC:u4|LRCK_4X, ;
;                                ; due to stuck port data_in ; AUDIO_DAC:u4|FLASH_Cont[0]                                              ;
; cpu:u9|pc:pca|pc_reg[0]        ; Stuck at GND              ; VGA_CHAR_Ctrl:u8|iPC_reg[0], VGA_CHAR_Ctrl:u8|PC_reg[0],                ;
;                                ; due to stuck port data_in ; VGA_CHAR_Ctrl:u8|iPCd_reg[0], VGA_CHAR_Ctrl:u8|iPCdd_reg[0]             ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[13] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[13]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[12] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[12]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[11] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[11]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[10] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[10]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[9]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[9]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[8]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[8]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[7]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[7]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[6]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[6]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[5]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[5]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[4]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[4]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[3]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[3]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[2]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[2]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[1]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[1]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[0]  ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[0]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[15] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[15]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[14] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[14]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[13] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[13]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[12] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[12]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[11] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[11]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[10] ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[10]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[9]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[9]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[8]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[8]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[7]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[7]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[6]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[6]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[5]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[5]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[4]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[4]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[3]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[3]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[2]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[2]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[1]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[1]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SDRAM_Out_Tmp[0]  ; Stuck at GND              ; AUDIO_DAC:u4|SDRAM_Out[0]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[15]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[15]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[14]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[14]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[13]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[13]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[12]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[12]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[11]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[11]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[10]  ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[10]                                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[9]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[9]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[8]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[8]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|FLASH_Out_Tmp[14] ; Stuck at GND              ; AUDIO_DAC:u4|FLASH_Out[14]                                              ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[6]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[6]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[5]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[5]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[4]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[4]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[3]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[3]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[2]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[2]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[7]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[7]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[0]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[0]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[23] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[23]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[19] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[19]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[17] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[17]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; I2C_AV_Config:u3|mI2C_DATA[16] ; Stuck at GND              ; I2C_AV_Config:u3|I2C_Controller:u0|SD[16]                               ;
;                                ; due to stuck port data_in ;                                                                         ;
; AUDIO_DAC:u4|SRAM_Out_Tmp[1]   ; Stuck at GND              ; AUDIO_DAC:u4|SRAM_Out[1]                                                ;
;                                ; due to stuck port data_in ;                                                                         ;
+--------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2128  ;
; Number of registers using Synchronous Clear  ; 115   ;
; Number of registers using Synchronous Load   ; 52    ;
; Number of registers using Asynchronous Clear ; 2014  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1631  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[0]                                 ; 18      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[2]                                 ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]                                 ; 21      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                 ; 17      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                 ; 12      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[5]                                 ; 11      ;
; I2C_AV_Config:u3|I2C_Controller:u0|SCLK                                          ; 3       ;
; cpu:u9|pc:pca|pc_reg[22]                                                         ; 2       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[3]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[2]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[1]                                         ; 1       ;
; VGA_CHAR_Ctrl:u8|KeyCurrentPosRow_reg[0]                                         ; 1       ;
; I2C_AV_Config:u3|I2C_Controller:u0|END                                           ; 5       ;
; I2C_AV_Config:u3|I2C_Controller:u0|SDO                                           ; 4       ;
; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|dffe6 ; 18      ;
; Total number of inverted registers = 15                                          ;         ;
+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                      ;
+-------------------------------------+--------------------------------+------------+
; Register Name                       ; Megafunction                   ; Type       ;
+-------------------------------------+--------------------------------+------------+
; VGA_OSD_RAM:u2|WR_ADDR_ddd[0,3..18] ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_dd[0,3..18]  ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|WR_ADDR_d[0,3..18]   ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_ddd              ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_dd               ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
; VGA_OSD_RAM:u2|Wen_d                ; VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0 ; SHIFT_TAPS ;
+-------------------------------------+--------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_Default|cpu:u9|pc:pca|pc_reg[28]                          ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_Default|cpu:u9|pc:pca|pc_reg[27]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_Default|LCD_TEST:u5|LCD_Controller:u0|mStart              ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_reg[5]                  ;
; 37:1               ; 5 bits    ; 120 LEs       ; 50 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_Default|KEYBOARD_DEC:u6|key_ascii_reg[1]                  ;
; 67:1               ; 6 bits    ; 264 LEs       ; 132 LEs              ; 132 LEs                ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|RAM_WDATA_reg[5]                 ;
; 11:1               ; 6 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|reg_idx[5]                       ;
; 16:1               ; 6 bits    ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosCol_reg[5]             ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[4]             ;
; 16:1               ; 3 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|CurrentPosRow_reg[0]             ;
; 84:1               ; 2 bits    ; 112 LEs       ; 88 LEs               ; 24 LEs                 ; Yes        ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|PUT_DATA_src_tmp[3]              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_Default|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[3]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|main_st_reg                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:link_sel|y[1]                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:link_sel|y[4]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux32_32_32:alu_b_sel_2|y[20]              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115_Default|update_monitor_rom:update_rom|data[14]            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2_115_Default|cpu:u9|mux5_5_5:reg_widx_sel2|y[4]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2_115_Default|update_monitor_rom:update_rom|data[7]             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |DE2_115_Default|cpu:u9|registers:register_file|reg_read_data1[28] ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |DE2_115_Default|cpu:u9|registers:register_file|reg_read_data2[7]  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2_115_Default|LCD_TEST:u5|mLCD_ST                               ;
; 22:1               ; 7 bits    ; 98 LEs        ; 63 LEs               ; 35 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux38                             ;
; 21:1               ; 7 bits    ; 98 LEs        ; 56 LEs               ; 42 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux48                             ;
; 23:1               ; 4 bits    ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux35                             ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux57                             ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux33                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |DE2_115_Default|cpu:u9|alu:alua|Mux58                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE2_115_Default|VGA_CHAR_Ctrl:u8|scan_st_reg                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0|shift_taps_gkm:auto_generated|altsyncram_5961:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Audio_PLL:p1|altpll:altpll_component ;
+-------------------------------+--------------------+----------------------------------+
; Parameter Name                ; Value              ; Type                             ;
+-------------------------------+--------------------+----------------------------------+
; OPERATION_MODE                ; SOURCE_SYNCHRONOUS ; Untyped                          ;
; PLL_TYPE                      ; AUTO               ; Untyped                          ;
; LPM_HINT                      ; UNUSED             ; Untyped                          ;
; QUALIFY_CONF_DONE             ; OFF                ; Untyped                          ;
; COMPENSATE_CLOCK              ; CLK0               ; Untyped                          ;
; SCAN_CHAIN                    ; LONG               ; Untyped                          ;
; PRIMARY_CLOCK                 ; INCLK0             ; Untyped                          ;
; INCLK0_INPUT_FREQUENCY        ; 20000              ; Signed Integer                   ;
; INCLK1_INPUT_FREQUENCY        ; 0                  ; Untyped                          ;
; GATE_LOCK_SIGNAL              ; NO                 ; Untyped                          ;
; GATE_LOCK_COUNTER             ; 0                  ; Untyped                          ;
; LOCK_HIGH                     ; 1                  ; Untyped                          ;
; LOCK_LOW                      ; 1                  ; Untyped                          ;
; VALID_LOCK_MULTIPLIER         ; 1                  ; Untyped                          ;
; INVALID_LOCK_MULTIPLIER       ; 5                  ; Untyped                          ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                ; Untyped                          ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                ; Untyped                          ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                ; Untyped                          ;
; SKIP_VCO                      ; OFF                ; Untyped                          ;
; SWITCH_OVER_COUNTER           ; 0                  ; Untyped                          ;
; SWITCH_OVER_TYPE              ; AUTO               ; Untyped                          ;
; FEEDBACK_SOURCE               ; EXTCLK0            ; Untyped                          ;
; BANDWIDTH                     ; 0                  ; Untyped                          ;
; BANDWIDTH_TYPE                ; AUTO               ; Untyped                          ;
; SPREAD_FREQUENCY              ; 0                  ; Untyped                          ;
; DOWN_SPREAD                   ; 0                  ; Untyped                          ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                ; Untyped                          ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                ; Untyped                          ;
; CLK9_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK8_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK7_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK6_MULTIPLY_BY              ; 0                  ; Untyped                          ;
; CLK5_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK4_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK3_MULTIPLY_BY              ; 1                  ; Untyped                          ;
; CLK2_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK1_MULTIPLY_BY              ; 9                  ; Signed Integer                   ;
; CLK0_MULTIPLY_BY              ; 1                  ; Signed Integer                   ;
; CLK9_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK8_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK7_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK6_DIVIDE_BY                ; 0                  ; Untyped                          ;
; CLK5_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK4_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK3_DIVIDE_BY                ; 1                  ; Untyped                          ;
; CLK2_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK1_DIVIDE_BY                ; 25                 ; Signed Integer                   ;
; CLK0_DIVIDE_BY                ; 2                  ; Signed Integer                   ;
; CLK9_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK8_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK7_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK6_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK4_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK3_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK2_PHASE_SHIFT              ; -10000             ; Untyped                          ;
; CLK1_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK0_PHASE_SHIFT              ; 0                  ; Untyped                          ;
; CLK5_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK4_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK3_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK2_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK1_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK0_TIME_DELAY               ; 0                  ; Untyped                          ;
; CLK9_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK8_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK7_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK6_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK5_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK4_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK3_DUTY_CYCLE               ; 50                 ; Untyped                          ;
; CLK2_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK1_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK0_DUTY_CYCLE               ; 50                 ; Signed Integer                   ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                ; Untyped                          ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                ; Untyped                          ;
; LOCK_WINDOW_UI                ;  0.05              ; Untyped                          ;
; LOCK_WINDOW_UI_BITS           ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED             ; Untyped                          ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED             ; Untyped                          ;
; DPA_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; DPA_DIVIDE_BY                 ; 1                  ; Untyped                          ;
; DPA_DIVIDER                   ; 0                  ; Untyped                          ;
; EXTCLK3_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK2_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK1_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK0_MULTIPLY_BY           ; 1                  ; Untyped                          ;
; EXTCLK3_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK2_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK1_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK0_DIVIDE_BY             ; 1                  ; Untyped                          ;
; EXTCLK3_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK2_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK1_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK0_PHASE_SHIFT           ; 0                  ; Untyped                          ;
; EXTCLK3_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK2_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK1_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK0_TIME_DELAY            ; 0                  ; Untyped                          ;
; EXTCLK3_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK2_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK1_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; EXTCLK0_DUTY_CYCLE            ; 50                 ; Untyped                          ;
; VCO_MULTIPLY_BY               ; 0                  ; Untyped                          ;
; VCO_DIVIDE_BY                 ; 0                  ; Untyped                          ;
; SCLKOUT0_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; SCLKOUT1_PHASE_SHIFT          ; 0                  ; Untyped                          ;
; VCO_MIN                       ; 0                  ; Untyped                          ;
; VCO_MAX                       ; 0                  ; Untyped                          ;
; VCO_CENTER                    ; 0                  ; Untyped                          ;
; PFD_MIN                       ; 0                  ; Untyped                          ;
; PFD_MAX                       ; 0                  ; Untyped                          ;
; M_INITIAL                     ; 0                  ; Untyped                          ;
; M                             ; 0                  ; Untyped                          ;
; N                             ; 1                  ; Untyped                          ;
; M2                            ; 1                  ; Untyped                          ;
; N2                            ; 1                  ; Untyped                          ;
; SS                            ; 1                  ; Untyped                          ;
; C0_HIGH                       ; 0                  ; Untyped                          ;
; C1_HIGH                       ; 0                  ; Untyped                          ;
; C2_HIGH                       ; 0                  ; Untyped                          ;
; C3_HIGH                       ; 0                  ; Untyped                          ;
; C4_HIGH                       ; 0                  ; Untyped                          ;
; C5_HIGH                       ; 0                  ; Untyped                          ;
; C6_HIGH                       ; 0                  ; Untyped                          ;
; C7_HIGH                       ; 0                  ; Untyped                          ;
; C8_HIGH                       ; 0                  ; Untyped                          ;
; C9_HIGH                       ; 0                  ; Untyped                          ;
; C0_LOW                        ; 0                  ; Untyped                          ;
; C1_LOW                        ; 0                  ; Untyped                          ;
; C2_LOW                        ; 0                  ; Untyped                          ;
; C3_LOW                        ; 0                  ; Untyped                          ;
; C4_LOW                        ; 0                  ; Untyped                          ;
; C5_LOW                        ; 0                  ; Untyped                          ;
; C6_LOW                        ; 0                  ; Untyped                          ;
; C7_LOW                        ; 0                  ; Untyped                          ;
; C8_LOW                        ; 0                  ; Untyped                          ;
; C9_LOW                        ; 0                  ; Untyped                          ;
; C0_INITIAL                    ; 0                  ; Untyped                          ;
; C1_INITIAL                    ; 0                  ; Untyped                          ;
; C2_INITIAL                    ; 0                  ; Untyped                          ;
; C3_INITIAL                    ; 0                  ; Untyped                          ;
; C4_INITIAL                    ; 0                  ; Untyped                          ;
; C5_INITIAL                    ; 0                  ; Untyped                          ;
; C6_INITIAL                    ; 0                  ; Untyped                          ;
; C7_INITIAL                    ; 0                  ; Untyped                          ;
; C8_INITIAL                    ; 0                  ; Untyped                          ;
; C9_INITIAL                    ; 0                  ; Untyped                          ;
; C0_MODE                       ; BYPASS             ; Untyped                          ;
; C1_MODE                       ; BYPASS             ; Untyped                          ;
; C2_MODE                       ; BYPASS             ; Untyped                          ;
; C3_MODE                       ; BYPASS             ; Untyped                          ;
; C4_MODE                       ; BYPASS             ; Untyped                          ;
; C5_MODE                       ; BYPASS             ; Untyped                          ;
; C6_MODE                       ; BYPASS             ; Untyped                          ;
; C7_MODE                       ; BYPASS             ; Untyped                          ;
; C8_MODE                       ; BYPASS             ; Untyped                          ;
; C9_MODE                       ; BYPASS             ; Untyped                          ;
; C0_PH                         ; 0                  ; Untyped                          ;
; C1_PH                         ; 0                  ; Untyped                          ;
; C2_PH                         ; 0                  ; Untyped                          ;
; C3_PH                         ; 0                  ; Untyped                          ;
; C4_PH                         ; 0                  ; Untyped                          ;
; C5_PH                         ; 0                  ; Untyped                          ;
; C6_PH                         ; 0                  ; Untyped                          ;
; C7_PH                         ; 0                  ; Untyped                          ;
; C8_PH                         ; 0                  ; Untyped                          ;
; C9_PH                         ; 0                  ; Untyped                          ;
; L0_HIGH                       ; 1                  ; Untyped                          ;
; L1_HIGH                       ; 1                  ; Untyped                          ;
; G0_HIGH                       ; 1                  ; Untyped                          ;
; G1_HIGH                       ; 1                  ; Untyped                          ;
; G2_HIGH                       ; 1                  ; Untyped                          ;
; G3_HIGH                       ; 1                  ; Untyped                          ;
; E0_HIGH                       ; 1                  ; Untyped                          ;
; E1_HIGH                       ; 1                  ; Untyped                          ;
; E2_HIGH                       ; 1                  ; Untyped                          ;
; E3_HIGH                       ; 1                  ; Untyped                          ;
; L0_LOW                        ; 1                  ; Untyped                          ;
; L1_LOW                        ; 1                  ; Untyped                          ;
; G0_LOW                        ; 1                  ; Untyped                          ;
; G1_LOW                        ; 1                  ; Untyped                          ;
; G2_LOW                        ; 1                  ; Untyped                          ;
; G3_LOW                        ; 1                  ; Untyped                          ;
; E0_LOW                        ; 1                  ; Untyped                          ;
; E1_LOW                        ; 1                  ; Untyped                          ;
; E2_LOW                        ; 1                  ; Untyped                          ;
; E3_LOW                        ; 1                  ; Untyped                          ;
; L0_INITIAL                    ; 1                  ; Untyped                          ;
; L1_INITIAL                    ; 1                  ; Untyped                          ;
; G0_INITIAL                    ; 1                  ; Untyped                          ;
; G1_INITIAL                    ; 1                  ; Untyped                          ;
; G2_INITIAL                    ; 1                  ; Untyped                          ;
; G3_INITIAL                    ; 1                  ; Untyped                          ;
; E0_INITIAL                    ; 1                  ; Untyped                          ;
; E1_INITIAL                    ; 1                  ; Untyped                          ;
; E2_INITIAL                    ; 1                  ; Untyped                          ;
; E3_INITIAL                    ; 1                  ; Untyped                          ;
; L0_MODE                       ; BYPASS             ; Untyped                          ;
; L1_MODE                       ; BYPASS             ; Untyped                          ;
; G0_MODE                       ; BYPASS             ; Untyped                          ;
; G1_MODE                       ; BYPASS             ; Untyped                          ;
; G2_MODE                       ; BYPASS             ; Untyped                          ;
; G3_MODE                       ; BYPASS             ; Untyped                          ;
; E0_MODE                       ; BYPASS             ; Untyped                          ;
; E1_MODE                       ; BYPASS             ; Untyped                          ;
; E2_MODE                       ; BYPASS             ; Untyped                          ;
; E3_MODE                       ; BYPASS             ; Untyped                          ;
; L0_PH                         ; 0                  ; Untyped                          ;
; L1_PH                         ; 0                  ; Untyped                          ;
; G0_PH                         ; 0                  ; Untyped                          ;
; G1_PH                         ; 0                  ; Untyped                          ;
; G2_PH                         ; 0                  ; Untyped                          ;
; G3_PH                         ; 0                  ; Untyped                          ;
; E0_PH                         ; 0                  ; Untyped                          ;
; E1_PH                         ; 0                  ; Untyped                          ;
; E2_PH                         ; 0                  ; Untyped                          ;
; E3_PH                         ; 0                  ; Untyped                          ;
; M_PH                          ; 0                  ; Untyped                          ;
; C1_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C2_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C3_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C4_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C5_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C6_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C7_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C8_USE_CASC_IN                ; OFF                ; Untyped                          ;
; C9_USE_CASC_IN                ; OFF                ; Untyped                          ;
; CLK0_COUNTER                  ; G0                 ; Untyped                          ;
; CLK1_COUNTER                  ; G0                 ; Untyped                          ;
; CLK2_COUNTER                  ; G0                 ; Untyped                          ;
; CLK3_COUNTER                  ; G0                 ; Untyped                          ;
; CLK4_COUNTER                  ; G0                 ; Untyped                          ;
; CLK5_COUNTER                  ; G0                 ; Untyped                          ;
; CLK6_COUNTER                  ; E0                 ; Untyped                          ;
; CLK7_COUNTER                  ; E1                 ; Untyped                          ;
; CLK8_COUNTER                  ; E2                 ; Untyped                          ;
; CLK9_COUNTER                  ; E3                 ; Untyped                          ;
; L0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; L1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; G3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E0_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E1_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E2_TIME_DELAY                 ; 0                  ; Untyped                          ;
; E3_TIME_DELAY                 ; 0                  ; Untyped                          ;
; M_TIME_DELAY                  ; 0                  ; Untyped                          ;
; N_TIME_DELAY                  ; 0                  ; Untyped                          ;
; EXTCLK3_COUNTER               ; E3                 ; Untyped                          ;
; EXTCLK2_COUNTER               ; E2                 ; Untyped                          ;
; EXTCLK1_COUNTER               ; E1                 ; Untyped                          ;
; EXTCLK0_COUNTER               ; E0                 ; Untyped                          ;
; ENABLE0_COUNTER               ; L0                 ; Untyped                          ;
; ENABLE1_COUNTER               ; L0                 ; Untyped                          ;
; CHARGE_PUMP_CURRENT           ; 2                  ; Untyped                          ;
; LOOP_FILTER_R                 ;  1.000000          ; Untyped                          ;
; LOOP_FILTER_C                 ; 5                  ; Untyped                          ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999               ; Untyped                          ;
; LOOP_FILTER_R_BITS            ; 9999               ; Untyped                          ;
; LOOP_FILTER_C_BITS            ; 9999               ; Untyped                          ;
; VCO_POST_SCALE                ; 0                  ; Untyped                          ;
; CLK2_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK1_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; CLK0_OUTPUT_FREQUENCY         ; 0                  ; Untyped                          ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E       ; Untyped                          ;
; PORT_CLKENA0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA4                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKENA5                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_EXTCLK0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK2                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_EXTCLK3                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD0                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKBAD1                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK0                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK1                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK2                     ; PORT_USED          ; Untyped                          ;
; PORT_CLK3                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK4                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK5                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK6                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK7                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK8                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLK9                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATA                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDATAOUT              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANDONE                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKLOSS                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK1                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_INCLK0                   ; PORT_USED          ; Untyped                          ;
; PORT_FBIN                     ; PORT_UNUSED        ; Untyped                          ;
; PORT_PLLENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CLKSWITCH                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ARESET                   ; PORT_USED          ; Untyped                          ;
; PORT_PFDENA                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLK                  ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANACLR                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANREAD                 ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANWRITE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_LOCKED                   ; PORT_UNUSED        ; Untyped                          ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED        ; Untyped                          ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_PHASEDONE                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASESTEP                ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED        ; Untyped                          ;
; PORT_SCANCLKENA               ; PORT_UNUSED        ; Untyped                          ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED        ; Untyped                          ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY  ; Untyped                          ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY  ; Untyped                          ;
; M_TEST_SOURCE                 ; 5                  ; Untyped                          ;
; C0_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C1_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C2_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C3_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C4_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C5_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C6_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C7_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C8_TEST_SOURCE                ; 5                  ; Untyped                          ;
; C9_TEST_SOURCE                ; 5                  ; Untyped                          ;
; CBXI_PARAMETER                ; altpll_k3n2        ; Untyped                          ;
; VCO_FREQUENCY_CONTROL         ; AUTO               ; Untyped                          ;
; VCO_PHASE_SHIFT_STEP          ; 0                  ; Untyped                          ;
; WIDTH_CLOCK                   ; 5                  ; Signed Integer                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                  ; Untyped                          ;
; USING_FBMIMICBIDIR_PORT       ; OFF                ; Untyped                          ;
; DEVICE_FAMILY                 ; Cyclone IV E       ; Untyped                          ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED             ; Untyped                          ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                ; Untyped                          ;
; AUTO_CARRY_CHAINS             ; ON                 ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS          ; OFF                ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS           ; ON                 ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS        ; OFF                ; IGNORE_CASCADE                   ;
+-------------------------------+--------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 148   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 19                   ; Signed Integer                             ;
; NUMWORDS_A                         ; 307200               ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                             ;
; NUMWORDS_B                         ; 38400                ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; Img_DATA.hex         ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_B               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_cco1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u3 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 51       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_LIN_L      ; 1        ; Signed Integer                    ;
; SET_LIN_R      ; 2        ; Signed Integer                    ;
; SET_HEAD_L     ; 3        ; Signed Integer                    ;
; SET_HEAD_R     ; 4        ; Signed Integer                    ;
; A_PATH_CTRL    ; 5        ; Signed Integer                    ;
; D_PATH_CTRL    ; 6        ; Signed Integer                    ;
; POWER_ON       ; 7        ; Signed Integer                    ;
; SET_FORMAT     ; 8        ; Signed Integer                    ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                    ;
; SET_ACTIVE     ; 10       ; Signed Integer                    ;
; SET_VIDEO      ; 11       ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUDIO_DAC:u4 ;
+------------------+----------+-----------------------------+
; Parameter Name   ; Value    ; Type                        ;
+------------------+----------+-----------------------------+
; REF_CLK          ; 18432000 ; Signed Integer              ;
; SAMPLE_RATE      ; 48000    ; Signed Integer              ;
; DATA_WIDTH       ; 16       ; Signed Integer              ;
; CHANNEL_NUM      ; 2        ; Signed Integer              ;
; SIN_SAMPLE_DATA  ; 48       ; Signed Integer              ;
; FLASH_DATA_NUM   ; 1048576  ; Signed Integer              ;
; SDRAM_DATA_NUM   ; 4194304  ; Signed Integer              ;
; SRAM_DATA_NUM    ; 262144   ; Signed Integer              ;
; FLASH_ADDR_WIDTH ; 20       ; Signed Integer              ;
; SDRAM_ADDR_WIDTH ; 22       ; Signed Integer              ;
; SRAM_ADDR_WIDTH  ; 18       ; Signed Integer              ;
; FLASH_DATA_WIDTH ; 8        ; Signed Integer              ;
; SDRAM_DATA_WIDTH ; 16       ; Signed Integer              ;
; SRAM_DATA_WIDTH  ; 16       ; Signed Integer              ;
; SIN_SANPLE       ; 0        ; Signed Integer              ;
; FLASH_DATA       ; 1        ; Signed Integer              ;
; SDRAM_DATA       ; 2        ; Signed Integer              ;
; SRAM_DATA        ; 3        ; Signed Integer              ;
+------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_TEST:u5|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; LPM_WIDTH              ; 6            ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 8            ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 256          ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                        ;
; LPM_FILE               ; scancode.mif ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1200                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; char30x40_ram.mif    ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_e9b1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component ;
+------------------------+--------------+------------------------------------------------+
; Parameter Name         ; Value        ; Type                                           ;
+------------------------+--------------+------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                 ;
; LPM_WIDTHAD            ; 9            ; Signed Integer                                 ;
; LPM_NUMWORDS           ; 512          ; Untyped                                        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED   ; Untyped                                        ;
; LPM_OUTDATA            ; REGISTERED   ; Untyped                                        ;
; LPM_FILE               ; bmpfont.mif  ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                 ;
+------------------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component ;
+------------------------+-------------------+-----------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                      ;
+------------------------+-------------------+-----------------------------------------------------------+
; LPM_WIDTH              ; 32                ; Signed Integer                                            ;
; LPM_WIDTHAD            ; 10                ; Signed Integer                                            ;
; LPM_NUMWORDS           ; 1024              ; Untyped                                                   ;
; LPM_ADDRESS_CONTROL    ; REGISTERED        ; Untyped                                                   ;
; LPM_OUTDATA            ; REGISTERED        ; Untyped                                                   ;
; LPM_FILE               ; rom8x1024_DE2.mif ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E      ; Untyped                                                   ;
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                            ;
+------------------------+-------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; ram8x2048_DE2.mif    ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_28b1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                        ;
+----------------+----------------+-------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                     ;
; TAP_DISTANCE   ; 3              ; Untyped                                                     ;
; WIDTH          ; 18             ; Untyped                                                     ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                     ;
; CBXI_PARAMETER ; shift_taps_gkm ; Untyped                                                     ;
+----------------+----------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; VGA_Audio_PLL:p1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; SOURCE_SYNCHRONOUS                       ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                     ;
; Entity Instance                           ; VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 1                                                                                     ;
;     -- NUMWORDS_A                         ; 307200                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                     ;
;     -- NUMWORDS_B                         ; 38400                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                     ;
;     -- NUMWORDS_A                         ; 1200                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                       ;
+----------------------------+----------------------------------------------+
; Name                       ; Value                                        ;
+----------------------------+----------------------------------------------+
; Number of entity instances ; 1                                            ;
; Entity Instance            ; VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                            ;
;     -- TAP_DISTANCE        ; 3                                            ;
;     -- WIDTH               ; 18                                           ;
+----------------------------+----------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|shifter32_32_l2:shifter32_32_l2b" ;
+--------------+-------+----------+-----------------------------------+
; Port         ; Type  ; Severity ; Details                           ;
+--------------+-------+----------+-----------------------------------+
; sh_a[31..26] ; Input ; Info     ; Stuck at GND                      ;
+--------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|main_ctrl:main_ctrla"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; jpr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux5_5_5:reg_widx_sel2" ;
+------+-------+----------+---------------------------------+
; Port ; Type  ; Severity ; Details                         ;
+------+-------+----------+---------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                    ;
+------+-------+----------+---------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_a_sel_1" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; d1[31..5] ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9|mux32_32_32:alu_b_sel_2" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:u9"                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; o_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; q[7..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_CHAR_RAM:u7"                                                                                                                                                                         ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oPIXEL_VAL ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "oPIXEL_VAL[7..1]" have no fanouts                                                      ;
; iVGA_ADDR  ; Input  ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KEYBOARD_DEC:u6"                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; oKey_parity_D  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oKey_stopbit_D ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AUDIO_DAC:u4"                                                                                                                                              ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iSrc_Select ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iSrc_Select[1..1]" will be connected to GND. ;
; oFLASH_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iFLASH_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSDRAM_ADDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSDRAM_DATA ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
; oSRAM_ADDR  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
; iSRAM_DATA  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.        ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u3|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_OSD_RAM:u2"                                                                                                                                                                            ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iVGA_ADDR    ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iWR_ADDR     ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (19 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iON_R        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_R[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_G        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_G[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iON_B        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iON_B[9..0]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iOFF_R       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_R[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_G       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_G[9..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iOFF_B[8..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iOFF_B[9]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iCursor_RGB_EN  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_X[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iCursor_Y[9..9]" will be connected to GND.                                  ;
; iCursor_Y[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_Y[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_R       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_R[8..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_R[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; iCursor_G       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_G[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; iCursor_B       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iCursor_B[9..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; oAddress[19]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; oVGA_R          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_R[9..8]" have no fanouts                                                          ;
; oVGA_G          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_G[9..8]" have no fanouts                                                          ;
; oVGA_B          ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_B[9..8]" have no fanouts                                                          ;
; oVGA_CLOCK      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; iDIG[19..12] ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Audio_PLL:p1"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Oct 31 14:16:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_Default -c DE2_115_Default
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl.v
    Info (12023): Found entity 1: VGA_CHAR_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_Ctrl_UpdateMONITOR.v
    Info (12023): Found entity 1: update_monitor_rom
Info (12021): Found 1 design units, including 1 entities, in source file V/LCD_Controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file V/LCD_TEST.v
    Info (12023): Found entity 1: LCD_TEST
Info (12021): Found 1 design units, including 1 entities, in source file V/I2C_AV_Config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file V/AUDIO_DAC.v
    Info (12023): Found entity 1: AUDIO_DAC
Info (12021): Found 1 design units, including 1 entities, in source file V/VGA_Audio_PLL.v
    Info (12023): Found entity 1: VGA_Audio_PLL
Info (12021): Found 1 design units, including 1 entities, in source file V/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 15 design units, including 15 entities, in source file MIPS/cpu.v
    Info (12023): Found entity 1: rom8x1024_DE2
    Info (12023): Found entity 2: ram8x2048_DE2
    Info (12023): Found entity 3: alu
    Info (12023): Found entity 4: pc
    Info (12023): Found entity 5: registers
    Info (12023): Found entity 6: plus4
    Info (12023): Found entity 7: adder32
    Info (12023): Found entity 8: mux32_32_32
    Info (12023): Found entity 9: mux5_5_5
    Info (12023): Found entity 10: main_ctrl
    Info (12023): Found entity 11: alu_ctrler
    Info (12023): Found entity 12: shifter32_32_l2
    Info (12023): Found entity 13: signext16_32
    Info (12023): Found entity 14: is_branch
    Info (12023): Found entity 15: cpu
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/Img_RAM.v
    Info (12023): Found entity 1: Img_RAM
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller/VGA_OSD_RAM.v
    Info (12023): Found entity 1: VGA_OSD_RAM
Info (12021): Found 1 design units, including 1 entities, in source file VGA_CHAR_RAM.v
    Info (12023): Found entity 1: VGA_CHAR_RAM
Info (12021): Found 1 design units, including 1 entities, in source file char30x40_ram.v
    Info (12023): Found entity 1: char30x40_ram
Info (12021): Found 1 design units, including 1 entities, in source file KEYBOARD_DEC.v
    Info (12023): Found entity 1: KEYBOARD_DEC
Info (12021): Found 2 design units, including 1 entities, in source file keyboard.vhd
    Info (12022): Found design unit 1: Keyboard-behavioral
    Info (12023): Found entity 1: keyboard
Warning (10275): Verilog HDL Module Instantiation warning at DE2_115_Default.v(846): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115_Default.v
    Info (12023): Found entity 1: DE2_115_Default
Warning (10236): Verilog HDL Implicit Net warning at VGA_CHAR_Ctrl.v(1565): created implicit net for "o_RAM_ADDR"
Warning (10236): Verilog HDL Implicit Net warning at VGA_CHAR_Ctrl.v(1566): created implicit net for "o_RAM_WDATA"
Warning (10236): Verilog HDL Implicit Net warning at VGA_CHAR_Ctrl.v(1567): created implicit net for "o_RAM_WEN"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(581): created implicit net for "OTG_FSPEED"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_Default.v(582): created implicit net for "OTG_LSPEED"
Info (12127): Elaborating entity "DE2_115_Default" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(581): object "OTG_FSPEED" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(582): object "OTG_LSPEED" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_Default.v(535): object "cpu_clk_reg" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_115_Default.v(601): truncated value with size 36 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at DE2_115_Default.v(607): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at DE2_115_Default.v(608): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_Default.v(342) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_Default.v(360) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_Default.v(375) has no driver
Warning (10034): Output port "DRAM_ADDR" at DE2_115_Default.v(386) has no driver
Warning (10034): Output port "DRAM_BA" at DE2_115_Default.v(387) has no driver
Warning (10034): Output port "DRAM_DQM" at DE2_115_Default.v(393) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_Default.v(398) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_Default.v(407) has no driver
Warning (10034): Output port "HSMC_TX_D_P" at DE2_115_Default.v(435) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_Default.v(255) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_Default.v(286) has no driver
Warning (10034): Output port "UART_TXD" at DE2_115_Default.v(289) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_Default.v(330) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_Default.v(332) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_Default.v(334) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_Default.v(343) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_Default.v(344) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_Default.v(348) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_Default.v(350) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_Default.v(352) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_Default.v(361) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_Default.v(362) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_Default.v(376) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_115_Default.v(377) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_Default.v(378) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_Default.v(380) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE2_115_Default.v(388) has no driver
Warning (10034): Output port "DRAM_CKE" at DE2_115_Default.v(389) has no driver
Warning (10034): Output port "DRAM_CLK" at DE2_115_Default.v(390) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE2_115_Default.v(391) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE2_115_Default.v(394) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE2_115_Default.v(395) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_Default.v(399) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_Default.v(401) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_Default.v(402) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_Default.v(403) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_Default.v(404) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_Default.v(408) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_Default.v(410) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_Default.v(411) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_Default.v(413) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_Default.v(414) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P1" at DE2_115_Default.v(428) has no driver
Warning (10034): Output port "HSMC_CLKOUT_P2" at DE2_115_Default.v(429) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2_115_Default.v(430) has no driver
Warning (10665): Bidirectional port "AUD_DACLRCK" at DE2_115_Default.v(318) has a one-way connection to bidirectional port "AUD_ADCLRCK"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:r0"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "VGA_Audio_PLL" for hierarchy "VGA_Audio_PLL:p1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA_Audio_PLL:p1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA_Audio_PLL:p1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "9"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "-10000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "SOURCE_SYNCHRONOUS"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_k3n2.tdf
    Info (12023): Found entity 1: altpll_k3n2
Info (12128): Elaborating entity "altpll_k3n2" for hierarchy "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(86): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(89): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(92): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(113): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(114): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(115): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(175): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(198): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "VGA_OSD_RAM" for hierarchy "VGA_OSD_RAM:u2"
Warning (10036): Verilog HDL or VHDL warning at VGA_OSD_RAM.v(48): object "WR_ADDR_ddddd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_OSD_RAM.v(53): object "Wen_ddddd" assigned a value but never read
Info (12128): Elaborating entity "Img_RAM" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "widthad_a" = "19"
    Info (12134): Parameter "numwords_a" = "307200"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "numwords_b" = "38400"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "init_file" = "Img_DATA.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_B"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cco1.tdf
    Info (12023): Found entity 1: altsyncram_cco1
Info (12128): Elaborating entity "altsyncram_cco1" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_hua.tdf
    Info (12023): Found entity 1: decode_hua
Info (12128): Elaborating entity "decode_hua" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_hua:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf
    Info (12023): Found entity 1: decode_aaa
Info (12128): Elaborating entity "decode_aaa" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|decode_aaa:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf
    Info (12023): Found entity 1: mux_1pb
Info (12128): Elaborating entity "mux_1pb" for hierarchy "VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_cco1:auto_generated|mux_1pb:mux3"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u3"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u3|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "AUDIO_DAC:u4"
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(117): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(125): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(133): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(146): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(160): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(196): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(227): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(256): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "LCD_TEST" for hierarchy "LCD_TEST:u5"
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(57): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_TEST.v(65): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_TEST:u5|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "KEYBOARD_DEC" for hierarchy "KEYBOARD_DEC:u6"
Warning (10036): Verilog HDL or VHDL warning at KEYBOARD_DEC.v(28): object "cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(157): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(177): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(181): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at KEYBOARD_DEC.v(184): truncated value with size 8 to match size of target (6)
Info (12128): Elaborating entity "lpm_rom" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component"
Info (12130): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component"
Info (12133): Instantiated megafunction "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "6"
    Info (12134): Parameter "LPM_WIDTHAD" = "8"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "scancode.mif"
Info (12128): Elaborating entity "altrom" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom"
Info (12131): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_na01.tdf
    Info (12023): Found entity 1: altsyncram_na01
Info (12128): Elaborating entity "altsyncram_na01" for hierarchy "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_na01:auto_generated"
Info (12128): Elaborating entity "VGA_CHAR_RAM" for hierarchy "VGA_CHAR_RAM:u7"
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_RAM.v(41): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "char30x40_ram" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "char30x40_ram.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9b1.tdf
    Info (12023): Found entity 1: altsyncram_e9b1
Info (12128): Elaborating entity "altsyncram_e9b1" for hierarchy "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated"
Info (12128): Elaborating entity "lpm_rom" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component"
Info (12130): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component"
Info (12133): Instantiated megafunction "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_WIDTHAD" = "9"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "bmpfont.mif"
Info (12128): Elaborating entity "altrom" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom"
Info (12131): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b801.tdf
    Info (12023): Found entity 1: altsyncram_b801
Info (12128): Elaborating entity "altsyncram_b801" for hierarchy "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_b801:auto_generated"
Info (12128): Elaborating entity "update_monitor_rom" for hierarchy "update_monitor_rom:update_rom"
Warning (10240): Verilog HDL Always Construct warning at VGA_CHAR_Ctrl_UpdateMONITOR.v(8): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "data[0]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[1]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[2]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[3]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[4]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[5]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[6]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[18]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[19]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[20]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[21]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[22]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[23]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[24]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[25]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[26]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[27]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[28]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[29]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[30]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (10041): Inferred latch for "data[31]" at VGA_CHAR_Ctrl_UpdateMONITOR.v(8)
Info (12128): Elaborating entity "VGA_CHAR_Ctrl" for hierarchy "VGA_CHAR_Ctrl:u8"
Warning (10036): Verilog HDL or VHDL warning at VGA_CHAR_Ctrl.v(1565): object "o_RAM_ADDR" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_CHAR_Ctrl.v(1566): object "o_RAM_WDATA" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at VGA_CHAR_Ctrl.v(1567): object "o_RAM_WEN" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(898): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(906): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(991): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(941): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1024): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1027): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1073): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1084): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1101): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1104): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1127): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1135): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1138): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1151): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1159): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1162): truncated value with size 32 to match size of target (6)
Info (10264): Verilog HDL Case Statement information at VGA_CHAR_Ctrl.v(877): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1565): truncated value with size 13 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_CHAR_Ctrl.v(1566): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:u9"
Warning (10230): Verilog HDL assignment warning at cpu.v(166): truncated value with size 32 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at cpu.v(182): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "rom8x1024_DE2" for hierarchy "cpu:u9|rom8x1024_DE2:rom8x1024a"
Info (12128): Elaborating entity "lpm_rom" for hierarchy "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component"
Info (12130): Elaborated megafunction instantiation "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component"
Info (12133): Instantiated megafunction "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_WIDTHAD" = "10"
    Info (12134): Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info (12134): Parameter "LPM_OUTDATA" = "REGISTERED"
    Info (12134): Parameter "LPM_FILE" = "rom8x1024_DE2.mif"
Info (12128): Elaborating entity "altrom" for hierarchy "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom"
Info (12131): Elaborated megafunction instantiation "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom", which is child of megafunction instantiation "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block"
Info (12131): Elaborated megafunction instantiation "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block", which is child of megafunction instantiation "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ol01.tdf
    Info (12023): Found entity 1: altsyncram_ol01
Info (12128): Elaborating entity "altsyncram_ol01" for hierarchy "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|altrom:srom|altsyncram:rom_block|altsyncram_ol01:auto_generated"
Warning (113031): 40 out of 1024 addresses are reinitialized. The latest initialized data will replace the existing data. There are 40 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 0 is reinitialized
    Warning (113030): Memory Initialization File address 1 is reinitialized
    Warning (113030): Memory Initialization File address 2 is reinitialized
    Warning (113030): Memory Initialization File address 3 is reinitialized
    Warning (113030): Memory Initialization File address 4 is reinitialized
    Warning (113030): Memory Initialization File address 5 is reinitialized
    Warning (113030): Memory Initialization File address 6 is reinitialized
    Warning (113030): Memory Initialization File address 7 is reinitialized
    Warning (113030): Memory Initialization File address 8 is reinitialized
    Warning (113030): Memory Initialization File address 9 is reinitialized
Info (12128): Elaborating entity "ram8x2048_DE2" for hierarchy "cpu:u9|ram8x2048_DE2:ram8x2048a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "ram8x2048_DE2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_28b1.tdf
    Info (12023): Found entity 1: altsyncram_28b1
Info (12128): Elaborating entity "altsyncram_28b1" for hierarchy "cpu:u9|ram8x2048_DE2:ram8x2048a|altsyncram:altsyncram_component|altsyncram_28b1:auto_generated"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:u9|alu:alua"
Info (12128): Elaborating entity "pc" for hierarchy "cpu:u9|pc:pca"
Info (12128): Elaborating entity "registers" for hierarchy "cpu:u9|registers:register_file"
Info (12128): Elaborating entity "plus4" for hierarchy "cpu:u9|plus4:pc_plus4"
Info (12128): Elaborating entity "adder32" for hierarchy "cpu:u9|adder32:pc_add"
Info (12128): Elaborating entity "mux32_32_32" for hierarchy "cpu:u9|mux32_32_32:alu_b_sel_1"
Info (12128): Elaborating entity "mux5_5_5" for hierarchy "cpu:u9|mux5_5_5:reg_widx_sel1"
Info (12128): Elaborating entity "main_ctrl" for hierarchy "cpu:u9|main_ctrl:main_ctrla"
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(248): object "Rrs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(249): object "Rrt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(250): object "Rrd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(251): object "Rshamt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(262): object "Irs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(263): object "Irt" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(264): object "Iaddr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at main_ctrl.v(270): object "Jaddr" assigned a value but never read
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(347): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(348): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(349): case item expression covers a value already covered by a previous case item
Warning (10235): Verilog HDL Always Construct warning at main_ctrl.v(566): variable "Rfunc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at main_ctrl.v(738): variable "Rfunc" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(766): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(767): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at main_ctrl.v(768): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "alu_ctrler" for hierarchy "cpu:u9|alu_ctrler:alu_ctrlera"
Info (12128): Elaborating entity "shifter32_32_l2" for hierarchy "cpu:u9|shifter32_32_l2:shifter32_32_l2a"
Info (12128): Elaborating entity "signext16_32" for hierarchy "cpu:u9|signext16_32:signext16_32a"
Info (12128): Elaborating entity "is_branch" for hierarchy "cpu:u9|is_branch:is_brancha"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "VGA_CHAR_RAM:u7|char30x40_ram:char30x40_ram_component|altsyncram:altsyncram_component|altsyncram_e9b1:auto_generated|q_a[7]"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu:u9|clock
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "cpu:u9|rom8x1024_DE2:rom8x1024a|lpm_rom:lpm_rom_component|otri[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "VGA_CHAR_RAM:u7|lpm_rom:lpm_rom_component|otri[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "KEYBOARD_DEC:u6|lpm_rom:lpm_rom_component|otri[0]" feeding internal logic into a wire
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "VGA_OSD_RAM:u2|WR_ADDR_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 18
Info (12130): Elaborated megafunction instantiation "VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0"
Info (12133): Instantiated megafunction "VGA_OSD_RAM:u2|altshift_taps:WR_ADDR_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_gkm.tdf
    Info (12023): Found entity 1: shift_taps_gkm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5961.tdf
    Info (12023): Found entity 1: altsyncram_5961
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACDAT" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_XCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[31]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[32]" is fed by GND
    Warning (13033): The pin "GPIO[33]" is fed by GND
    Warning (13033): The pin "GPIO[34]" is fed by GND
    Warning (13033): The pin "GPIO[35]" is fed by GND
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_DACDAT" to the node "AUD_DACDAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_XCK" to the node "AUD_XCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SCLK" to the node "I2C_SCLK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[0]" to the node "SD_DAT[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[0]" to the node "SD_DAT[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[1]" to the node "SD_DAT[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[1]" to the node "SD_DAT[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[2]" to the node "SD_DAT[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[2]" to the node "SD_DAT[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[3]" to the node "SD_DAT[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "SD_DAT[3]" to the node "SD_DAT[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_ADCLRCK" to the node "AUD_ADCLRCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_BCLK" to the node "AUD_BCLK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "AUD_DACLRCK" to the node "AUD_DACLRCK"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "I2C_SDAT" to the node "I2C_SDAT"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[0]" to the node "DRAM_DQ[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[1]" to the node "DRAM_DQ[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[2]" to the node "DRAM_DQ[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[3]" to the node "DRAM_DQ[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[4]" to the node "DRAM_DQ[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[5]" to the node "DRAM_DQ[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[6]" to the node "DRAM_DQ[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[7]" to the node "DRAM_DQ[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[8]" to the node "DRAM_DQ[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[9]" to the node "DRAM_DQ[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[10]" to the node "DRAM_DQ[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[11]" to the node "DRAM_DQ[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[12]" to the node "DRAM_DQ[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[13]" to the node "DRAM_DQ[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[14]" to the node "DRAM_DQ[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[15]" to the node "DRAM_DQ[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[16]" to the node "DRAM_DQ[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[17]" to the node "DRAM_DQ[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[18]" to the node "DRAM_DQ[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[19]" to the node "DRAM_DQ[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[20]" to the node "DRAM_DQ[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[21]" to the node "DRAM_DQ[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[22]" to the node "DRAM_DQ[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[23]" to the node "DRAM_DQ[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[24]" to the node "DRAM_DQ[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[25]" to the node "DRAM_DQ[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[26]" to the node "DRAM_DQ[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[27]" to the node "DRAM_DQ[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[28]" to the node "DRAM_DQ[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[29]" to the node "DRAM_DQ[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[30]" to the node "DRAM_DQ[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "DRAM_DQ[31]" to the node "DRAM_DQ[31]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[0]" to the node "GPIO[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[1]" to the node "GPIO[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[2]" to the node "GPIO[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[3]" to the node "GPIO[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[4]" to the node "GPIO[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[5]" to the node "GPIO[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[6]" to the node "GPIO[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[7]" to the node "GPIO[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[8]" to the node "GPIO[8]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[9]" to the node "GPIO[9]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[10]" to the node "GPIO[10]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[11]" to the node "GPIO[11]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[12]" to the node "GPIO[12]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[13]" to the node "GPIO[13]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[14]" to the node "GPIO[14]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[15]" to the node "GPIO[15]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[16]" to the node "GPIO[16]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[17]" to the node "GPIO[17]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[18]" to the node "GPIO[18]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[19]" to the node "GPIO[19]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[20]" to the node "GPIO[20]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[21]" to the node "GPIO[21]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[22]" to the node "GPIO[22]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[23]" to the node "GPIO[23]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[24]" to the node "GPIO[24]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[25]" to the node "GPIO[25]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[26]" to the node "GPIO[26]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[27]" to the node "GPIO[27]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[28]" to the node "GPIO[28]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[29]" to the node "GPIO[29]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[30]" to the node "GPIO[30]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[31]" to the node "GPIO[31]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[32]" to the node "GPIO[32]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[33]" to the node "GPIO[33]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[34]" to the node "GPIO[34]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "GPIO[35]" to the node "GPIO[35]"
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "AUD_CTRL_CLK" to the node "AUD_XCK" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "AUD_CTRL_CLK" to the node "AUDIO_DAC:u4|LRCK_1X" into an OR gate
Info (13060): One or more bidirs are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidir "AUD_DACLRCK" is moved to its source
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "GPIO[0]~synth"
    Warning (13010): Node "GPIO[1]~synth"
    Warning (13010): Node "GPIO[2]~synth"
    Warning (13010): Node "GPIO[3]~synth"
    Warning (13010): Node "GPIO[4]~synth"
    Warning (13010): Node "GPIO[5]~synth"
    Warning (13010): Node "GPIO[6]~synth"
    Warning (13010): Node "GPIO[7]~synth"
    Warning (13010): Node "GPIO[8]~synth"
    Warning (13010): Node "GPIO[9]~synth"
    Warning (13010): Node "GPIO[10]~synth"
    Warning (13010): Node "GPIO[11]~synth"
    Warning (13010): Node "GPIO[12]~synth"
    Warning (13010): Node "GPIO[13]~synth"
    Warning (13010): Node "GPIO[14]~synth"
    Warning (13010): Node "GPIO[15]~synth"
    Warning (13010): Node "GPIO[16]~synth"
    Warning (13010): Node "GPIO[17]~synth"
    Warning (13010): Node "GPIO[18]~synth"
    Warning (13010): Node "GPIO[19]~synth"
    Warning (13010): Node "GPIO[20]~synth"
    Warning (13010): Node "GPIO[21]~synth"
    Warning (13010): Node "GPIO[22]~synth"
    Warning (13010): Node "GPIO[23]~synth"
    Warning (13010): Node "GPIO[24]~synth"
    Warning (13010): Node "GPIO[25]~synth"
    Warning (13010): Node "GPIO[26]~synth"
    Warning (13010): Node "GPIO[27]~synth"
    Warning (13010): Node "GPIO[28]~synth"
    Warning (13010): Node "GPIO[29]~synth"
    Warning (13010): Node "GPIO[30]~synth"
    Warning (13010): Node "GPIO[31]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P1" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_P2" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[0]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[1]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[2]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[3]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[4]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[5]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[6]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[7]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[8]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[9]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[10]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[11]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[12]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[13]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[14]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[15]" is stuck at GND
    Warning (13410): Pin "HSMC_TX_D_P[16]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 63 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/DE2_115_Default.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "VGA_Audio_PLL:p1|altpll:altpll_component|altpll_k3n2:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected
Warning (21074): Design contains 84 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_MDIO"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_MDIO"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[0]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[1]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[2]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[3]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[4]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[5]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[6]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[7]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[8]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[9]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[10]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[11]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[12]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[13]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[14]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[15]"
    Warning (15610): No output dependent on input pin "HSMC_RX_D_P[16]"
Info (21057): Implemented 6678 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 91 input pins
    Info (21059): Implemented 248 output pins
    Info (21060): Implemented 141 bidirectional pins
    Info (21061): Implemented 6057 logic cells
    Info (21064): Implemented 140 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 629 warnings
    Info: Peak virtual memory: 427 megabytes
    Info: Processing ended: Thu Oct 31 14:16:40 2019
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mdhome/home5/uk6057965/csjikken/csjikken2-2/mips_de2-115/DE2_115_Default.map.smsg.


