3D vs. 2D Device Simulation of FinFET Logic Gates under PVT Variations