#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jun 21 14:10:03 2024
# Process ID: 9204
# Current directory: D:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.runs/design_1_FNDController_0_0_synth_1
# Command line: vivado.exe -log design_1_FNDController_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FNDController_0_0.tcl
# Log file: D:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.runs/design_1_FNDController_0_0_synth_1/design_1_FNDController_0_0.vds
# Journal file: D:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.runs/design_1_FNDController_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_FNDController_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1200.715 ; gain = 485.703
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_RISC/vitastest/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_FNDController_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9140
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FNDController_0_0' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ip/design_1_FNDController_0_0/synth/design_1_FNDController_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FND_Controller_ip_v1_0' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FND_Controller_ip_v1_0_S00_AXI' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0_S00_AXI.v:232]
INFO: [Synth 8-226] default block is never used [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0_S00_AXI.v:373]
INFO: [Synth 8-6155] done synthesizing module 'FND_Controller_ip_v1_0_S00_AXI' (1#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'fndController' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:92]
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:270]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (2#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:270]
WARNING: [Synth 8-689] width (2) of port connection 'o_clk' does not match port width (1) of module 'clkDiv' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:108]
INFO: [Synth 8-6157] synthesizing module 'counter' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:246]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:246]
WARNING: [Synth 8-689] width (2) of port connection 'clk' does not match port width (1) of module 'counter' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:114]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:148]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (4#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:207]
INFO: [Synth 8-226] default block is never used [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:217]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:207]
INFO: [Synth 8-6157] synthesizing module 'BDCtoSEG' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:162]
INFO: [Synth 8-226] default block is never used [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:168]
INFO: [Synth 8-6155] done synthesizing module 'BDCtoSEG' (6#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:162]
INFO: [Synth 8-6157] synthesizing module 'Decoder_2_4' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:191]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_2_4' (7#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:191]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:92]
WARNING: [Synth 8-7071] port 'reset' of module 'fndController' is unconnected for instance 'U_fndController' [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:81]
WARNING: [Synth 8-7023] instance 'U_fndController' of module 'fndController' has 5 connections declared, but only 4 given [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:81]
INFO: [Synth 8-6155] done synthesizing module 'FND_Controller_ip_v1_0' (9#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ipshared/acdb/hdl/FNDController_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FNDController_0_0' (10#1) [d:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.gen/sources_1/bd/design_1/ip/design_1_FNDController_0_0/synth/design_1_FNDController_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1236.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1236.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:37 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:42 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:01:09 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:22 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     6|
|3     |LUT2   |    64|
|4     |LUT3   |    36|
|5     |LUT4   |    66|
|6     |LUT5   |    28|
|7     |LUT6   |   100|
|8     |FDRE   |   189|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:01:19 . Memory (MB): peak = 1236.781 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:01:29 . Memory (MB): peak = 1236.781 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1236.781 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1236.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:47 . Memory (MB): peak = 1236.781 ; gain = 3.609
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.runs/design_1_FNDController_0_0_synth_1/design_1_FNDController_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_FNDController_0_0, cache-ID = 3c420f45b98ffd7a
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_RISC/vitastest/20240621_MicroBlaze_fnd/20240621_MicroBlaze_fnd.runs/design_1_FNDController_0_0_synth_1/design_1_FNDController_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_FNDController_0_0_utilization_synth.rpt -pb design_1_FNDController_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 14:12:09 2024...
