Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/shift_Test_isim_beh.exe -prj C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/shift_Test_beh.prj work.shift_Test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/MB_DFF.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/DM74LS194.vf" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/Shift_32.v" into library work
Analyzing Verilog file "C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/shift_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 65792 KB
Fuse CPU Usage: 406 ms
Compiling module AND3
Compiling module OR4
Compiling module NAND3
Compiling module MB_DFF_MUSER_DM74LS194
Compiling module VCC
Compiling module INV
Compiling module DM74LS194
Compiling module Shift_32
Compiling module shift_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 10 Verilog Units
Built simulation executable C:/Documents and Settings/Administrator/My Documents/3150102418/Exp12/FrameWork/shift_Test_isim_beh.exe
Fuse Memory Usage: 71300 KB
Fuse CPU Usage: 499 ms
