Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  1 09:46:41 2021
| Host         : LAPTOP-JSV7HJ63 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325tl
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   262 |
|    Minimum number of control sets                        |   128 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   134 |
| Unused register locations in slices containing registers |  1233 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   262 |
| >= 0 to < 4        |   103 |
| >= 4 to < 6        |    31 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    22 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     7 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             161 |          125 |
| No           | No                    | Yes                    |             208 |          103 |
| No           | Yes                   | No                     |             618 |          393 |
| Yes          | No                    | No                     |            1526 |          695 |
| Yes          | No                    | Yes                    |            1128 |          716 |
| Yes          | Yes                   | No                     |              54 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|        Clock Signal        |               Enable Signal               |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+
|  vga/c2i3/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_9[0]         | rst_all_repN_2                   |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_8[0]         | rst_all_repN_6                   |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_3[0]         | rst_all_repN_7                   |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all_repN_7                   |                1 |              1 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0      | rst_all_repN_3                   |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0     | rst_all_repN_5                   |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[32]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[113]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[35]/G0  |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_4[0]         | rst_all_repN_7                   |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[114]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[46]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[42]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[38]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[36]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[48]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[59]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[49]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[52]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[56]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[58]/G0  |                                           |                                  |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[115]/G0 |                                           |                                  |                1 |              1 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_11[0]        | rst_all_repN_2                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0     | rst_all_repN_3                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0      | rst_all_repN_3                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0     | rst_all_repN_3                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0      | rst_all_repN_3                   |                2 |              2 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_2[0]         | rst_all_repN_5                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[3][31]_i_1_n_0      | rst_all                          |                2 |              2 |         1.00 |
|  debug_clk                 |                                           | rst_all_repN_5                   |                2 |              2 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[8][31]_i_1_n_0      | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0     | rst_all                          |                3 |              3 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_13[0]        | rst_all_repN_2                   |                2 |              3 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0     | rst_all_repN_3                   |                3 |              3 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0      | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0      | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[7][31]_i_1_n_0      | rst_all                          |                3 |              3 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_7[0]         | rst_all_repN_3                   |                3 |              3 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0     | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/reg_IF_ID/FSM_onehot_state_reg[0][0] | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/reg_IF_ID/FSM_onehot_state_reg[0][0] | rst_all_repN_7                   |                1 |              3 |         3.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_3[0]         | rst_all_repN_5                   |                2 |              3 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[2][31]_i_1_n_0      | rst_all                          |                3 |              3 |         1.00 |
|  debug_clk                 | core/reg_MEM_WB/exp_vector_WB_reg[2]_0[0] | rst_all_repN_6                   |                1 |              4 |         4.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0  | rst_all_repN_1                   |                2 |              4 |         2.00 |
|  debug_clk                 | core/reg_IF_ID/FSM_onehot_state_reg[0][0] | rst_all_repN                     |                3 |              4 |         1.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0     | rst_all                          |                4 |              4 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0      | rst_all                          |                4 |              4 |         1.00 |
|  debug_clk                 |                                           |                                  |                1 |              4 |         4.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[4][31]_i_1_n_0      | rst_all                          |                4 |              4 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[11][31]_i_1_n_0     | rst_all                          |                2 |              4 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_10[0]        | rst_all_repN_2                   |                4 |              4 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[6][31]_i_1_n_0      | rst_all                          |                3 |              4 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_12[0]        | rst_all_repN_2                   |                3 |              4 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_5[0]         | rst_all_repN_2                   |                3 |              4 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_13[0]        | rst_all_repN_3                   |                3 |              4 |         1.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[10][31]_i_1_n_0     | rst_all                          |                5 |              5 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0     | rst_all_repN_2                   |                5 |              5 |         1.00 |
|  CLK_GEN/CLK_OUT3          | BTN_SCAN/p_0_in                           |                                  |                2 |              5 |         2.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0     | rst_all                          |                5 |              5 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_1[0]         | rst_all_repN_5                   |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_8[0]         | rst_all_repN_3                   |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_0[0]         | rst_all_repN_2                   |                4 |              5 |         1.25 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_0[0]         | rst_all_repN_5                   |                4 |              5 |         1.25 |
|  CLK_GEN/CLK_OUT1          |                                           | vga/U12/v_count_reg[8]_0         |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_12[0]        | rst_all_repN_3                   |                3 |              5 |         1.67 |
|  debug_clk                 | core/exp_unit/csr/E[0]                    | rst_all                          |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_4[0]         | rst_all_repN_2                   |                4 |              5 |         1.25 |
|  debug_clk                 | core/exp_unit/csr/CSR[0][31]_i_1_n_0      | rst_all                          |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_4[0]         | rst_all_repN_5                   |                2 |              5 |         2.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_6[0]         | rst_all_repN_2                   |                5 |              5 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_6[0]         | rst_all_repN_5                   |                3 |              5 |         1.67 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_11[0]        | rst_all_repN_3                   |                4 |              5 |         1.25 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_3[0]         | rst_all_repN_3                   |                5 |              5 |         1.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_2[0]         | rst_all_repN_2                   |                5 |              6 |         1.20 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/next_data_count           | rst_all_repN_1                   |                3 |              6 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_8[0]         | rst_all_repN_5                   |                4 |              6 |         1.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_5[0]         | rst_all_repN_5                   |                3 |              6 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_4[0]         | rst_all_repN_3                   |                4 |              6 |         1.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_9[0]         | rst_all_repN_3                   |                3 |              6 |         2.00 |
|  debug_clk                 |                                           | rst_all_repN_2                   |                5 |              6 |         1.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[0][31]_i_1_n_0      | rst_all_repN_2                   |                3 |              6 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_3[0]         | rst_all_repN_2                   |                3 |              6 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_7[0]         | rst_all_repN_5                   |                4 |              6 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0     | rst_all_repN_2                   |                5 |              6 |         1.20 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_8[0]         | rst_all_repN_2                   |                2 |              6 |         3.00 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all_repN_2                   |                4 |              6 |         1.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_1[0]         | rst_all_repN_2                   |                4 |              6 |         1.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_7[0]         | rst_all_repN_2                   |                5 |              7 |         1.40 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_12[0]        | rst_all_repN_5                   |                4 |              7 |         1.75 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                    | DISPLAY/P2S_LED/buff[16]_i_1_n_0 |                1 |              7 |         7.00 |
|  CLK_GEN/CLK_OUT1          | vga/U12/E[0]                              |                                  |                6 |              7 |         1.17 |
|  debug_clk                 |                                           | rst_all_repN_6                   |                3 |              7 |         2.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_10[0]        | rst_all_repN_3                   |                3 |              7 |         2.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0      | rst_all_repN_2                   |                7 |              7 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0     | rst_all_repN_2                   |                5 |              7 |         1.40 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0     | rst_all_repN_6                   |                5 |              7 |         1.40 |
|  debug_clk                 | core/exp_unit/csr/CSR[2][31]_i_1_n_0      | rst_all_repN_7                   |                4 |              7 |         1.75 |
|  debug_clk                 | core/exp_unit/csr/CSR[4][31]_i_1_n_0      | rst_all_repN_6                   |                6 |              7 |         1.17 |
|  debug_clk                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0    | rst_all                          |                4 |              7 |         1.75 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all_repN_5                   |                4 |              7 |         1.75 |
|  debug_clk                 | core/exp_unit/csr/CSR[7][31]_i_1_n_0      | rst_all_repN_2                   |                5 |              8 |         1.60 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0      | rst_all_repN_2                   |                7 |              8 |         1.14 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0      | rst_all_repN_6                   |                7 |              8 |         1.14 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0      | rst_all_repN_6                   |                5 |              8 |         1.60 |
|  debug_clk                 | core/exp_unit/csr/CSR[3][31]_i_1_n_0      | rst_all_repN_2                   |                5 |              8 |         1.60 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0      | rst_all_repN_6                   |                6 |              8 |         1.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0     | rst_all_repN_6                   |                5 |              8 |         1.60 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0      | rst_all_repN_2                   |                4 |              8 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0     | rst_all_repN_6                   |                6 |              8 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_1[0]         | rst_all_repN_3                   |                6 |              8 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_6[0]         | rst_all_repN_3                   |                5 |              8 |         1.60 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_13[0]        | rst_all_repN_5                   |                4 |              8 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[10][31]_i_1_n_0     | rst_all_repN_6                   |                8 |              8 |         1.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[6][31]_i_1_n_0      | rst_all_repN_2                   |                6 |              8 |         1.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[6][31]_i_1_n_0      | rst_all_repN_6                   |                7 |              8 |         1.14 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_5[0]         | rst_all_repN_3                   |                5 |              9 |         1.80 |
|  debug_clk                 | core/exp_unit/csr/CSR[11][31]_i_1_n_0     | rst_all_repN_7                   |                5 |              9 |         1.80 |
|  debug_clk                 | core/exp_unit/csr/CSR[11][31]_i_1_n_0     | rst_all_repN_6                   |                6 |              9 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0     | rst_all_repN_2                   |                7 |              9 |         1.29 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all_repN_4                   |                6 |              9 |         1.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_0[0]         | rst_all_repN_3                   |                4 |              9 |         2.25 |
| ~debug_clk                 | core/reg_MEM_WB/E[0]                      | rst_all_repN_3                   |                6 |              9 |         1.50 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg                | core/reg_IF_ID/rst_all_reg_0     |                3 |              9 |         3.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[10][31]_i_1_n_0     | rst_all_repN_7                   |                5 |              9 |         1.80 |
|  debug_clk                 | core/exp_unit/csr/CSR[8][31]_i_1_n_0      | rst_all_repN_2                   |                7 |              9 |         1.29 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_10[0]        | rst_all_repN_5                   |                5 |              9 |         1.80 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_2[0]         | rst_all_repN_3                   |                6 |              9 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[0][31]_i_1_n_0      | rst_all_repN_6                   |                7 |              9 |         1.29 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                    |                                  |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3          |                                           | vga/U12/h_count[9]_i_1_n_0       |                9 |             10 |         1.11 |
|  debug_clk                 | core/exp_unit/csr/CSR[4][31]_i_1_n_0      | rst_all_repN_2                   |                9 |             10 |         1.11 |
|  debug_clk                 | core/exp_unit/csr/CSR[10][31]_i_1_n_0     | rst_all_repN_2                   |                8 |             10 |         1.25 |
|  debug_clk                 | core/exp_unit/csr/CSR[8][31]_i_1_n_0      | rst_all_repN_7                   |                5 |             10 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[9][31]_i_1_n_0      | rst_all_repN_7                   |                5 |             10 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0     | rst_all_repN_6                   |                8 |             10 |         1.25 |
|  debug_clk                 | core/exp_unit/csr/CSR[7][31]_i_1_n_0      | rst_all_repN_6                   |                9 |             10 |         1.11 |
|  debug_clk                 | core/exp_unit/csr/E[0]                    | rst_all_repN_6                   |                3 |             10 |         3.33 |
|  debug_clk                 | core/exp_unit/csr/CSR[11][31]_i_1_n_0     | rst_all_repN_2                   |                6 |             10 |         1.67 |
|  CLK_GEN/CLK_OUT3          | vga/U12/v_count                           |                                  |                4 |             10 |         2.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[8][31]_i_1_n_0      | rst_all_repN_6                   |                8 |             10 |         1.25 |
|  debug_clk                 | core/exp_unit/csr/CSR[3][31]_i_1_n_0      | rst_all_repN_6                   |                8 |             11 |         1.38 |
|  debug_clk                 | core/exp_unit/csr/CSR[13][31]_i_1_n_0     | rst_all_repN_7                   |                4 |             11 |         2.75 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_9[0]         | rst_all_repN_5                   |                8 |             11 |         1.38 |
|  debug_clk                 | core/exp_unit/csr/CSR[3][31]_i_1_n_0      | rst_all_repN_7                   |                5 |             11 |         2.20 |
|  debug_clk                 | core/exp_unit/csr/CSR[14][31]_i_1_n_0     | rst_all_repN_7                   |                6 |             11 |         1.83 |
|  debug_clk                 | core/exp_unit/csr/CSR[2][31]_i_1_n_0      | rst_all_repN_2                   |                7 |             11 |         1.57 |
|  debug_clk                 | core/exp_unit/csr/CSR[2][31]_i_1_n_0      | rst_all_repN_6                   |                9 |             11 |         1.22 |
|  debug_clk                 | core/exp_unit/csr/CSR[7][31]_i_1_n_0      | rst_all_repN_7                   |                8 |             11 |         1.38 |
|  debug_clk                 | core/exp_unit/csr/CSR[4][31]_i_1_n_0      | rst_all_repN_7                   |                6 |             11 |         1.83 |
|  debug_clk                 | core/exp_unit/csr/CSR[12][31]_i_1_n_0     | rst_all_repN_7                   |                7 |             11 |         1.57 |
|  debug_clk                 | core/exp_unit/csr/CSR[5][31]_i_1_n_0      | rst_all_repN_7                   |                6 |             12 |         2.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[0][31]_i_1_n_0      | rst_all_repN_7                   |                8 |             12 |         1.50 |
|  debug_clk                 | core/exp_unit/csr/CSR[15][31]_i_1_n_0     | rst_all_repN_7                   |                9 |             12 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_10[0]        | rst_all_repN_4                   |                5 |             12 |         2.40 |
|  debug_clk                 | core/exp_unit/csr/CSR[6][31]_i_1_n_0      | rst_all_repN_7                   |                6 |             12 |         2.00 |
|  CLK_GEN/CLK_OUT3          |                                           | vga/U12/rdn_reg_n_0              |                2 |             12 |         6.00 |
|  debug_clk                 | core/exp_unit/csr/CSR[1][31]_i_1_n_0      | rst_all_repN_7                   |                6 |             12 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_11[0]        | rst_all_repN_5                   |                6 |             12 |         2.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                      | DISPLAY/P2S_SEG/buff[64]_i_1_n_0 |                3 |             13 |         4.33 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_1[0]         | rst_all_repN_4                   |                7 |             13 |         1.86 |
|  CLK_GEN/CLK_OUT1          |                                           | vga/U12/v_count_reg[8]_15        |                9 |             13 |         1.44 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_0[0]         | rst_all_repN_4                   |                6 |             13 |         2.17 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_11[0]        | rst_all_repN_4                   |                9 |             13 |         1.44 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_5[0]         | rst_all_repN_4                   |                6 |             13 |         2.17 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                      |                                  |                2 |             14 |         7.00 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_8[0]         | rst_all_repN_4                   |                8 |             14 |         1.75 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_9[0]         | rst_all_repN_4                   |                5 |             14 |         2.80 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_6[0]         | rst_all_repN_4                   |                9 |             14 |         1.56 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                      | DISPLAY/P2S_SEG/buff[63]_i_1_n_0 |                2 |             15 |         7.50 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_2[0]         | rst_all_repN_4                   |               11 |             15 |         1.36 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_4[0]         | rst_all_repN_4                   |                8 |             15 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_7[0]         | rst_all_repN_4                   |                7 |             16 |         2.29 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_12[0]        | rst_all_repN_4                   |                7 |             16 |         2.29 |
|  debug_clk                 | core/exp_unit/csr/E[0]                    | rst_all_repN_7                   |                6 |             17 |         2.83 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_13[0]        | rst_all_repN_4                   |                8 |             17 |         2.12 |
| ~debug_clk                 | core/reg_MEM_WB/IR_WB_reg[9]_3[0]         | rst_all_repN_4                   |                9 |             17 |         1.89 |
|  debug_clk                 | core/reg_IF_ID/E[0]                       | rst_all_repN                     |               12 |             20 |         1.67 |
|  CLK_GEN/CLK_OUT4          |                                           |                                  |               13 |             25 |         1.92 |
|  debug_clk                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0    | rst_all_repN                     |                8 |             25 |         3.12 |
|  CLK_GEN/CLK_OUT3          |                                           |                                  |               11 |             26 |         2.36 |
|  CLK_GEN/CLK_OUT3          |                                           | rst_all_repN_1                   |               10 |             28 |         2.80 |
|  CLK_GEN/CLK_OUT1          |                                           |                                  |               25 |             31 |         1.24 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_1[0]               |                                  |               18 |             33 |         1.83 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_2[0]               |                                  |               15 |             33 |         2.20 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_4[0]               |                                  |               21 |             33 |         1.57 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_0[0]               |                                  |               22 |             33 |         1.50 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_3[0]               |                                  |               17 |             33 |         1.94 |
|  debug_clk                 | core/reg_IF_ID/E[0]                       | rst_all                          |               18 |             38 |         2.11 |
|  debug_clk                 |                                           | rst_all_repN_7                   |               25 |             43 |         1.72 |
|  CLK_GEN/CLK_OUT1          | vga/U12/should_latch_debug_data           |                                  |                6 |             48 |         8.00 |
|  debug_clk                 |                                           | rst_all                          |               27 |             50 |         1.85 |
|  debug_clk                 | core/exp_unit/E[0]                        |                                  |               30 |             65 |         2.17 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg                |                                  |               44 |             97 |         2.20 |
|  debug_clk                 |                                           | rst_all_repN                     |               41 |            100 |         2.44 |
|  inst_reg[150]_i_2__1_n_0  |                                           | vga/c2i3/inst_reg[150]_i_3_n_0   |               78 |            110 |         1.41 |
|  inst_reg[150]_i_2__0_n_0  |                                           | vga/c2i2/inst_reg[150]_i_3_n_0   |               68 |            110 |         1.62 |
|  inst_reg[150]_i_2__2_n_0  |                                           | vga/c2i4/inst_reg[150]_i_3_n_0   |               78 |            110 |         1.41 |
|  inst_reg[150]_i_2__3_n_0  |                                           | vga/c2i5/inst_reg[150]_i_3_n_0   |               62 |            110 |         1.77 |
|  inst_reg[150]_i_2_n_0     |                                           | vga/c2i1/inst_reg[150]_i_3_n_0   |               74 |            110 |         1.49 |
|  debug_clk                 | core/exp_unit/csr/mret_MEM_reg_0          |                                  |               75 |            136 |         1.81 |
| ~debug_clk                 | core/data_ram/p_1_out                     |                                  |              435 |           1024 |         2.35 |
+----------------------------+-------------------------------------------+----------------------------------+------------------+----------------+--------------+


