// Seed: 1564335141
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always
    if (1'h0);
    else assign id_3 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1
    , id_22,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input tri id_6,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wand id_11,
    input tri0 id_12,
    output tri id_13,
    input supply0 id_14,
    input wire id_15,
    input tri1 id_16
    , id_23,
    input wand id_17,
    output uwire id_18,
    output supply0 id_19,
    output tri0 id_20
);
  assign id_20 = id_6 == id_12;
  module_0(
      id_22, id_23, id_23, id_22
  );
  assign id_5 = 1;
  initial id_19 = 1'b0;
endmodule
