#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x12b1588 .scope module, "Banco_Pruebas_2" "Banco_Pruebas_2" 2 5;
 .timescale -9 -10;
v0x12eaec8_0 .net "clk", 0 0, v0x12d9ee8_0;  1 drivers
v0x12eaf30_0 .net "data_in0", 1 0, v0x12d9f40_0;  1 drivers
v0x12eaf98_0 .net "data_in1", 1 0, v0x12d9f98_0;  1 drivers
v0x12eaff0_0 .net "data_out_c", 1 0, v0x12b0858_0;  1 drivers
v0x12eb090_0 .net "data_out_synth", 1 0, v0x12eac38_0;  1 drivers
v0x12eb130_0 .net "reset_L", 0 0, v0x12da0c8_0;  1 drivers
v0x12eb188_0 .net "selector", 0 0, v0x12da140_0;  1 drivers
S_0x12b1650 .scope module, "mux_c" "mux_conductual" 2 13, 3 1 0, S_0x12b1588;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0x12b0068_0 .net "clk", 0 0, v0x12d9ee8_0;  alias, 1 drivers
v0x12b0308_0 .net "data_in0", 1 0, v0x12d9f40_0;  alias, 1 drivers
v0x12b05a8_0 .net "data_in1", 1 0, v0x12d9f98_0;  alias, 1 drivers
v0x12b0858_0 .var "data_out_c", 1 0;
v0x12b09c8_0 .net "reset_L", 0 0, v0x12da0c8_0;  alias, 1 drivers
v0x12b0c68_0 .net "selector", 0 0, v0x12da140_0;  alias, 1 drivers
v0x12b0f78_0 .var "x", 1 0;
E_0x12b1c38 .event posedge, v0x12b0068_0;
E_0x12b1c80 .event edge, v0x12b0c68_0, v0x12b05a8_0, v0x12b0308_0;
S_0x12d9d90 .scope module, "prb" "probador" 2 27, 4 1 0, S_0x12b1588;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset_L"
    .port_info 2 /OUTPUT 1 "selector"
    .port_info 3 /OUTPUT 2 "data_in0"
    .port_info 4 /OUTPUT 2 "data_in1"
    .port_info 5 /INPUT 2 "data_out_c"
    .port_info 6 /INPUT 2 "data_out_synth"
v0x12d9ee8_0 .var "clk", 0 0;
v0x12d9f40_0 .var "data_in0", 0 1;
v0x12d9f98_0 .var "data_in1", 0 1;
v0x12d9ff0_0 .net "data_out_c", 0 1, v0x12b0858_0;  alias, 1 drivers
v0x12da048_0 .net "data_out_synth", 0 1, v0x12eac38_0;  alias, 1 drivers
v0x12da0c8_0 .var "reset_L", 0 0;
v0x12da140_0 .var "selector", 0 0;
S_0x12da228 .scope module, "sth1" "synth" 2 20, 5 5 0, S_0x12b1588;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_L"
    .port_info 2 /INPUT 1 "selector"
    .port_info 3 /INPUT 2 "data_in0"
    .port_info 4 /INPUT 2 "data_in1"
    .port_info 5 /OUTPUT 2 "data_out_c"
v0x12ea468_0 .net "_0_", 1 0, L_0x12eb2c8;  1 drivers
v0x12ea4f0_0 .net *"_s12", 0 0, L_0x12eb358;  1 drivers
L_0xb6b9b038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ea568_0 .net/2u *"_s13", 0 0, L_0xb6b9b038;  1 drivers
v0x12ea5d0_0 .net *"_s15", 0 0, L_0x12eb400;  1 drivers
v0x12ea648_0 .net *"_s20", 0 0, L_0x12eb500;  1 drivers
v0x12ea6e8_0 .net *"_s22", 0 0, L_0x12eb578;  1 drivers
v0x12ea760_0 .net *"_s23", 0 0, L_0x12eb5d0;  1 drivers
v0x12ea7d8_0 .net *"_s29", 0 0, L_0x12eb710;  1 drivers
v0x12ea850_0 .net *"_s3", 0 0, L_0x12eb1e0;  1 drivers
v0x12ea8c8_0 .net *"_s31", 0 0, L_0x12eb798;  1 drivers
v0x12ea940_0 .net *"_s32", 0 0, L_0x12eb7f0;  1 drivers
L_0xb6b9b010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ea9b8_0 .net/2u *"_s4", 0 0, L_0xb6b9b010;  1 drivers
v0x12eaa30_0 .net *"_s6", 0 0, L_0x12eb238;  1 drivers
v0x12eaaa8_0 .net "clk", 0 0, v0x12d9ee8_0;  alias, 1 drivers
v0x12eab10_0 .net "data_in0", 1 0, v0x12d9f40_0;  alias, 1 drivers
v0x12eab88_0 .net "data_in1", 1 0, v0x12d9f98_0;  alias, 1 drivers
v0x12eac38_0 .var "data_out_c", 1 0;
v0x12eacb0_0 .net "reset_L", 0 0, v0x12da0c8_0;  alias, 1 drivers
v0x12ead40_0 .net "selector", 0 0, v0x12da140_0;  alias, 1 drivers
v0x12eade0_0 .net "x", 1 0, L_0x12eb6b8;  1 drivers
L_0x12eb1e0 .part L_0x12eb6b8, 0, 1;
L_0x12eb238 .functor MUXZ 1, L_0xb6b9b010, L_0x12eb1e0, v0x12da0c8_0, C4<>;
L_0x12eb2c8 .concat8 [ 1 1 0 0], L_0x12eb238, L_0x12eb400;
L_0x12eb358 .part L_0x12eb6b8, 1, 1;
L_0x12eb400 .functor MUXZ 1, L_0xb6b9b038, L_0x12eb358, v0x12da0c8_0, C4<>;
L_0x12eb500 .part v0x12d9f98_0, 0, 1;
L_0x12eb578 .part v0x12d9f40_0, 0, 1;
L_0x12eb5d0 .functor MUXZ 1, L_0x12eb578, L_0x12eb500, v0x12da140_0, C4<>;
L_0x12eb6b8 .concat8 [ 1 1 0 0], L_0x12eb5d0, L_0x12eb7f0;
L_0x12eb710 .part v0x12d9f98_0, 1, 1;
L_0x12eb798 .part v0x12d9f40_0, 1, 1;
L_0x12eb7f0 .functor MUXZ 1, L_0x12eb798, L_0x12eb710, v0x12da140_0, C4<>;
    .scope S_0x12b1650;
T_0 ;
    %wait E_0x12b1c80;
    %load/vec4 v0x12b0c68_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x12b05a8_0;
    %store/vec4 v0x12b0f78_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12b0c68_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x12b0308_0;
    %store/vec4 v0x12b0f78_0, 0, 2;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12b1650;
T_1 ;
    %wait E_0x12b1c38;
    %load/vec4 v0x12b09c8_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x12b0f78_0;
    %assign/vec4 v0x12b0858_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12b09c8_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12b0858_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12da228;
T_2 ;
    %wait E_0x12b1c38;
    %load/vec4 v0x12ea468_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12eac38_0, 4, 5;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12da228;
T_3 ;
    %wait E_0x12b1c38;
    %load/vec4 v0x12ea468_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x12eac38_0, 4, 5;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12d9d90;
T_4 ;
    %vpi_call 4 10 "$dumpfile", "test_2.vcd" {0 0 0};
    %vpi_call 4 11 "$dumpvars" {0 0 0};
    %vpi_call 4 13 "$display", "\011clk,\011data_in0,\011data_in1,\011selector,\011reset_L,\011data_out_c,\011data_synth,\011contador_c" {0 0 0};
    %vpi_call 4 15 "$monitor", $time, "\011%b\011%b\011%b\011%b\011%b\011%b", v0x12d9f40_0, v0x12d9f98_0, v0x12da140_0, v0x12da0c8_0, v0x12d9ff0_0, v0x12da048_0 {0 0 0};
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12d9f40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12d9f98_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da0c8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da140_0, 0, 1;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12da0c8_0, 0;
    %load/vec4 v0x12da140_0;
    %inv;
    %assign/vec4 v0x12da140_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %load/vec4 v0x12da140_0;
    %inv;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12da140_0, 0;
    %wait E_0x12b1c38;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f40_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x12d9f98_0, 0;
    %vpi_call 4 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x12d9d90;
T_5 ;
    %wait E_0x12b1c38;
    %load/vec4 v0x12d9ff0_0;
    %load/vec4 v0x12da048_0;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 4 73 "$display", "Se detecta diferencia en salida entre modulo conductural y la salida del sintetizado con tecnologia" {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12d9d90;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12d9ee8_0, 0;
    %end;
    .thread T_6;
    .scope S_0x12d9d90;
T_7 ;
    %delay 138, 0;
    %load/vec4 v0x12d9ee8_0;
    %inv;
    %assign/vec4 v0x12d9ee8_0, 0;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Banco_Pruebas_2.v";
    "./mux_conductual.v";
    "./probador.v";
    "./synth.v";
