Partition Merge report for Lab1Demo
Mon May 20 08:23:42 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_0"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Mon May 20 08:23:42 2019           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; Lab1Demo                                        ;
; Top-level Entity Name           ; TOP_Schematic                                   ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 4,120 / 41,910 ( 10 % )                         ;
; Total registers                 ; 5572                                            ;
; Total pins                      ; 98 / 499 ( 20 % )                               ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 749,696 / 5,662,720 ( 13 % )                    ;
; Total DSP Blocks                ; 0 / 112 ( 0 % )                                 ;
; Total HSSI RX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 9 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 9 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 9 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 15 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                    ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                              ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+
; Top                            ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                 ;
; audio_codec_controller:inst2   ; User-created   ; Source File              ; Source File            ; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2 ;
; sld_hub:auto_hub               ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0                  ;
; hard_block:auto_generated_inst ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst                  ;
+--------------------------------+----------------+--------------------------+------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                          ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                            ; Engaged                ; 79.20% (3198 / 4038)           ; 79.20% (3198 / 4038)          ;       ;
; sld_hub:auto_hub               ; Engaged                ; 96.10% (296 / 308)             ; 64.61% (199 / 308)            ;       ;
; sld_signaltap:auto_signaltap_0 ; Engaged                ; 76.91% (5777 / 7511)           ; 72.27% (5428 / 7511)          ;       ;
; hard_block:auto_generated_inst ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                ; Number of Changed Nodes ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |TOP_Schematic|BossBitMap:inst36                                                                                                                                                                                                                                                                                      ; 441                     ;
; |TOP_Schematic|PlayerBitMap:inst31                                                                                                                                                                                                                                                                                    ; 405                     ;
; |TOP_Schematic|Lrrr_move:inst32                                                                                                                                                                                                                                                                                       ; 293                     ;
; |TOP_Schematic|square_object:inst21                                                                                                                                                                                                                                                                                   ; 90                      ;
; |TOP_Schematic|square_object:inst17                                                                                                                                                                                                                                                                                   ; 87                      ;
; |TOP_Schematic|MonsterBitMap:inst34                                                                                                                                                                                                                                                                                   ; 78                      ;
; |TOP_Schematic|controller:inst46                                                                                                                                                                                                                                                                                      ; 52                      ;
; |TOP_Schematic|Bolt_move:inst35                                                                                                                                                                                                                                                                                       ; 46                      ;
; |TOP_Schematic|VGA_Controller:VGA                                                                                                                                                                                                                                                                                     ; 32                      ;
; |TOP_Schematic|objects_mux:MUX                                                                                                                                                                                                                                                                                        ; 30                      ;
; |TOP_Schematic|Bolt_move:inst                                                                                                                                                                                                                                                                                         ; 22                      ;
; |TOP_Schematic|Player_move:mv2                                                                                                                                                                                                                                                                                        ; 19                      ;
; |TOP_Schematic|one_sec_counter:sec                                                                                                                                                                                                                                                                                    ; 15                      ;
; |TOP_Schematic|TOP_MSS_DEMO:inst9|prescaler:inst3                                                                                                                                                                                                                                                                     ; 12                      ;
; |TOP_Schematic|square_object:inst7                                                                                                                                                                                                                                                                                    ; 12                      ;
; |TOP_Schematic|TOP_KBD_DEMOALL:inst8|KBDINTF:inst|byterec:inst1                                                                                                                                                                                                                                                       ; 10                      ;
; |TOP_Schematic                                                                                                                                                                                                                                                                                                        ; 9                       ;
; |TOP_Schematic|Invader_move:mv1                                                                                                                                                                                                                                                                                       ; 8                       ;
; |TOP_Schematic|square_object:inst23                                                                                                                                                                                                                                                                                   ; 4                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub              ; 25                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; 371                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7l84:auto_generated                                                                                                                                            ; 325                     ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                        ; 287                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; 194                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; 164                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; 45                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uai:auto_generated                                                        ; 36                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; 7                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:2:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; 2                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
This list only includes the top 50 out of 415 changed logic entities


+-------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                   ;
+---------------------------------+-------------------------+----------------+--------------------+
; Modified Assignments            ; Target                  ; Previous Value ; Current Value      ;
+---------------------------------+-------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[0]  ; --             ; acq_trigger_in[48] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[0]  ; --             ; acq_data_in[48]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[10] ; --             ; acq_trigger_in[49] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[10] ; --             ; acq_data_in[49]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[11] ; --             ; acq_trigger_in[50] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[11] ; --             ; acq_data_in[50]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[12] ; --             ; acq_trigger_in[51] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[12] ; --             ; acq_data_in[51]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[13] ; --             ; acq_trigger_in[52] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[13] ; --             ; acq_data_in[52]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[14] ; --             ; acq_trigger_in[53] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[14] ; --             ; acq_data_in[53]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[15] ; --             ; acq_trigger_in[54] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[15] ; --             ; acq_data_in[54]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[16] ; --             ; acq_trigger_in[55] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[16] ; --             ; acq_data_in[55]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[17] ; --             ; acq_trigger_in[56] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[17] ; --             ; acq_data_in[56]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[18] ; --             ; acq_trigger_in[57] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[18] ; --             ; acq_data_in[57]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[19] ; --             ; acq_trigger_in[58] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[19] ; --             ; acq_data_in[58]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[1]  ; --             ; acq_trigger_in[59] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[1]  ; --             ; acq_data_in[59]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[20] ; --             ; acq_trigger_in[60] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[20] ; --             ; acq_data_in[60]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[21] ; --             ; acq_trigger_in[61] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[21] ; --             ; acq_data_in[61]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[22] ; --             ; acq_trigger_in[62] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[22] ; --             ; acq_data_in[62]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[23] ; --             ; acq_trigger_in[63] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[23] ; --             ; acq_data_in[63]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[24] ; --             ; acq_trigger_in[64] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[24] ; --             ; acq_data_in[64]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[25] ; --             ; acq_trigger_in[65] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[25] ; --             ; acq_data_in[65]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[26] ; --             ; acq_trigger_in[66] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[26] ; --             ; acq_data_in[66]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[27] ; --             ; acq_trigger_in[67] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[27] ; --             ; acq_data_in[67]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[28] ; --             ; acq_trigger_in[68] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[28] ; --             ; acq_data_in[68]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[29] ; --             ; acq_trigger_in[69] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[29] ; --             ; acq_data_in[69]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[2]  ; --             ; acq_trigger_in[70] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[2]  ; --             ; acq_data_in[70]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[30] ; --             ; acq_trigger_in[71] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[30] ; --             ; acq_data_in[71]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[31] ; --             ; acq_trigger_in[72] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; controller:inst46|i[31] ; --             ; acq_data_in[72]    ;
+---------------------------------+-------------------------+----------------+--------------------+
This list only includes the top 50 out of 500 changed assignments


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                            ; Details                                                                                                                                                        ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50~input                                               ; N/A                                                                                                                                                            ;
; Lrrr_move:inst32|startOfFrame        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|StartOfFrame                              ; N/A                                                                                                                                                            ;
; Lrrr_move:inst32|startOfFrame        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VGA_Controller:VGA|StartOfFrame                              ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExsT[0]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExsT[0]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiExs[0]~1                                ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst21|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btiUpd             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btiUpd~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExsT[0]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExsT[0]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExsT[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~4                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btpExs[0]~4                                ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpExs[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst17|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btpReq[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst23|drawingRequest                          ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[0]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[0]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[10]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[10]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[1]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[1]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[2]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[2]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[3]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[3]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[4]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[4]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[5]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[5]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[6]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[6]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[7]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[7]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[8]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[8]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[9]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btxLoc[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btxLoc[9]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[0]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[0]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[10]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[10]                                 ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[1]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[1]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[2]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[2]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[3]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[3]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[4]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[4]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[5]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[5]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[6]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[6]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[7]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[7]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[8]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[8]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[9]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|btyLoc[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|btyLoc[9]                                  ; N/A                                                                                                                                                            ;
; controller:inst46|i[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[0]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[10]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[11]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[12]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[13]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[14]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[15]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[16]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[17]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[18]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[19]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[1]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[20]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[21]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[22]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[23]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[24]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[25]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[26]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[27]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[28]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[29]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[2]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[30]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[31]              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[3]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[4]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[5]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[6]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[7]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[8]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|i[9]               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invI[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invI[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invI[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invI[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[4]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invI[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[0]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[10]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[11]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[12]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[13]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[14]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[15]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[16]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[17]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[18]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[19]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[1]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[20]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[21]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[22]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[23]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[24]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[25]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[26]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[27]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[28]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[29]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[2]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[30]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[31]           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|invJ[3]                                    ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                          ; N/A                                                                                                                                                            ;
; controller:inst46|invJ[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[5]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[6]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[7]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[8]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invJ[9]            ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                          ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; controller:inst46|invOSX[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[0]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[0]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[10]                              ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[10]                              ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[1]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[1]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[2]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[2]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[3]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[3]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[4]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[4]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[5]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[5]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[6]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[6]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[7]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[7]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[8]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[8]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[9]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSX[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetX[9]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[0]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[0]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[10]                              ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[10]                              ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[1]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[1]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[2]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[2]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[3]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[3]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[4]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[4]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[5]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[5]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[6]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[6]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[7]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[7]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[8]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[8]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[9]                               ; N/A                                                                                                                                                            ;
; controller:inst46|invOSY[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; square_object:inst6|offsetY[9]                               ; N/A                                                                                                                                                            ;
; controller:inst46|lrrDwn             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrDwn~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|lrrDwn             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrDwn~0                                   ; N/A                                                                                                                                                            ;
; controller:inst46|lrrDwnT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrDwnT                                    ; N/A                                                                                                                                                            ;
; controller:inst46|lrrDwnT            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrDwnT                                    ; N/A                                                                                                                                                            ;
; controller:inst46|lrrHit             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrHit~2                                   ; N/A                                                                                                                                                            ;
; controller:inst46|lrrHit             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|lrrHit~2                                   ; N/A                                                                                                                                                            ;
; controller:inst46|oneSec             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; controller:inst46|oneSec             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; one_sec_counter:sec|one_sec                                  ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.EndGame     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.EndGame                             ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.InitGame    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.InitGame                            ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.RegularGame ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.RegularGame                         ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prt_st.StartGame   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prt_st.StartGame~_wirecell                 ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|prvKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; controller:inst46|prvKey                                     ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[0]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[1]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[2]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[3]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[4]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[5]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|rndNum[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; random:inst4|dout[6]                                         ; N/A                                                                                                                                                            ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; controller:inst46|spcKey             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TOP_KBD_DEMOALL:inst8|keyToggle_decoderIn:inst4|keyIsPressed ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                 ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                          ; N/A                                                                                                                                                            ;
+--------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                                                                        ; Partition ; Type          ; Location           ; Status                                      ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; AUD_ADCDAT                                                                  ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- AUD_ADCDAT                                                           ; Top       ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCDAT~input     ; Top       ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_ADCLRCK                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_ADCLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_ADCLRCK~output   ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_BCLK                                                                    ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_BCLK                                                             ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_BCLK~output      ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_DACDAT                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_DACDAT                                                           ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACDAT~output    ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_DACLRCK                                                                 ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_DACLRCK                                                          ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_DACLRCK~output   ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_I2C_SCLK                                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_I2C_SCLK                                                         ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SCLK~output  ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_I2C_SDAT                                                                ; Top       ; Bidir Port    ; n/a                ;                                             ;
;     -- AUD_I2C_SDAT                                                         ; Top       ; Bidir Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_I2C_SDAT~output  ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; AUD_XCK                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- AUD_XCK                                                              ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|AUD_XCK~output       ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; CLOCK_50                                                                    ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                             ; Top       ; Input Pad     ; IOPAD_X32_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- CLOCK_50~input                                                       ; Top       ; Input Buffer  ; IOIBUF_X32_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[0]                                                              ; Top       ; Output Pad    ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[1]                                                              ; Top       ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[2]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[3]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[4]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[5]                                                              ; Top       ; Output Pad    ; IOPAD_X58_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX0[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX0[6]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX0[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[0]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[1]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[2]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[3]                                                              ; Top       ; Output Pad    ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[4]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[5]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX1[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX1[6]                                                              ; Top       ; Output Pad    ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX1[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[0]                                                              ; Top       ; Output Pad    ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[1]                                                              ; Top       ; Output Pad    ; IOPAD_X56_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X56_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[2]                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[3]                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[4]                                                              ; Top       ; Output Pad    ; IOPAD_X72_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[5]                                                              ; Top       ; Output Pad    ; IOPAD_X50_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X50_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX2[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX2[6]                                                              ; Top       ; Output Pad    ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX2[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[0]                                                              ; Top       ; Output Pad    ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[1]                                                              ; Top       ; Output Pad    ; IOPAD_X80_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[2]                                                              ; Top       ; Output Pad    ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[3]                                                              ; Top       ; Output Pad    ; IOPAD_X84_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[4]                                                              ; Top       ; Output Pad    ; IOPAD_X76_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[5]                                                              ; Top       ; Output Pad    ; IOPAD_X72_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX3[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX3[6]                                                              ; Top       ; Output Pad    ; IOPAD_X82_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX3[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[0]                                                              ; Top       ; Output Pad    ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[1]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[2]                                                              ; Top       ; Output Pad    ; IOPAD_X78_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[3]                                                              ; Top       ; Output Pad    ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[4]                                                              ; Top       ; Output Pad    ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[5]                                                              ; Top       ; Output Pad    ; IOPAD_X74_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX4[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX4[6]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX4[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[0]                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[1]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[1]                                                              ; Top       ; Output Pad    ; IOPAD_X54_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[1]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[2]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[2]                                                              ; Top       ; Output Pad    ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[2]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[3]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[3]                                                              ; Top       ; Output Pad    ; IOPAD_X62_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[3]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[4]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[4]                                                              ; Top       ; Output Pad    ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[4]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[5]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[5]                                                              ; Top       ; Output Pad    ; IOPAD_X62_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[5]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; HEX5[6]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- HEX5[6]                                                              ; Top       ; Output Pad    ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HEX5[6]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[1]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[1]                                                               ; Top       ; Input Pad     ; IOPAD_X22_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[1]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X22_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[2]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[2]                                                               ; Top       ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[2]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; KEY[3]                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- KEY[3]                                                               ; Top       ; Input Pad     ; IOPAD_X36_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY[3]~input                                                         ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N18  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; LEDR[0]                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                              ; Top       ; Output Pad    ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                       ; Top       ; Output Buffer ; IOOBUF_X89_Y11_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; MICROPHON_LED                                                               ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- MICROPHON_LED                                                        ; Top       ; Output Pad    ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_LED~output ; Top       ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                             ;           ;               ;                    ;                                             ;
; PS2_CLK                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- PS2_CLK                                                              ; Top       ; Input Pad     ; IOPAD_X89_Y11_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_CLK~input                                                        ; Top       ; Input Buffer  ; IOIBUF_X89_Y11_N61 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; PS2_DAT                                                                     ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- PS2_DAT                                                              ; Top       ; Input Pad     ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- PS2_DAT~input                                                        ; Top       ; Input Buffer  ; IOIBUF_X89_Y9_N38  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[0]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N4  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[1]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[2]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N38 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[3]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N55 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[4]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N44 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[5]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N60  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N61 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[6]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N78 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[7]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y25_N38 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[8]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y20_N95 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; SW[9]                                                                       ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                ; Top       ; Input Pad     ; IOPAD_X89_Y21_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                          ; Top       ; Input Buffer  ; IOIBUF_X89_Y21_N21 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_BLANK_N                                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_BLANK_N                                                          ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- VGA_BLANK_N~output                                                   ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[0]                                                             ; Top       ; Output Pad    ; IOPAD_X62_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[1]                                                             ; Top       ; Output Pad    ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[2]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[3]                                                             ; Top       ; Output Pad    ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[4]                                                             ; Top       ; Output Pad    ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[5]                                                             ; Top       ; Output Pad    ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[6]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_B[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_B[7]                                                             ; Top       ; Output Pad    ; IOPAD_X54_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_B[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X54_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_CLK                                                                     ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_CLK                                                              ; Top       ; Output Pad    ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_CLK~output                                                       ; Top       ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[0]                                                             ; Top       ; Output Pad    ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[1]                                                             ; Top       ; Output Pad    ; IOPAD_X74_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[2]                                                             ; Top       ; Output Pad    ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[3]                                                             ; Top       ; Output Pad    ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[4]                                                             ; Top       ; Output Pad    ; IOPAD_X74_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X74_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[5]                                                             ; Top       ; Output Pad    ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[6]                                                             ; Top       ; Output Pad    ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_G[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_G[7]                                                             ; Top       ; Output Pad    ; IOPAD_X70_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_G[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_HS                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_HS                                                               ; Top       ; Output Pad    ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_HS~output                                                        ; Top       ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[0]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[0]                                                             ; Top       ; Output Pad    ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[0]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[1]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[1]                                                             ; Top       ; Output Pad    ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[1]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[2]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[2]                                                             ; Top       ; Output Pad    ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[2]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[3]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[3]                                                             ; Top       ; Output Pad    ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[3]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[4]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[4]                                                             ; Top       ; Output Pad    ; IOPAD_X84_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[4]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[5]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[5]                                                             ; Top       ; Output Pad    ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[5]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[6]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[6]                                                             ; Top       ; Output Pad    ; IOPAD_X84_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[6]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X84_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_R[7]                                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_R[7]                                                             ; Top       ; Output Pad    ; IOPAD_X76_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_R[7]~output                                                      ; Top       ; Output Buffer ; IOOBUF_X76_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_SYNC_N                                                                  ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_SYNC_N                                                           ; Top       ; Output Pad    ; IOPAD_X70_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_SYNC_N~output                                                    ; Top       ; Output Buffer ; IOOBUF_X70_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; VGA_VS                                                                      ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- VGA_VS                                                               ; Top       ; Output Pad    ; IOPAD_X58_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- VGA_VS~output                                                        ; Top       ; Output Buffer ; IOOBUF_X58_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tck                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                                                         ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                  ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                           ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; altera_reserved_tms                                                         ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                  ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                            ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst32_startOfFrame                                              ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_0_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_1_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_2_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExsT_3_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiExs_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiReq_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiReq_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiReq_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiReq_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btiUpd                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_0_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_1_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_2_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExsT_3_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpExs_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpReq_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpReq_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpReq_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btpReq_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_10_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_7_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_8_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btxLoc_9_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_10_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_7_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_8_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_btyLoc_9_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_0_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_1_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_2_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invI_3_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_0_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_1_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_2_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_3_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invJ_4_                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_10_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_7_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_8_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSX_9_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_10_                                                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_7_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_8_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_invOSY_9_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_lrrDwn                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_lrrDwnT                                                   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_lrrHit                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_oneSec                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.EndGame                                            ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.InitGame                                           ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.RegularGame                                        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prt_st.StartGame                                          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_prvKey                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_0_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_1_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_2_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_3_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_4_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_5_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_rndNum_6_                                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst46_spcKey                                                    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                                                             ;           ;               ;                    ;                                             ;
; resetN                                                                      ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- resetN                                                               ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- resetN~input                                                         ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                             ;           ;               ;                    ;                                             ;
+-----------------------------------------------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+--------------------------------------------------------------+
; Partition Merge Resource Usage Summary                       ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 4412           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 4252           ;
;     -- 7 input functions                    ; 120            ;
;     -- 6 input functions                    ; 1282           ;
;     -- 5 input functions                    ; 1096           ;
;     -- 4 input functions                    ; 388            ;
;     -- <=3 input functions                  ; 1366           ;
;                                             ;                ;
; Dedicated logic registers                   ; 5572           ;
;                                             ;                ;
; I/O pins                                    ; 98             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 749696         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; HSSI RX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA RX Deserializers                   ; 0 / 9 ( 0 % )  ;
; HSSI TX PCSs                                ; 0 / 9 ( 0 % )  ;
; HSSI PMA TX Serializers                     ; 0 / 9 ( 0 % )  ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 2510           ;
; Total fan-out                               ; 43701          ;
; Average fan-out                             ; 3.77           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|dac_synchronizer:dac_synchronizer_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_p9m1:auto_generated|altsyncram_q471:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4            ; 16           ; 64           ; 1            ; 64     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_7l84:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 4096         ; 183          ; 4096         ; 183          ; 749568 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Mon May 20 08:23:34 2019
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --merge=on --recompile=on
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "audio_codec_controller:inst2"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 225 of its 399 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 174 missing sources or connections.
Info (35002): Resolved and merged 4 partition(s)
Info (35026): Attempting to remove 142 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right_ack"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right_valid"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]~output"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adcdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|CLOCK_50"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|resetN"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_left[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[15]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[14]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[13]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[12]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[11]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[10]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[9]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[8]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[7]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[6]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[5]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[4]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[3]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[2]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[1]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dacdata_right[0]"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON~input"
    Info (35027): Removed I/O cell "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|MICROPHON_ON"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (35003): Optimize away 262 nodes that do not fanout to OUTPUT or BIDIR pins
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_left_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|dac2serial:dac2serial_right_inst|DACDATA_ACK" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA_VALID" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|ADCDATA[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff3" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff2" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ena" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[5]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[6]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[7]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[8]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[9]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[10]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[11]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[12]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[13]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[14]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|adcdata_tmp[15]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|serial_rdy_50_ff1" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xq[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[4]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[5][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[7][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[4][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[2]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[1]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[6][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[13][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[15][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[12][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[14][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[21][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[23][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[20][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[22][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[29][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[31][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[28][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[30][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode73w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode93w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode63w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[1][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[3][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[0][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|xraddr[0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[2][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode83w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode165w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode185w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode155w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[9][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[11][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[8][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[10][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode175w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode256w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode276w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode246w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[17][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[19][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[16][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[18][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode266w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode347w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode367w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode337w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[25][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[27][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[24][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|cells[26][0]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode357w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_left_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode33w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode53w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode16w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode43w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode125w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode145w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode114w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode135w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode216w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode236w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode205w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode226w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode307w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode327w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode296w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
    Info (35004): Node: "TOP_MSS_DEMO:inst9|audio_codec_controller:inst2|adc2parallel:adc2parallel_right_inst|synch_fifo:adc_synch_fifo_inst|dcfifo:dcfifo_component|dcfifo_8il1:auto_generated|altdpram:fiforam|lpm_decode:wdecoder|decode_mpf:auto_generated|w_anode317w[3]" File: Z:/EELabProject/Project/SpaceInvaders_restored/RTL/audio_codec_controller/audio_codec_controller.qxp Line: -1
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 8594 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 77 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 8305 logic cells
    Info (21064): Implemented 185 RAM segments
Warning (20013): Ignored 1 assignments for entity "altsyncram_6l84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_6l84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_cl84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_cl84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_lk84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_lk84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_qk84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_qk84 -tag quartusii was ignored
Warning (20013): Ignored 1 assignments for entity "altsyncram_sk84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_sk84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 960 megabytes
    Info: Processing ended: Mon May 20 08:23:43 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:07


