;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-21
	MOV -1, <-21
	JMN 0, <802
	JMN 0, <802
	CMP @125, 106
	SUB @121, 106
	ADD #270, <301
	SLT 30, 9
	ADD #700, 961
	MOV -1, <-20
	SUB @121, 106
	ADD <230, 60
	SLT @-427, 100
	SLT @-427, 100
	CMP -207, <-120
	CMP -207, <-120
	ADD 210, 60
	MOV -1, <-20
	SLT 210, 60
	CMP @-570, 796
	JMP -0, @-20
	MOV -1, <-20
	SUB @0, @2
	SUB @0, @2
	JMP -1, @-20
	ADD #270, <1
	SUB @0, @2
	SUB @0, @2
	ADD 200, 61
	SPL 0, <802
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @125, 106
	JMP -1, #-20
	JMP -1, #-20
	SUB @121, 106
	SUB @127, 106
	MOV -1, <-20
	JMP -207, @120
	JMP -207, @120
	ADD #270, <301
	ADD 210, 60
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-21
