<!-- HTML header for doxygen 1.8.20-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Digital Power Starter Kit 3 Firmware: dpsk_buck_acmc.X/sources/common/p33c_pral/p33c_adc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="mchp.css" rel="stylesheet" type="text/css"/>
<link href="mchp_theme.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea" style="background-color: #000000;">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 36px;">
  <td id="projectlogo" style="padding-left: 0.2em; vertical-align: middle;"><img alt="Logo" src="microchip-docs.png"/></td>
  <td id="projectalign" style="padding-left: 0.0em;">
   <div id="projectname" style="color: white; font-size:16px;">Digital Power Starter Kit 3 Firmware
   </div>
   <div id="projectbrief" style="color: grey; font-size:12px;">dsPIC33C Buck Converter Average Current Mode Control Example</div>
  </td>
   <td style="padding-top: 10px; height: 20px; vertical-align: top;">        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('a00035_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">p33c_adc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*LICENSE *****************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Software License Agreement</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Copyright (R) 2012 Microchip Technology Inc.  All rights reserved. Microchip licenses to you the</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * right to use, modify, copy and distribute Software only when embedded on a Microchip </span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * microcontroller or digital signal controller, which is integrated into your product or third </span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * party product (pursuant to the sublicense terms in the accompanying license agreement).</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * You should refer to the license agreement accompanying this Software for additional information </span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * regarding your rights and obligations.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * SOFTWARE AND DOCUMENTATION ARE PROVIDED &quot;AS IS&quot; WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR </span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * IMPLIED, INCLUDING WITHOUT LIMITATION, ANY WARRANTY OF MERCHANTABILITY, TITLE, NON-INFRINGEMENT </span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * AND FITNESS FOR A PARTICULAR PURPOSE. IN NO EVENT SHALL MICROCHIP OR ITS LICENSORS BE LIABLE OR</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * OBLIGATED UNDER CONTRACT, NEGLIGENCE, STRICT LIABILITY, CONTRIBUTION, BREACH OF WARRANTY, OR </span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * OTHER LEGAL EQUITABLE THEORY ANY DIRECT OR INDIRECT DAMAGES OR EXPENSES INCLUDING BUT NOT  </span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * LIMITED TO ANY INCIDENTAL, SPECIAL, INDIRECT, PUNITIVE OR CONSEQUENTIAL DAMAGES, LOST PROFITS  </span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * OR LOST DATA, COST OF PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY, SERVICES, OR ANY CLAIMS BY  </span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF), OR OTHER SIMILAR COSTS.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * ***********************************************************************************************/</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifndef MCAL_P33SMPS_HSADC_H</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define MCAL_P33SMPS_HSADC_H</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &lt;xc.h&gt;</span> <span class="comment">// include processor files - each processor file is guarded.  </span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span> <span class="comment">// include standard integer types header file</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span> <span class="comment">// include standard boolean types header file</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &lt;math.h&gt;</span> <span class="comment">// include standard math library header file</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;p33smps_devices.h&quot;</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//#if defined (__MA330049_dsPIC33CH_DPPIM__) || defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#if defined (__P33SMPS_CH__) || defined (__P33SMPS_CK__)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// Device-specific Defines</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#if defined (__P33SMPS_CH202__) || defined (__P33SMPS_CH202S1__) || \</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">    defined (__P33SMPS_CH502__) || defined (__P33SMPS_CH502S1__)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CH_MSTR__)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          1                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       12                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b0000111111111111</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000000</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CH_SLV1__)</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          3                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       11                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b0000011111111111</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000000</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#elif defined (__P33SMPS_CH203__) || defined (__P33SMPS_CH205__) || \</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH203S1__) || defined (__P33SMPS_CH205S1__) || \</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH503__) || defined (__P33SMPS_CH505__) || \</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH503S1__) || defined (__P33SMPS_CH505S1__)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CH_MSTR__)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          1                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       16                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000000</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CH_SLV1__)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          3                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       15                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b0111111111111111</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000000</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#elif defined (__P33SMPS_CH206__) || defined (__P33SMPS_CH208__) || \</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH206S1__) || defined (__P33SMPS_CH208S1__) || \</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH506__) || defined (__P33SMPS_CH508__) || \</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">      defined (__P33SMPS_CH506S1__) || defined (__P33SMPS_CH508S1__)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CH_MSTR__)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160; </div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          1                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       16                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">        #define ADC_ADCMP_COUNT         4 </span><span class="comment">// Number of ADC Digital Comparators</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">        #define ADC_ADFL_COUNT          4 </span><span class="comment">// Number of ADC Digital Filters</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000000</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CH_SLV1__)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">        #define ADC_CORE_COUNT          3                   </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       18                  </span><span class="comment">// Number of analog inputs</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">        #define ADC_SHARED_CORE_INDEX   (ADC_CORE_COUNT - 1)    </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">        #define ADC_ADCMP_COUNT         4 </span><span class="comment">// Number of ADC Digital Comparators</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">        #define ADC_ADFL_COUNT          4 </span><span class="comment">// Number of ADC Digital Filters</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000000000000011</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#elif defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">    #define ADC_CORE_COUNT          3 </span><span class="comment">// Number of ADC Cores available</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">    #define ADC_SHARED_CORE_INDEX   (uint16_t)(ADC_CORE_COUNT - 1) </span><span class="comment">// Arteficially assigned index for shared ADC core</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">    #define ADC_ADCMP_COUNT         4 </span><span class="comment">// Number of ADC Digital Comparators</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #define ADC_ADFL_COUNT          4 </span><span class="comment">// Number of ADC Digital Filters</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK202__) || defined (__P33SMPS_CK502__)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       12                  </span><span class="comment">// Number of analog inputs without alternative or internal ports</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b0000111111111111</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000001100000000</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CK203__) || defined (__P33SMPS_CK503__)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       16                  </span><span class="comment">// Number of analog inputs without alternative or internal ports</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000001100000000</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CK205__) || defined (__P33SMPS_CK505__)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       19                  </span><span class="comment">// Number of analog inputs without alternative or internal ports</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000001100000111</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       20                  </span><span class="comment">// Number of analog inputs without alternative or internal ports</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000001100001111</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">    #elif defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">        #define ADC_ANINPUT_COUNT       24                  </span><span class="comment">// Number of analog inputs without alternative or internal ports</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_L_MSK   0b1111111111111111</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">        #define REG_ADC_CHANNEL_H_MSK   0b0000001111111111</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    </div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// All devices</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">    #define ADC_CORE_ANA0  0  </span><span class="comment">// ADC input is assigned to dedicated ADC core (#0) =&gt; Alternative input to ADC Core #0</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">    #define ADC_CORE_ANA1  1  </span><span class="comment">// ADC input is assigned to dedicated ADC core (#1) =&gt; Alternative input to ADC Core #1</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN24  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#2) =&gt; Temperature Sensor</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN25  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#2) =&gt; Bandgap Reference</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN0   0  </span><span class="comment">// ADC input is assigned to dedicated ADC core (#0)</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN1   1  </span><span class="comment">// ADC input is assigned to dedicated ADC core (#1)</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN2   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#2)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN3   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#3)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN4   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#4)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN5   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#5)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN6   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#6)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN7   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#7)</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN8   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#8)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN9   2  </span><span class="comment">// ADC input is assigned to shared ADC core (#9)</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN10  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#10)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN11  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#11)</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160; </div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK203__) || defined (__P33SMPS_CK503__) || \</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK205__) || defined (__P33SMPS_CK505__) || \</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="comment">// 36-/48-/64-/80-pin devices only</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN12  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#12)</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN13  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#13)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN14  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#14)</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN15  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#15)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK205__) || defined (__P33SMPS_CK505__) || \</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">// 48-/64-/80-pin devices only</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN16  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#16)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN17  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#17)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN18  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#19)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160; </div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="comment">// 64-/80-pin devices only</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN19  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#20)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    </div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    <span class="comment">// 80-pin devices only</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN20  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#21)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN21  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#22)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN22  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#23)</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">    #define ADC_CORE_AN23  2  </span><span class="comment">// ADC input is assigned to shared ADC core (#24)</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        ADCORE_AN0  = 0,  <span class="comment">// ADC input is assigned to dedicated ADC core (#0)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        ADCORE_ANA0 = 0,  <span class="comment">// ADC input is assigned to dedicated ADC core (#0)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        ADCORE_AN1  = 1,  <span class="comment">// ADC input is assigned to dedicated ADC core (#1)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        ADCORE_ANA1 = 1,  <span class="comment">// ADC input is assigned to dedicated ADC core (#1)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        ADCORE_AN2  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#2)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;        ADCORE_AN3  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#3)</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        ADCORE_AN4  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#4)</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        ADCORE_AN5  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#5)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        ADCORE_AN6  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#6)</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        ADCORE_AN7  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#7)</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        ADCORE_AN8  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#8)</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        ADCORE_AN9  = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#9)</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        ADCORE_AN10 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#10)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        ADCORE_AN11 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#11)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK203__) || defined (__P33SMPS_CK503__) || \</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK205__) || defined (__P33SMPS_CK505__) || \</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;        ADCORE_AN12 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#12)</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;        ADCORE_AN13 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#13)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        ADCORE_AN14 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#14)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        ADCORE_AN15 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#15)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK205__) || defined (__P33SMPS_CK505__) || \</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        ADCORE_AN16 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#16)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        ADCORE_AN17 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#17)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        ADCORE_AN18 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#18)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK206__) || defined (__P33SMPS_CK506__) || \</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">        defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        ADCORE_AN19 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#19)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CK208__) || defined (__P33SMPS_CK508__)</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        ADCORE_AN20 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#20)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        ADCORE_AN21 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#21)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        ADCORE_AN22 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#22)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        ADCORE_AN23 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#23)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        ADCORE_AN24 = 2,  <span class="comment">// ADC input is assigned to shared ADC core (#24) =&gt; Temperature Sensor</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        ADCORE_AN25 = 2   <span class="comment">// ADC input is assigned to shared ADC core (#25) =&gt; Bandgap Reference</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    }ADC_CORE_INDEX_e;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">    #pragma message &quot;=== selected device is not defined and may not be supported ===&quot;</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">// The following define is used for bit masks and configuration registers depending on the number</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">// of available ADC cores and will be used by multiple defines throughout the library</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define ADCON4_VALID_ADCORE_BIT_MSK   (uint32_t)(ADCORE_REGISTER_BIT_MSK)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">// bits are added for each dedicated core, shared core is always available (highest index)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">    #define ADCORE_REGISTER_BIT_MSK   ((uint32_t)(pow(2, (ADC_CORE_COUNT-1)) - 1) | 0x0080) </span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">    #define ADCORE_REGISTER_BIT_MSK   ((uint32_t)0x0080) </span><span class="comment">// only the shared core is present</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">// Device-specific Defines</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#ifndef DEVICE_DEFAULT_AVDD</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">    #define DEVICE_DEFAULT_AVDD 3.300 </span><span class="comment">// if device VDD is not defined in this project, define it for standard value of 3.3V</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160; </div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define ADC_VREF            DEVICE_DEFAULT_AVDD     </span><span class="comment">// ADC reference voltage in [V]</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define ADC_RES_BIT         12.0    </span><span class="comment">// ADC resolution in integer</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define ADC_RES             (uint16_t)(pow(2, ADC_RES_BIT)-1)    </span><span class="comment">// ADC resolution in integer</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define ADC_SCALER          (float)(((float)(ADC_RES))/((float)(ADC_VREF))) </span><span class="comment">// ADC Scaling in ticks/V</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define ADC_GRANULARITY     (float)(ADC_REF / pow(2.0, ADC_RES)) </span><span class="comment">// ADC granularity in [V/tick]</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    </div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define ADC_ANx_INTERRUPT_ENABLE        1       </span><span class="comment">// Bit setting for enabled interrupts of a dedicated analog input</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define ADC_ANx_INTERRUPT_DISABLE       0       </span><span class="comment">// Bit setting for disabled interrupts of a dedicated analog input</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define ADC_ANx_EARLY_INTERRUPT_ENABLE  1       </span><span class="comment">// Bit setting for enabled early interrupts of a dedicated analog input</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define ADC_ANx_EARLY_INTERRUPT_DISABLE 0       </span><span class="comment">// Bit setting for disabled early interrupts of a dedicated analog input</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// General Flags</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define ADC_OFF                         0b0     </span><span class="comment">// Flag is used to shut down the adc module</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define ADC_ON                          0b1     </span><span class="comment">// Flag is used to enable the adc module</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// REGISTER ADCON1L/H: ANALOG-TO-DIGITAL CONTROL REGISTER 1 LOW/HIGH</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define REG_ADCON1_VALID_DATA_WRITE_MSK     0x00E0A000      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define REG_ADCON1_VALID_DATA_READ_MSK      0x00E0A000      </span><span class="comment">// Bit mask used to read unimplemented bits as zero</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define REG_ADCON1_OFF_STATE_WRITE_MSK      0x00E02000      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">// REGISTER ADCON1L: ANALOG-TO-DIGITAL CONTROL REGISTER 1 LOW</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define REG_ADCON1L_VALID_DATA_MSK          0b1010000000000000      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define REG_ADCON1L_DISABLED_MSK            0b0111111111111111</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define REG_ADCON1L_RESET                   0b0000000000000000      </span><span class="comment">// Reset ADCON 1 Low Register</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// REGISTER ADCON1H: ANALOG-TO-DIGITAL CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define REG_ADCON1H_RESET                   0b0000000001100000      </span><span class="comment">// Reset ADCON 1 High Register</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define REG_ADCON1H_VALID_DATA_MSK          0b0000000011100000      </span><span class="comment">// Bit mask used to read unimplemented bits as zero</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160; </div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define REG_ADCON1H_EXCLUDE_SHRADC_CFG_MSK  0b1111111110011111      </span><span class="comment">// Bit mask used to read register settings without shared ADC core resolution</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160; </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define REG_ADCON1L_ADON_ENABLED            0b1000000000000000      </span><span class="comment">// Turn ADC Module On</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define REG_ADCON1L_ADON_DISABLED           0b0000000000000000      </span><span class="comment">// Turn ADC Module Off</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    ADCON1_ADON_ENABLED = 0b1, <span class="comment">// ADC module is enabled</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    ADCON1_ADON_DISABLED = 0b0 <span class="comment">// ADC module is disabled</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;} ADCON1_ADON_e; <span class="comment">// ADC Enable bit</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define REG_ADCON1L_ADSIDL_STOP         0b0010000000000000      </span><span class="comment">// Module Discontinues Operation in Idle Mode</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define REG_ADCON1L_ADSIDL_RUN          0b0000000000000000      </span><span class="comment">// Module Continues Operation in Idle Mode</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    ADCON1_ADSIDL_STOP = 0b1, <span class="comment">// Discontinues module operation when device enters Idle mode</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    ADCON1_ADSIDL_RUN = 0b0 <span class="comment">// Continues module operation in Idle mode</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;} ADCON1_ADSIDL_e; <span class="comment">// ADC Stop in Idle Mode bit</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">// REGISTER ADCON1H: ANALOG-TO-DIGITAL CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define REG_ADCON1H_FORM_FRACTIONAL     0b0000000010000000      </span><span class="comment">// Result Number Format = Fractional</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define REG_ADCON1H_FORM_INTEGER        0b0000000000000000      </span><span class="comment">// Result Number Format = Integer</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    ADCON1_FORM_FRACTIONAL = 0b1, <span class="comment">// Fractional Data Output Format</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    ADCON1_FORM_INTEGER = 0b0 <span class="comment">// Integer Data Output Format</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;} ADCON1_FORM_e; <span class="comment">// Fractional Data Output Format bit</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define REG_ADCON1H_SHRRES_12BIT        0b0000000001100000      </span><span class="comment">// Set for 12-bit operation</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define REG_ADCON1H_SHRRES_10BIT        0b0000000001000000      </span><span class="comment">// Set for 10-bit operation</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define REG_ADCON1H_SHRRES_8BIT         0b0000000000100000      </span><span class="comment">// Set for 8-bit operation</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define REG_ADCON1H_SHRRES_6BIT         0b0000000000000000      </span><span class="comment">// Set for 6-bit operation</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    ADCORE_RES_12BIT = 0b11, <span class="comment">// 12-bit resolution</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    ADCORE_RES_10BIT = 0b10, <span class="comment">// 10-bit resolution</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    ADCORE_RES_8BIT = 0b01, <span class="comment">// 8-bit resolution</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    ADCORE_RES_6BIT = 0b00 <span class="comment">// 6-bit resolution</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;} ADCOREx_RES_e; <span class="comment">// Shared &amp; Dedicated ADC Core Resolution Selection bits</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160; </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        <span class="keyword">volatile</span> unsigned : 13;              <span class="comment">// Bit 12-0: (reserved)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="keyword">volatile</span> ADCON1_ADSIDL_e adsidl : 1; <span class="comment">// Bit 13: ADC Stop in Idle Mode bit</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;        <span class="keyword">volatile</span> unsigned : 1;               <span class="comment">// Bit 14: (reserved)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <span class="keyword">volatile</span> ADCON1_ADON_e adon : 1;     <span class="comment">// Bit 15: ADC Enable bit</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    } __attribute__((packed)) bits;          <span class="comment">// ADCON1H: ADC CONTROL REGISTER 1 LOW</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;}ADCON1L_t;     <span class="comment">// ADCON1L: ADC CONTROL REGISTER 1 LOW</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        <span class="keyword">volatile</span> unsigned : 5;              <span class="comment">// Bit 4-0: (reserved)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <span class="keyword">volatile</span> ADCOREx_RES_e shrres : 2;  <span class="comment">// Bit 6-5: Shared ADC Core Resolution Selection bits</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keyword">volatile</span> ADCON1_FORM_e form : 1;    <span class="comment">// Bit 7: Fractional Data Output Format bit</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        <span class="keyword">volatile</span> unsigned : 8;              <span class="comment">// Bit 15-8: (reserved)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    } __attribute__((packed))bits;          <span class="comment">// ADCON1H: ADC CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}ADCON1H_t;     <span class="comment">// ADCON1H: ADC CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        <span class="keyword">volatile</span> ADCON1L_t adcon1l;     <span class="comment">// ADCON1L: ADC CONTROL REGISTER 1 LOW</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keyword">volatile</span> ADCON1H_t adcon1h;     <span class="comment">// ADCON1H: ADC CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    } __attribute__((packed))bits;      <span class="comment">// ADCON1: ADC CONTROL REGISTER 1 HIGH/LOW</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;} ADCON1_t; <span class="comment">// ADCON1: ADC CONTROL REGISTER 1 HIGH/LOW</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">// REGISTERS ADCON2L/H: ANALOG-TO-DIGITAL CONTROL REGISTER 2 LOW/HIGH</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160; </div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define REG_ADCON2_VALID_DATA_WRITE_MSK  0xC3FFDF7F     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define REG_ADCON2_VALID_DATA_READ_MSK   0xC3FFDF7F     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160; </div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">// REGISTER ADCON2L: ANALOG-TO-DIGITAL CONTROL REGISTER 2 HIGH</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define REG_ADCON2L_RESET                  0b0000000000000000      </span><span class="comment">// Reset ADCON 2 Low Register</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define REG_ADCON2L_VALID_DATA_MSK         0b1101111101111111       </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHRADC_CFG_MSK         0b0001011101111111      </span><span class="comment">// Bit-Mask eliminating all bits not concerning the shared ADC core configuration</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define REG_ADCON2L_REF_CFG_MSK            0b1100000000000000      </span><span class="comment">// Bit-Mask eliminating all bits not concerning the bandgap reference configuration</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define REG_ADCON2L_EXCLUDE_SHRADC_CFG_MSK 0b1111100010000000      </span><span class="comment">// Bit-Mask eliminating all shared ADC core configuration bits </span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">// REGISTER ADCON2H: ANALOG-TO-DIGITAL CONTROL REGISTER 2 HIGH</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define REG_ADCON2H_RESET                  0b0000000000000000      </span><span class="comment">// Reset ADCON 2 High Register</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define REG_ADCON2H_VALID_DATA_MSK         0b1100001111111111       </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define REG_ADCON2H_SHRADC_CFG_MSK         0b0000001111111111      </span><span class="comment">// Bit-Mask eliminating all bits not concerning the shared ADC core configuration</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REF_CFG_MSK            0b1100000000000000      </span><span class="comment">// Bit-Mask eliminating all bits not concerning the bandgap reference configuration</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REF_STAT_READ_MSK      0b1100000000000000      </span><span class="comment">// Bit-Mask for reading the bandgap reference status bits</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define REG_ADCON2H_EXCLUDE_SHRADC_CFG_MSK 0b1111110000000000      </span><span class="comment">// Bit-Mask eliminating all shared ADC core configuration bits </span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160; </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define REG_ADCON2L_REFCIE_ENABLED      0b1000000000000000      </span><span class="comment">// Interrupt on Band Gap &amp; Reference Voltage Ready</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define REG_ADCON2L_REFCIE_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt on Band Gap &amp; Reference Voltage Ready</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160; </div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    ADCON2_REFCIE_ENABLED = 0b1, <span class="comment">// Common interrupt will be generated when the band gap becomes ready</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    ADCON2_REFCIE_DISABLED = 0b0 <span class="comment">// Common interrupt is disabled for the band gap ready event</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;} ADCON2_REFCIE_e; <span class="comment">// Band Gap and Reference Voltage Ready Common Interrupt Enable bit</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define REG_ADCON2L_REFERCIE_ENABLED    0b0100000000000000      </span><span class="comment">// Interrupt on Band Gap or Reference Voltage Error</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define REG_ADCON2L_REFERCIE_DISABLED   0b0000000000000000      </span><span class="comment">// No Interrupt on Band Gap or Reference Voltage Error</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    ADCON2_REFERCIE_ENABLED = 0b1, <span class="comment">// Common interrupt will be generated when a band gap or reference voltage error is detected</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    ADCON2_REFERCIE_DISABLED = 0b0 <span class="comment">// Common interrupt is disabled for the band gap and reference voltage error event</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;} ADCON2_REFERCIE_e; <span class="comment">// Band Gap or Reference Voltage Error Common Interrupt Enable bit</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define REG_ADCON2L_EIEN_ENABLED        0b0001000000000000      </span><span class="comment">// Early Interrupts Enabled</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define REG_ADCON2L_EIEN_DISABLED       0b0000000000000000      </span><span class="comment">// Early Interrupts Disabled</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    ADCON2_EIEN_ENABLED = 0b1, <span class="comment">// The early interrupt feature is enabled for the input channel interrupts (when the EISTATx flag is set)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    ADCON2_EIEN_DISABLED = 0b0 <span class="comment">// The individual interrupts are generated when conversion is done (when the ANxRDY flag is set)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} ADCON2_EIEN_e; <span class="comment">// Early Interrupts Enable bit</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define REG_ADCON2L_PTGEN_ENABLED      0b0001000000000000      </span><span class="comment">// External Conversion Request Interface bit: PTG Access ON</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define REG_ADCON2L_PTGEN_DISABLED     0b0000000000000000      </span><span class="comment">// External Conversion Request Interface bit: PTG Access OFF</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    ADCON2_PTGEN_ENABLED = 0b1, <span class="comment">// External Conversion Request Interface bit: PTG Access ON</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    ADCON2_PTGEN_DISABLED = 0b0 <span class="comment">// External Conversion Request Interface bit: PTG Access OFF</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;} ADCON2_PTGEN_e; <span class="comment">// External Conversion Request Interface bit</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_8TAD       0b0000011100000000      </span><span class="comment">// Early Interrupts 8 TADs before READY</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_7TAD       0b0000011000000000      </span><span class="comment">// Early Interrupts 7 TADs before READY</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_6TAD       0b0000010100000000      </span><span class="comment">// Early Interrupts 6 TADs before READY</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_5TAD       0b0000010000000000      </span><span class="comment">// Early Interrupts 5 TADs before READY</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_4TAD       0b0000001100000000      </span><span class="comment">// Early Interrupts 4 TADs before READY</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_3TAD       0b0000001000000000      </span><span class="comment">// Early Interrupts 3 TADs before READY</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_2TAD       0b0000000100000000      </span><span class="comment">// Early Interrupts 2 TADs before READY</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define REG_ADCON2L_SHREISEL_1TAD       0b0000000000000000      </span><span class="comment">// Early Interrupts 1 TADs before READY</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160; </div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    ADCORE_EISEL_8TAD = 0b111, <span class="comment">// Early interrupt is set and interrupt is generated 8 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    ADCORE_EISEL_7TAD = 0b110, <span class="comment">// Early interrupt is set and interrupt is generated 7 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    ADCORE_EISEL_6TAD = 0b101, <span class="comment">// Early interrupt is set and interrupt is generated 6 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    ADCORE_EISEL_5TAD = 0b100, <span class="comment">// Early interrupt is set and interrupt is generated 5 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    ADCORE_EISEL_4TAD = 0b011, <span class="comment">// Early interrupt is set and interrupt is generated 4 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    ADCORE_EISEL_3TAD = 0b010, <span class="comment">// Early interrupt is set and interrupt is generated 3 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    ADCORE_EISEL_2TAD = 0b001, <span class="comment">// Early interrupt is set and interrupt is generated 2 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    ADCORE_EISEL_1TAD = 0b000 <span class="comment">// Early interrupt is set and interrupt is generated 1 TADCORE clocks prior to when the data is ready</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;} ADCOREx_EISEL_e; <span class="comment">// Shared &amp; Dedicated Core Early Interrupt Time Selection bits enumeration</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define REG_SHRADCS_MSK     0b0000000001111111      </span><span class="comment">// Bit-Mask to filter on clock divider value bits</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define REG_SHRADCS(x)      ((x &gt;&gt; 1) &amp; REG_SHRADCS_MSK)    </span><span class="comment">// Shared ADC Core Input Clock Divider bits. (x indicates the effective divider ratio)</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160; </div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    ADCORE_ADCS_DEFAULT = 0b0000000, <span class="comment">// 2 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    ADCORE_ADCS_DIV2 = 0b0000001, <span class="comment">// 2 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    ADCORE_ADCS_DIV4 = 0b0000010, <span class="comment">// 4 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    ADCORE_ADCS_DIV6 = 0b0000011, <span class="comment">// 6 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    ADCORE_ADCS_DIV8 = 0b0000100, <span class="comment">// 8 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    ADCORE_ADCS_DIV10 = 0b0000101, <span class="comment">// 10 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    ADCORE_ADCS_DIV12 = 0b0000110, <span class="comment">// 12 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    ADCORE_ADCS_DIV14 = 0b0000111, <span class="comment">// 14 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    ADCORE_ADCS_DIV16 = 0b0001000, <span class="comment">// 16 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    ADCORE_ADCS_DIV18 = 0b0001001, <span class="comment">// 18 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    ADCORE_ADCS_DIV20 = 0b0001010, <span class="comment">// 20 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    ADCORE_ADCS_DIV22 = 0b0001011, <span class="comment">// 22 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    ADCORE_ADCS_DIV24 = 0b0001100, <span class="comment">// 24 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    ADCORE_ADCS_DIV26 = 0b0001101, <span class="comment">// 26 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    ADCORE_ADCS_DIV28 = 0b0001110, <span class="comment">// 28 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    ADCORE_ADCS_DIV30 = 0b0001111, <span class="comment">// 30 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    ADCORE_ADCS_DIV32 = 0b0010000, <span class="comment">// 32 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    ADCORE_ADCS_DIV34 = 0b0010001, <span class="comment">// 34 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    ADCORE_ADCS_DIV36 = 0b0010010, <span class="comment">// 36 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    ADCORE_ADCS_DIV38 = 0b0010011, <span class="comment">// 38 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    ADCORE_ADCS_DIV40 = 0b0010100, <span class="comment">// 40 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    ADCORE_ADCS_DIV42 = 0b0010101, <span class="comment">// 42 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    ADCORE_ADCS_DIV44 = 0b0010110, <span class="comment">// 44 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    ADCORE_ADCS_DIV46 = 0b0010111, <span class="comment">// 46 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    ADCORE_ADCS_DIV48 = 0b0011000, <span class="comment">// 48 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    ADCORE_ADCS_DIV50 = 0b0011001, <span class="comment">// 50 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    ADCORE_ADCS_DIV52 = 0b0011010, <span class="comment">// 52 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    ADCORE_ADCS_DIV54 = 0b0011011, <span class="comment">// 54 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    ADCORE_ADCS_DIV56 = 0b0011100, <span class="comment">// 56 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    ADCORE_ADCS_DIV58 = 0b0011101, <span class="comment">// 58 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    ADCORE_ADCS_DIV60 = 0b0011110, <span class="comment">// 60 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    ADCORE_ADCS_DIV62 = 0b0011111, <span class="comment">// 62 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    ADCORE_ADCS_DIV64 = 0b0100000, <span class="comment">// 64 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    ADCORE_ADCS_DIV66 = 0b0100001, <span class="comment">// 66 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    ADCORE_ADCS_DIV68 = 0b0100010, <span class="comment">// 68 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    ADCORE_ADCS_DIV70 = 0b0100011, <span class="comment">// 70 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    ADCORE_ADCS_DIV72 = 0b0100100, <span class="comment">// 72 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    ADCORE_ADCS_DIV74 = 0b0100101, <span class="comment">// 74 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    ADCORE_ADCS_DIV76 = 0b0100110, <span class="comment">// 76 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    ADCORE_ADCS_DIV78 = 0b0100111, <span class="comment">// 78 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    ADCORE_ADCS_DIV80 = 0b0101000, <span class="comment">// 80 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    ADCORE_ADCS_DIV82 = 0b0101001, <span class="comment">// 82 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    ADCORE_ADCS_DIV84 = 0b0101010, <span class="comment">// 84 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    ADCORE_ADCS_DIV86 = 0b0101011, <span class="comment">// 86 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    ADCORE_ADCS_DIV88 = 0b0101100, <span class="comment">// 88 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    ADCORE_ADCS_DIV90 = 0b0101101, <span class="comment">// 90 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    ADCORE_ADCS_DIV92 = 0b0101110, <span class="comment">// 92 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    ADCORE_ADCS_DIV94 = 0b0101111, <span class="comment">// 94 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    ADCORE_ADCS_DIV96 = 0b0110000, <span class="comment">// 96 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    ADCORE_ADCS_DIV98 = 0b0110001, <span class="comment">// 98 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    ADCORE_ADCS_DIV100 = 0b0110010, <span class="comment">// 100 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    ADCORE_ADCS_DIV102 = 0b0110011, <span class="comment">// 102 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    ADCORE_ADCS_DIV104 = 0b0110100, <span class="comment">// 104 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    ADCORE_ADCS_DIV106 = 0b0110101, <span class="comment">// 106 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    ADCORE_ADCS_DIV108 = 0b0110110, <span class="comment">// 108 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    ADCORE_ADCS_DIV110 = 0b0110111, <span class="comment">// 110 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    ADCORE_ADCS_DIV112 = 0b0111000, <span class="comment">// 112 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    ADCORE_ADCS_DIV114 = 0b0111001, <span class="comment">// 114 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    ADCORE_ADCS_DIV116 = 0b0111010, <span class="comment">// 116 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    ADCORE_ADCS_DIV118 = 0b0111011, <span class="comment">// 118 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    ADCORE_ADCS_DIV120 = 0b0111100, <span class="comment">// 120 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    ADCORE_ADCS_DIV122 = 0b0111101, <span class="comment">// 122 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    ADCORE_ADCS_DIV124 = 0b0111110, <span class="comment">// 124 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    ADCORE_ADCS_DIV126 = 0b0111111, <span class="comment">// 126 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    ADCORE_ADCS_DIV128 = 0b1000000, <span class="comment">// 128 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    ADCORE_ADCS_DIV130 = 0b1000001, <span class="comment">// 130 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    ADCORE_ADCS_DIV132 = 0b1000010, <span class="comment">// 132 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    ADCORE_ADCS_DIV134 = 0b1000011, <span class="comment">// 134 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    ADCORE_ADCS_DIV136 = 0b1000100, <span class="comment">// 136 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    ADCORE_ADCS_DIV138 = 0b1000101, <span class="comment">// 138 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    ADCORE_ADCS_DIV140 = 0b1000110, <span class="comment">// 140 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    ADCORE_ADCS_DIV142 = 0b1000111, <span class="comment">// 142 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    ADCORE_ADCS_DIV144 = 0b1001000, <span class="comment">// 144 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    ADCORE_ADCS_DIV146 = 0b1001001, <span class="comment">// 146 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    ADCORE_ADCS_DIV148 = 0b1001010, <span class="comment">// 148 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    ADCORE_ADCS_DIV150 = 0b1001011, <span class="comment">// 150 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    ADCORE_ADCS_DIV152 = 0b1001100, <span class="comment">// 152 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    ADCORE_ADCS_DIV154 = 0b1001101, <span class="comment">// 154 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    ADCORE_ADCS_DIV156 = 0b1001110, <span class="comment">// 156 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    ADCORE_ADCS_DIV158 = 0b1001111, <span class="comment">// 158 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    ADCORE_ADCS_DIV160 = 0b1010000, <span class="comment">// 160 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    ADCORE_ADCS_DIV162 = 0b1010001, <span class="comment">// 162 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    ADCORE_ADCS_DIV164 = 0b1010010, <span class="comment">// 164 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    ADCORE_ADCS_DIV166 = 0b1010011, <span class="comment">// 166 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    ADCORE_ADCS_DIV168 = 0b1010100, <span class="comment">// 168 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    ADCORE_ADCS_DIV170 = 0b1010101, <span class="comment">// 170 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    ADCORE_ADCS_DIV172 = 0b1010110, <span class="comment">// 172 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    ADCORE_ADCS_DIV174 = 0b1010111, <span class="comment">// 174 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    ADCORE_ADCS_DIV176 = 0b1011000, <span class="comment">// 176 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    ADCORE_ADCS_DIV178 = 0b1011001, <span class="comment">// 178 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    ADCORE_ADCS_DIV180 = 0b1011010, <span class="comment">// 180 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    ADCORE_ADCS_DIV182 = 0b1011011, <span class="comment">// 182 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    ADCORE_ADCS_DIV184 = 0b1011100, <span class="comment">// 184 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    ADCORE_ADCS_DIV186 = 0b1011101, <span class="comment">// 186 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    ADCORE_ADCS_DIV188 = 0b1011110, <span class="comment">// 188 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    ADCORE_ADCS_DIV190 = 0b1011111, <span class="comment">// 190 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    ADCORE_ADCS_DIV192 = 0b1100000, <span class="comment">// 192 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    ADCORE_ADCS_DIV194 = 0b1100001, <span class="comment">// 194 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    ADCORE_ADCS_DIV196 = 0b1100010, <span class="comment">// 196 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    ADCORE_ADCS_DIV198 = 0b1100011, <span class="comment">// 198 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;    ADCORE_ADCS_DIV200 = 0b1100100, <span class="comment">// 200 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    ADCORE_ADCS_DIV202 = 0b1100101, <span class="comment">// 202 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    ADCORE_ADCS_DIV204 = 0b1100110, <span class="comment">// 204 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    ADCORE_ADCS_DIV206 = 0b1100111, <span class="comment">// 206 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    ADCORE_ADCS_DIV208 = 0b1101000, <span class="comment">// 208 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    ADCORE_ADCS_DIV210 = 0b1101001, <span class="comment">// 210 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    ADCORE_ADCS_DIV212 = 0b1101010, <span class="comment">// 212 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    ADCORE_ADCS_DIV214 = 0b1101011, <span class="comment">// 214 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    ADCORE_ADCS_DIV216 = 0b1101100, <span class="comment">// 216 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    ADCORE_ADCS_DIV218 = 0b1101101, <span class="comment">// 218 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    ADCORE_ADCS_DIV220 = 0b1101110, <span class="comment">// 220 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    ADCORE_ADCS_DIV222 = 0b1101111, <span class="comment">// 222 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    ADCORE_ADCS_DIV224 = 0b1110000, <span class="comment">// 224 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    ADCORE_ADCS_DIV226 = 0b1110001, <span class="comment">// 226 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    ADCORE_ADCS_DIV228 = 0b1110010, <span class="comment">// 228 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    ADCORE_ADCS_DIV230 = 0b1110011, <span class="comment">// 230 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    ADCORE_ADCS_DIV232 = 0b1110100, <span class="comment">// 232 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    ADCORE_ADCS_DIV234 = 0b1110101, <span class="comment">// 234 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    ADCORE_ADCS_DIV236 = 0b1110110, <span class="comment">// 236 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    ADCORE_ADCS_DIV238 = 0b1110111, <span class="comment">// 238 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    ADCORE_ADCS_DIV240 = 0b1111000, <span class="comment">// 240 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    ADCORE_ADCS_DIV242 = 0b1111001, <span class="comment">// 242 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    ADCORE_ADCS_DIV244 = 0b1111010, <span class="comment">// 244 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    ADCORE_ADCS_DIV246 = 0b1111011, <span class="comment">// 246 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    ADCORE_ADCS_DIV248 = 0b1111100, <span class="comment">// 248 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    ADCORE_ADCS_DIV250 = 0b1111101, <span class="comment">// 250 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    ADCORE_ADCS_DIV252 = 0b1111110, <span class="comment">// 252 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    ADCORE_ADCS_DIV254 = 0b1111111 <span class="comment">// 254 source clock periods (TCORESRC) per TAD clock period (TADCORE)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;} ADCOREx_ADCS_e; <span class="comment">// Shared &amp; Dedicated ADC core source clock divider selection enumeration</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160; </div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REFRDY_READY     0b1000000000000000   </span><span class="comment">// Band gap is ready</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REFRDY_NOT_READY 0b0000000000000000   </span><span class="comment">// Band gap is not ready</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160; </div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    ADCON2_REFRDY_READY = 0b1, <span class="comment">// Band gap is ready</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    ADCON2_REFRDY_NOT_READY = 0b0 <span class="comment">// Band gap is not ready</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;} ADCON2_REFRDY_e; <span class="comment">// Band Gap and Reference Voltage Ready Flag bit</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REFERR_FAIL      0b0100000000000000   </span><span class="comment">// Band gap failure after ADC peripehral was enabled</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define REG_ADCON2H_REFERR_OK        0b0000000000000000   </span><span class="comment">// No Band gap / reference voltage error was detected</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    ADCON2_REFERR_FAIL = 0b1, <span class="comment">// Band gap failure after the ADC module was enabled (ADON = 1)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    ADCON2_REFERR_OK = 0b0 <span class="comment">// No band gap error was detected</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;} ADCON2_REFERR_e; <span class="comment">// Band Gap or Reference Voltage Error Flag bit</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keyword">volatile</span> unsigned : 14;              <span class="comment">// Bit 13-0: (blanked out here)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFERR_e referr : 1; <span class="comment">// Bit 14: Band Gap/Vref error flag bit</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFRDY_e refrdy : 1; <span class="comment">// Bit 15: Band Gap/Vref status flag bit</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;} __attribute__((packed))ADCON2_REFSTAT_t; <span class="comment">// Band Gap Reference status</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160; </div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#define REG_ADCON2H_SHRSAMC_MSK         0b0000001111111111      </span><span class="comment">// Bit-Mask to filter on clock periods value bits</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define REG_ADCON2H_SHRSAMC(Tdaclk)     ((Tdaclk-2) &amp; REG_ADCON2H_SHRSAMC_MSK)      </span><span class="comment">// Shared ADC Core Sample Time Selection bits</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160; </div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    ADCORE_SAMC_DEFAULT = 0b0000000000, <span class="comment">// Sampling time of 2 TADCORE clock periods</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    ADCORE_SAMC_0002 = 0b0000000000, <span class="comment">// Sampling time of 2 TADCORE clock periods</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    ADCORE_SAMC_0003 = 0b0000000001, <span class="comment">// Sampling time of 3 TADCORE clock periods</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    ADCORE_SAMC_0004 = 0b0000000010, <span class="comment">// Sampling time of 4 TADCORE clock periods</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    ADCORE_SAMC_0005 = 0b0000000011, <span class="comment">// Sampling time of 5 TADCORE clock periods</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    ADCORE_SAMC_0006 = 0b0000000100, <span class="comment">// Sampling time of 6 TADCORE clock periods</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    ADCORE_SAMC_0007 = 0b0000000101, <span class="comment">// Sampling time of 7 TADCORE clock periods</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    ADCORE_SAMC_0008 = 0b0000000110, <span class="comment">// Sampling time of 8 TADCORE clock periods</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    ADCORE_SAMC_0009 = 0b0000000111, <span class="comment">// Sampling time of 9 TADCORE clock periods</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    ADCORE_SAMC_0010 = 0b0000001000, <span class="comment">// Sampling time of 10 TADCORE clock periods</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    ADCORE_SAMC_0011 = 0b0000001001, <span class="comment">// Sampling time of 11 TADCORE clock periods</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    ADCORE_SAMC_0012 = 0b0000001010, <span class="comment">// Sampling time of 12 TADCORE clock periods</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    ADCORE_SAMC_0013 = 0b0000001011, <span class="comment">// Sampling time of 13 TADCORE clock periods</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    ADCORE_SAMC_0014 = 0b0000001100, <span class="comment">// Sampling time of 14 TADCORE clock periods</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    ADCORE_SAMC_0015 = 0b0000001101, <span class="comment">// Sampling time of 15 TADCORE clock periods</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    ADCORE_SAMC_0016 = 0b0000001110, <span class="comment">// Sampling time of 16 TADCORE clock periods</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    ADCORE_SAMC_0017 = 0b0000001111, <span class="comment">// Sampling time of 17 TADCORE clock periods</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    ADCORE_SAMC_0018 = 0b0000010000, <span class="comment">// Sampling time of 18 TADCORE clock periods</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    ADCORE_SAMC_0019 = 0b0000010001, <span class="comment">// Sampling time of 19 TADCORE clock periods</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;    ADCORE_SAMC_0020 = 0b0000010010, <span class="comment">// Sampling time of 20 TADCORE clock periods</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;    ADCORE_SAMC_0021 = 0b0000010011, <span class="comment">// Sampling time of 21 TADCORE clock periods</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    ADCORE_SAMC_0022 = 0b0000010100, <span class="comment">// Sampling time of 22 TADCORE clock periods</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    ADCORE_SAMC_0023 = 0b0000010101, <span class="comment">// Sampling time of 23 TADCORE clock periods</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    ADCORE_SAMC_0024 = 0b0000010110, <span class="comment">// Sampling time of 24 TADCORE clock periods</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    ADCORE_SAMC_0025 = 0b0000010111, <span class="comment">// Sampling time of 25 TADCORE clock periods</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    ADCORE_SAMC_0026 = 0b0000011000, <span class="comment">// Sampling time of 26 TADCORE clock periods</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    ADCORE_SAMC_0027 = 0b0000011001, <span class="comment">// Sampling time of 27 TADCORE clock periods</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    ADCORE_SAMC_0028 = 0b0000011010, <span class="comment">// Sampling time of 28 TADCORE clock periods</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    ADCORE_SAMC_0029 = 0b0000011011, <span class="comment">// Sampling time of 29 TADCORE clock periods</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    ADCORE_SAMC_0030 = 0b0000011100, <span class="comment">// Sampling time of 30 TADCORE clock periods</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    ADCORE_SAMC_0031 = 0b0000011101, <span class="comment">// Sampling time of 31 TADCORE clock periods</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    ADCORE_SAMC_0032 = 0b0000011110, <span class="comment">// Sampling time of 32 TADCORE clock periods</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    ADCORE_SAMC_0033 = 0b0000011111, <span class="comment">// Sampling time of 33 TADCORE clock periods</span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    ADCORE_SAMC_0034 = 0b0000100000, <span class="comment">// Sampling time of 34 TADCORE clock periods</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    ADCORE_SAMC_0035 = 0b0000100001, <span class="comment">// Sampling time of 35 TADCORE clock periods</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    ADCORE_SAMC_0036 = 0b0000100010, <span class="comment">// Sampling time of 36 TADCORE clock periods</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    ADCORE_SAMC_0037 = 0b0000100011, <span class="comment">// Sampling time of 37 TADCORE clock periods</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    ADCORE_SAMC_0038 = 0b0000100100, <span class="comment">// Sampling time of 38 TADCORE clock periods</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    ADCORE_SAMC_0039 = 0b0000100101, <span class="comment">// Sampling time of 39 TADCORE clock periods</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    ADCORE_SAMC_0040 = 0b0000100110, <span class="comment">// Sampling time of 40 TADCORE clock periods</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    ADCORE_SAMC_0041 = 0b0000100111, <span class="comment">// Sampling time of 41 TADCORE clock periods</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    ADCORE_SAMC_0042 = 0b0000101000, <span class="comment">// Sampling time of 42 TADCORE clock periods</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    ADCORE_SAMC_0043 = 0b0000101001, <span class="comment">// Sampling time of 43 TADCORE clock periods</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    ADCORE_SAMC_0044 = 0b0000101010, <span class="comment">// Sampling time of 44 TADCORE clock periods</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    ADCORE_SAMC_0045 = 0b0000101011, <span class="comment">// Sampling time of 45 TADCORE clock periods</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    ADCORE_SAMC_0046 = 0b0000101100, <span class="comment">// Sampling time of 46 TADCORE clock periods</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    ADCORE_SAMC_0047 = 0b0000101101, <span class="comment">// Sampling time of 47 TADCORE clock periods</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    ADCORE_SAMC_0048 = 0b0000101110, <span class="comment">// Sampling time of 48 TADCORE clock periods</span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    ADCORE_SAMC_0049 = 0b0000101111, <span class="comment">// Sampling time of 49 TADCORE clock periods</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    ADCORE_SAMC_0050 = 0b0000110000, <span class="comment">// Sampling time of 50 TADCORE clock periods</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    ADCORE_SAMC_0051 = 0b0000110001, <span class="comment">// Sampling time of 51 TADCORE clock periods</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    ADCORE_SAMC_0052 = 0b0000110010, <span class="comment">// Sampling time of 52 TADCORE clock periods</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    ADCORE_SAMC_0053 = 0b0000110011, <span class="comment">// Sampling time of 53 TADCORE clock periods</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    ADCORE_SAMC_0054 = 0b0000110100, <span class="comment">// Sampling time of 54 TADCORE clock periods</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;    ADCORE_SAMC_0055 = 0b0000110101, <span class="comment">// Sampling time of 55 TADCORE clock periods</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    ADCORE_SAMC_0056 = 0b0000110110, <span class="comment">// Sampling time of 56 TADCORE clock periods</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    ADCORE_SAMC_0057 = 0b0000110111, <span class="comment">// Sampling time of 57 TADCORE clock periods</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    ADCORE_SAMC_0058 = 0b0000111000, <span class="comment">// Sampling time of 58 TADCORE clock periods</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    ADCORE_SAMC_0059 = 0b0000111001, <span class="comment">// Sampling time of 59 TADCORE clock periods</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    ADCORE_SAMC_0060 = 0b0000111010, <span class="comment">// Sampling time of 60 TADCORE clock periods</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;    ADCORE_SAMC_0061 = 0b0000111011, <span class="comment">// Sampling time of 61 TADCORE clock periods</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    ADCORE_SAMC_0062 = 0b0000111100, <span class="comment">// Sampling time of 62 TADCORE clock periods</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    ADCORE_SAMC_0063 = 0b0000111101, <span class="comment">// Sampling time of 63 TADCORE clock periods</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    ADCORE_SAMC_0064 = 0b0000111110, <span class="comment">// Sampling time of 64 TADCORE clock periods</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    ADCORE_SAMC_0065 = 0b0000111111, <span class="comment">// Sampling time of 65 TADCORE clock periods</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    ADCORE_SAMC_0066 = 0b0001000000, <span class="comment">// Sampling time of 66 TADCORE clock periods</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    ADCORE_SAMC_0067 = 0b0001000001, <span class="comment">// Sampling time of 67 TADCORE clock periods</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    ADCORE_SAMC_0068 = 0b0001000010, <span class="comment">// Sampling time of 68 TADCORE clock periods</span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    ADCORE_SAMC_0069 = 0b0001000011, <span class="comment">// Sampling time of 69 TADCORE clock periods</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    ADCORE_SAMC_0070 = 0b0001000100, <span class="comment">// Sampling time of 70 TADCORE clock periods</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    ADCORE_SAMC_0071 = 0b0001000101, <span class="comment">// Sampling time of 71 TADCORE clock periods</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    ADCORE_SAMC_0072 = 0b0001000110, <span class="comment">// Sampling time of 72 TADCORE clock periods</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    ADCORE_SAMC_0073 = 0b0001000111, <span class="comment">// Sampling time of 73 TADCORE clock periods</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    ADCORE_SAMC_0074 = 0b0001001000, <span class="comment">// Sampling time of 74 TADCORE clock periods</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    ADCORE_SAMC_0075 = 0b0001001001, <span class="comment">// Sampling time of 75 TADCORE clock periods</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    ADCORE_SAMC_0076 = 0b0001001010, <span class="comment">// Sampling time of 76 TADCORE clock periods</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    ADCORE_SAMC_0077 = 0b0001001011, <span class="comment">// Sampling time of 77 TADCORE clock periods</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    ADCORE_SAMC_0078 = 0b0001001100, <span class="comment">// Sampling time of 78 TADCORE clock periods</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    ADCORE_SAMC_0079 = 0b0001001101, <span class="comment">// Sampling time of 79 TADCORE clock periods</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    ADCORE_SAMC_0080 = 0b0001001110, <span class="comment">// Sampling time of 80 TADCORE clock periods</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    ADCORE_SAMC_0081 = 0b0001001111, <span class="comment">// Sampling time of 81 TADCORE clock periods</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    ADCORE_SAMC_0082 = 0b0001010000, <span class="comment">// Sampling time of 82 TADCORE clock periods</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    ADCORE_SAMC_0083 = 0b0001010001, <span class="comment">// Sampling time of 83 TADCORE clock periods</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    ADCORE_SAMC_0084 = 0b0001010010, <span class="comment">// Sampling time of 84 TADCORE clock periods</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    ADCORE_SAMC_0085 = 0b0001010011, <span class="comment">// Sampling time of 85 TADCORE clock periods</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    ADCORE_SAMC_0086 = 0b0001010100, <span class="comment">// Sampling time of 86 TADCORE clock periods</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    ADCORE_SAMC_0087 = 0b0001010101, <span class="comment">// Sampling time of 87 TADCORE clock periods</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    ADCORE_SAMC_0088 = 0b0001010110, <span class="comment">// Sampling time of 88 TADCORE clock periods</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    ADCORE_SAMC_0089 = 0b0001010111, <span class="comment">// Sampling time of 89 TADCORE clock periods</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    ADCORE_SAMC_0090 = 0b0001011000, <span class="comment">// Sampling time of 90 TADCORE clock periods</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    ADCORE_SAMC_0091 = 0b0001011001, <span class="comment">// Sampling time of 91 TADCORE clock periods</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    ADCORE_SAMC_0092 = 0b0001011010, <span class="comment">// Sampling time of 92 TADCORE clock periods</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    ADCORE_SAMC_0093 = 0b0001011011, <span class="comment">// Sampling time of 93 TADCORE clock periods</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    ADCORE_SAMC_0094 = 0b0001011100, <span class="comment">// Sampling time of 94 TADCORE clock periods</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    ADCORE_SAMC_0095 = 0b0001011101, <span class="comment">// Sampling time of 95 TADCORE clock periods</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    ADCORE_SAMC_0096 = 0b0001011110, <span class="comment">// Sampling time of 96 TADCORE clock periods</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    ADCORE_SAMC_0097 = 0b0001011111, <span class="comment">// Sampling time of 97 TADCORE clock periods</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    ADCORE_SAMC_0098 = 0b0001100000, <span class="comment">// Sampling time of 98 TADCORE clock periods</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    ADCORE_SAMC_0099 = 0b0001100001, <span class="comment">// Sampling time of 99 TADCORE clock periods</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    ADCORE_SAMC_0100 = 0b0001100010, <span class="comment">// Sampling time of 100 TADCORE clock periods</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    ADCORE_SAMC_0101 = 0b0001100011, <span class="comment">// Sampling time of 101 TADCORE clock periods</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    ADCORE_SAMC_0102 = 0b0001100100, <span class="comment">// Sampling time of 102 TADCORE clock periods</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    ADCORE_SAMC_0103 = 0b0001100101, <span class="comment">// Sampling time of 103 TADCORE clock periods</span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    ADCORE_SAMC_0104 = 0b0001100110, <span class="comment">// Sampling time of 104 TADCORE clock periods</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    ADCORE_SAMC_0105 = 0b0001100111, <span class="comment">// Sampling time of 105 TADCORE clock periods</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    ADCORE_SAMC_0106 = 0b0001101000, <span class="comment">// Sampling time of 106 TADCORE clock periods</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    ADCORE_SAMC_0107 = 0b0001101001, <span class="comment">// Sampling time of 107 TADCORE clock periods</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    ADCORE_SAMC_0108 = 0b0001101010, <span class="comment">// Sampling time of 108 TADCORE clock periods</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    ADCORE_SAMC_0109 = 0b0001101011, <span class="comment">// Sampling time of 109 TADCORE clock periods</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    ADCORE_SAMC_0110 = 0b0001101100, <span class="comment">// Sampling time of 110 TADCORE clock periods</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    ADCORE_SAMC_0111 = 0b0001101101, <span class="comment">// Sampling time of 111 TADCORE clock periods</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;    ADCORE_SAMC_0112 = 0b0001101110, <span class="comment">// Sampling time of 112 TADCORE clock periods</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    ADCORE_SAMC_0113 = 0b0001101111, <span class="comment">// Sampling time of 113 TADCORE clock periods</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    ADCORE_SAMC_0114 = 0b0001110000, <span class="comment">// Sampling time of 114 TADCORE clock periods</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    ADCORE_SAMC_0115 = 0b0001110001, <span class="comment">// Sampling time of 115 TADCORE clock periods</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    ADCORE_SAMC_0116 = 0b0001110010, <span class="comment">// Sampling time of 116 TADCORE clock periods</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;    ADCORE_SAMC_0117 = 0b0001110011, <span class="comment">// Sampling time of 117 TADCORE clock periods</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    ADCORE_SAMC_0118 = 0b0001110100, <span class="comment">// Sampling time of 118 TADCORE clock periods</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    ADCORE_SAMC_0119 = 0b0001110101, <span class="comment">// Sampling time of 119 TADCORE clock periods</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    ADCORE_SAMC_0120 = 0b0001110110, <span class="comment">// Sampling time of 120 TADCORE clock periods</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    ADCORE_SAMC_0121 = 0b0001110111, <span class="comment">// Sampling time of 121 TADCORE clock periods</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    ADCORE_SAMC_0122 = 0b0001111000, <span class="comment">// Sampling time of 122 TADCORE clock periods</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    ADCORE_SAMC_0123 = 0b0001111001, <span class="comment">// Sampling time of 123 TADCORE clock periods</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    ADCORE_SAMC_0124 = 0b0001111010, <span class="comment">// Sampling time of 124 TADCORE clock periods</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    ADCORE_SAMC_0125 = 0b0001111011, <span class="comment">// Sampling time of 125 TADCORE clock periods</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    ADCORE_SAMC_0126 = 0b0001111100, <span class="comment">// Sampling time of 126 TADCORE clock periods</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    ADCORE_SAMC_0127 = 0b0001111101, <span class="comment">// Sampling time of 127 TADCORE clock periods</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    ADCORE_SAMC_0128 = 0b0001111110, <span class="comment">// Sampling time of 128 TADCORE clock periods</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    ADCORE_SAMC_0129 = 0b0001111111, <span class="comment">// Sampling time of 129 TADCORE clock periods</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    ADCORE_SAMC_0130 = 0b0010000000, <span class="comment">// Sampling time of 130 TADCORE clock periods</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    ADCORE_SAMC_0131 = 0b0010000001, <span class="comment">// Sampling time of 131 TADCORE clock periods</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    ADCORE_SAMC_0132 = 0b0010000010, <span class="comment">// Sampling time of 132 TADCORE clock periods</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    ADCORE_SAMC_0133 = 0b0010000011, <span class="comment">// Sampling time of 133 TADCORE clock periods</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    ADCORE_SAMC_0134 = 0b0010000100, <span class="comment">// Sampling time of 134 TADCORE clock periods</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    ADCORE_SAMC_0135 = 0b0010000101, <span class="comment">// Sampling time of 135 TADCORE clock periods</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    ADCORE_SAMC_0136 = 0b0010000110, <span class="comment">// Sampling time of 136 TADCORE clock periods</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    ADCORE_SAMC_0137 = 0b0010000111, <span class="comment">// Sampling time of 137 TADCORE clock periods</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    ADCORE_SAMC_0138 = 0b0010001000, <span class="comment">// Sampling time of 138 TADCORE clock periods</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    ADCORE_SAMC_0139 = 0b0010001001, <span class="comment">// Sampling time of 139 TADCORE clock periods</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    ADCORE_SAMC_0140 = 0b0010001010, <span class="comment">// Sampling time of 140 TADCORE clock periods</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;    ADCORE_SAMC_0141 = 0b0010001011, <span class="comment">// Sampling time of 141 TADCORE clock periods</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    ADCORE_SAMC_0142 = 0b0010001100, <span class="comment">// Sampling time of 142 TADCORE clock periods</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    ADCORE_SAMC_0143 = 0b0010001101, <span class="comment">// Sampling time of 143 TADCORE clock periods</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    ADCORE_SAMC_0144 = 0b0010001110, <span class="comment">// Sampling time of 144 TADCORE clock periods</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    ADCORE_SAMC_0145 = 0b0010001111, <span class="comment">// Sampling time of 145 TADCORE clock periods</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    ADCORE_SAMC_0146 = 0b0010010000, <span class="comment">// Sampling time of 146 TADCORE clock periods</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    ADCORE_SAMC_0147 = 0b0010010001, <span class="comment">// Sampling time of 147 TADCORE clock periods</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    ADCORE_SAMC_0148 = 0b0010010010, <span class="comment">// Sampling time of 148 TADCORE clock periods</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    ADCORE_SAMC_0149 = 0b0010010011, <span class="comment">// Sampling time of 149 TADCORE clock periods</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    ADCORE_SAMC_0150 = 0b0010010100, <span class="comment">// Sampling time of 150 TADCORE clock periods</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;    ADCORE_SAMC_0151 = 0b0010010101, <span class="comment">// Sampling time of 151 TADCORE clock periods</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    ADCORE_SAMC_0152 = 0b0010010110, <span class="comment">// Sampling time of 152 TADCORE clock periods</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    ADCORE_SAMC_0153 = 0b0010010111, <span class="comment">// Sampling time of 153 TADCORE clock periods</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    ADCORE_SAMC_0154 = 0b0010011000, <span class="comment">// Sampling time of 154 TADCORE clock periods</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    ADCORE_SAMC_0155 = 0b0010011001, <span class="comment">// Sampling time of 155 TADCORE clock periods</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    ADCORE_SAMC_0156 = 0b0010011010, <span class="comment">// Sampling time of 156 TADCORE clock periods</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    ADCORE_SAMC_0157 = 0b0010011011, <span class="comment">// Sampling time of 157 TADCORE clock periods</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    ADCORE_SAMC_0158 = 0b0010011100, <span class="comment">// Sampling time of 158 TADCORE clock periods</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    ADCORE_SAMC_0159 = 0b0010011101, <span class="comment">// Sampling time of 159 TADCORE clock periods</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    ADCORE_SAMC_0160 = 0b0010011110, <span class="comment">// Sampling time of 160 TADCORE clock periods</span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    ADCORE_SAMC_0161 = 0b0010011111, <span class="comment">// Sampling time of 161 TADCORE clock periods</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    ADCORE_SAMC_0162 = 0b0010100000, <span class="comment">// Sampling time of 162 TADCORE clock periods</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    ADCORE_SAMC_0163 = 0b0010100001, <span class="comment">// Sampling time of 163 TADCORE clock periods</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    ADCORE_SAMC_0164 = 0b0010100010, <span class="comment">// Sampling time of 164 TADCORE clock periods</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    ADCORE_SAMC_0165 = 0b0010100011, <span class="comment">// Sampling time of 165 TADCORE clock periods</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    ADCORE_SAMC_0166 = 0b0010100100, <span class="comment">// Sampling time of 166 TADCORE clock periods</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    ADCORE_SAMC_0167 = 0b0010100101, <span class="comment">// Sampling time of 167 TADCORE clock periods</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    ADCORE_SAMC_0168 = 0b0010100110, <span class="comment">// Sampling time of 168 TADCORE clock periods</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    ADCORE_SAMC_0169 = 0b0010100111, <span class="comment">// Sampling time of 169 TADCORE clock periods</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    ADCORE_SAMC_0170 = 0b0010101000, <span class="comment">// Sampling time of 170 TADCORE clock periods</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    ADCORE_SAMC_0171 = 0b0010101001, <span class="comment">// Sampling time of 171 TADCORE clock periods</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    ADCORE_SAMC_0172 = 0b0010101010, <span class="comment">// Sampling time of 172 TADCORE clock periods</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    ADCORE_SAMC_0173 = 0b0010101011, <span class="comment">// Sampling time of 173 TADCORE clock periods</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    ADCORE_SAMC_0174 = 0b0010101100, <span class="comment">// Sampling time of 174 TADCORE clock periods</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    ADCORE_SAMC_0175 = 0b0010101101, <span class="comment">// Sampling time of 175 TADCORE clock periods</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    ADCORE_SAMC_0176 = 0b0010101110, <span class="comment">// Sampling time of 176 TADCORE clock periods</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    ADCORE_SAMC_0177 = 0b0010101111, <span class="comment">// Sampling time of 177 TADCORE clock periods</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    ADCORE_SAMC_0178 = 0b0010110000, <span class="comment">// Sampling time of 178 TADCORE clock periods</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    ADCORE_SAMC_0179 = 0b0010110001, <span class="comment">// Sampling time of 179 TADCORE clock periods</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    ADCORE_SAMC_0180 = 0b0010110010, <span class="comment">// Sampling time of 180 TADCORE clock periods</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    ADCORE_SAMC_0181 = 0b0010110011, <span class="comment">// Sampling time of 181 TADCORE clock periods</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    ADCORE_SAMC_0182 = 0b0010110100, <span class="comment">// Sampling time of 182 TADCORE clock periods</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    ADCORE_SAMC_0183 = 0b0010110101, <span class="comment">// Sampling time of 183 TADCORE clock periods</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    ADCORE_SAMC_0184 = 0b0010110110, <span class="comment">// Sampling time of 184 TADCORE clock periods</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    ADCORE_SAMC_0185 = 0b0010110111, <span class="comment">// Sampling time of 185 TADCORE clock periods</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    ADCORE_SAMC_0186 = 0b0010111000, <span class="comment">// Sampling time of 186 TADCORE clock periods</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    ADCORE_SAMC_0187 = 0b0010111001, <span class="comment">// Sampling time of 187 TADCORE clock periods</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    ADCORE_SAMC_0188 = 0b0010111010, <span class="comment">// Sampling time of 188 TADCORE clock periods</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    ADCORE_SAMC_0189 = 0b0010111011, <span class="comment">// Sampling time of 189 TADCORE clock periods</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    ADCORE_SAMC_0190 = 0b0010111100, <span class="comment">// Sampling time of 190 TADCORE clock periods</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    ADCORE_SAMC_0191 = 0b0010111101, <span class="comment">// Sampling time of 191 TADCORE clock periods</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    ADCORE_SAMC_0192 = 0b0010111110, <span class="comment">// Sampling time of 192 TADCORE clock periods</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    ADCORE_SAMC_0193 = 0b0010111111, <span class="comment">// Sampling time of 193 TADCORE clock periods</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    ADCORE_SAMC_0194 = 0b0011000000, <span class="comment">// Sampling time of 194 TADCORE clock periods</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    ADCORE_SAMC_0195 = 0b0011000001, <span class="comment">// Sampling time of 195 TADCORE clock periods</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    ADCORE_SAMC_0196 = 0b0011000010, <span class="comment">// Sampling time of 196 TADCORE clock periods</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    ADCORE_SAMC_0197 = 0b0011000011, <span class="comment">// Sampling time of 197 TADCORE clock periods</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    ADCORE_SAMC_0198 = 0b0011000100, <span class="comment">// Sampling time of 198 TADCORE clock periods</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    ADCORE_SAMC_0199 = 0b0011000101, <span class="comment">// Sampling time of 199 TADCORE clock periods</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    ADCORE_SAMC_0200 = 0b0011000110, <span class="comment">// Sampling time of 200 TADCORE clock periods</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    ADCORE_SAMC_0201 = 0b0011000111, <span class="comment">// Sampling time of 201 TADCORE clock periods</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    ADCORE_SAMC_0202 = 0b0011001000, <span class="comment">// Sampling time of 202 TADCORE clock periods</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    ADCORE_SAMC_0203 = 0b0011001001, <span class="comment">// Sampling time of 203 TADCORE clock periods</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    ADCORE_SAMC_0204 = 0b0011001010, <span class="comment">// Sampling time of 204 TADCORE clock periods</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    ADCORE_SAMC_0205 = 0b0011001011, <span class="comment">// Sampling time of 205 TADCORE clock periods</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    ADCORE_SAMC_0206 = 0b0011001100, <span class="comment">// Sampling time of 206 TADCORE clock periods</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    ADCORE_SAMC_0207 = 0b0011001101, <span class="comment">// Sampling time of 207 TADCORE clock periods</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    ADCORE_SAMC_0208 = 0b0011001110, <span class="comment">// Sampling time of 208 TADCORE clock periods</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    ADCORE_SAMC_0209 = 0b0011001111, <span class="comment">// Sampling time of 209 TADCORE clock periods</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    ADCORE_SAMC_0210 = 0b0011010000, <span class="comment">// Sampling time of 210 TADCORE clock periods</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    ADCORE_SAMC_0211 = 0b0011010001, <span class="comment">// Sampling time of 211 TADCORE clock periods</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    ADCORE_SAMC_0212 = 0b0011010010, <span class="comment">// Sampling time of 212 TADCORE clock periods</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    ADCORE_SAMC_0213 = 0b0011010011, <span class="comment">// Sampling time of 213 TADCORE clock periods</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    ADCORE_SAMC_0214 = 0b0011010100, <span class="comment">// Sampling time of 214 TADCORE clock periods</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    ADCORE_SAMC_0215 = 0b0011010101, <span class="comment">// Sampling time of 215 TADCORE clock periods</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    ADCORE_SAMC_0216 = 0b0011010110, <span class="comment">// Sampling time of 216 TADCORE clock periods</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    ADCORE_SAMC_0217 = 0b0011010111, <span class="comment">// Sampling time of 217 TADCORE clock periods</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    ADCORE_SAMC_0218 = 0b0011011000, <span class="comment">// Sampling time of 218 TADCORE clock periods</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    ADCORE_SAMC_0219 = 0b0011011001, <span class="comment">// Sampling time of 219 TADCORE clock periods</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    ADCORE_SAMC_0220 = 0b0011011010, <span class="comment">// Sampling time of 220 TADCORE clock periods</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    ADCORE_SAMC_0221 = 0b0011011011, <span class="comment">// Sampling time of 221 TADCORE clock periods</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    ADCORE_SAMC_0222 = 0b0011011100, <span class="comment">// Sampling time of 222 TADCORE clock periods</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    ADCORE_SAMC_0223 = 0b0011011101, <span class="comment">// Sampling time of 223 TADCORE clock periods</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    ADCORE_SAMC_0224 = 0b0011011110, <span class="comment">// Sampling time of 224 TADCORE clock periods</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    ADCORE_SAMC_0225 = 0b0011011111, <span class="comment">// Sampling time of 225 TADCORE clock periods</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    ADCORE_SAMC_0226 = 0b0011100000, <span class="comment">// Sampling time of 226 TADCORE clock periods</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    ADCORE_SAMC_0227 = 0b0011100001, <span class="comment">// Sampling time of 227 TADCORE clock periods</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    ADCORE_SAMC_0228 = 0b0011100010, <span class="comment">// Sampling time of 228 TADCORE clock periods</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    ADCORE_SAMC_0229 = 0b0011100011, <span class="comment">// Sampling time of 229 TADCORE clock periods</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    ADCORE_SAMC_0230 = 0b0011100100, <span class="comment">// Sampling time of 230 TADCORE clock periods</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;    ADCORE_SAMC_0231 = 0b0011100101, <span class="comment">// Sampling time of 231 TADCORE clock periods</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;    ADCORE_SAMC_0232 = 0b0011100110, <span class="comment">// Sampling time of 232 TADCORE clock periods</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    ADCORE_SAMC_0233 = 0b0011100111, <span class="comment">// Sampling time of 233 TADCORE clock periods</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    ADCORE_SAMC_0234 = 0b0011101000, <span class="comment">// Sampling time of 234 TADCORE clock periods</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    ADCORE_SAMC_0235 = 0b0011101001, <span class="comment">// Sampling time of 235 TADCORE clock periods</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    ADCORE_SAMC_0236 = 0b0011101010, <span class="comment">// Sampling time of 236 TADCORE clock periods</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    ADCORE_SAMC_0237 = 0b0011101011, <span class="comment">// Sampling time of 237 TADCORE clock periods</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    ADCORE_SAMC_0238 = 0b0011101100, <span class="comment">// Sampling time of 238 TADCORE clock periods</span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    ADCORE_SAMC_0239 = 0b0011101101, <span class="comment">// Sampling time of 239 TADCORE clock periods</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    ADCORE_SAMC_0240 = 0b0011101110, <span class="comment">// Sampling time of 240 TADCORE clock periods</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    ADCORE_SAMC_0241 = 0b0011101111, <span class="comment">// Sampling time of 241 TADCORE clock periods</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    ADCORE_SAMC_0242 = 0b0011110000, <span class="comment">// Sampling time of 242 TADCORE clock periods</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    ADCORE_SAMC_0243 = 0b0011110001, <span class="comment">// Sampling time of 243 TADCORE clock periods</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    ADCORE_SAMC_0244 = 0b0011110010, <span class="comment">// Sampling time of 244 TADCORE clock periods</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    ADCORE_SAMC_0245 = 0b0011110011, <span class="comment">// Sampling time of 245 TADCORE clock periods</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    ADCORE_SAMC_0246 = 0b0011110100, <span class="comment">// Sampling time of 246 TADCORE clock periods</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    ADCORE_SAMC_0247 = 0b0011110101, <span class="comment">// Sampling time of 247 TADCORE clock periods</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    ADCORE_SAMC_0248 = 0b0011110110, <span class="comment">// Sampling time of 248 TADCORE clock periods</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    ADCORE_SAMC_0249 = 0b0011110111, <span class="comment">// Sampling time of 249 TADCORE clock periods</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    ADCORE_SAMC_0250 = 0b0011111000, <span class="comment">// Sampling time of 250 TADCORE clock periods</span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    ADCORE_SAMC_0251 = 0b0011111001, <span class="comment">// Sampling time of 251 TADCORE clock periods</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    ADCORE_SAMC_0252 = 0b0011111010, <span class="comment">// Sampling time of 252 TADCORE clock periods</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    ADCORE_SAMC_0253 = 0b0011111011, <span class="comment">// Sampling time of 253 TADCORE clock periods</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    ADCORE_SAMC_0254 = 0b0011111100, <span class="comment">// Sampling time of 254 TADCORE clock periods</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    ADCORE_SAMC_0255 = 0b0011111101, <span class="comment">// Sampling time of 255 TADCORE clock periods</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    ADCORE_SAMC_0256 = 0b0011111110, <span class="comment">// Sampling time of 256 TADCORE clock periods</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    ADCORE_SAMC_0257 = 0b0011111111, <span class="comment">// Sampling time of 257 TADCORE clock periods</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    ADCORE_SAMC_0258 = 0b0100000000, <span class="comment">// Sampling time of 258 TADCORE clock periods</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    ADCORE_SAMC_0259 = 0b0100000001, <span class="comment">// Sampling time of 259 TADCORE clock periods</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    ADCORE_SAMC_0260 = 0b0100000010, <span class="comment">// Sampling time of 260 TADCORE clock periods</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;    ADCORE_SAMC_0261 = 0b0100000011, <span class="comment">// Sampling time of 261 TADCORE clock periods</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    ADCORE_SAMC_0262 = 0b0100000100, <span class="comment">// Sampling time of 262 TADCORE clock periods</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    ADCORE_SAMC_0263 = 0b0100000101, <span class="comment">// Sampling time of 263 TADCORE clock periods</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    ADCORE_SAMC_0264 = 0b0100000110, <span class="comment">// Sampling time of 264 TADCORE clock periods</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    ADCORE_SAMC_0265 = 0b0100000111, <span class="comment">// Sampling time of 265 TADCORE clock periods</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    ADCORE_SAMC_0266 = 0b0100001000, <span class="comment">// Sampling time of 266 TADCORE clock periods</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    ADCORE_SAMC_0267 = 0b0100001001, <span class="comment">// Sampling time of 267 TADCORE clock periods</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    ADCORE_SAMC_0268 = 0b0100001010, <span class="comment">// Sampling time of 268 TADCORE clock periods</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    ADCORE_SAMC_0269 = 0b0100001011, <span class="comment">// Sampling time of 269 TADCORE clock periods</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    ADCORE_SAMC_0270 = 0b0100001100, <span class="comment">// Sampling time of 270 TADCORE clock periods</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    ADCORE_SAMC_0271 = 0b0100001101, <span class="comment">// Sampling time of 271 TADCORE clock periods</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    ADCORE_SAMC_0272 = 0b0100001110, <span class="comment">// Sampling time of 272 TADCORE clock periods</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    ADCORE_SAMC_0273 = 0b0100001111, <span class="comment">// Sampling time of 273 TADCORE clock periods</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    ADCORE_SAMC_0274 = 0b0100010000, <span class="comment">// Sampling time of 274 TADCORE clock periods</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    ADCORE_SAMC_0275 = 0b0100010001, <span class="comment">// Sampling time of 275 TADCORE clock periods</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    ADCORE_SAMC_0276 = 0b0100010010, <span class="comment">// Sampling time of 276 TADCORE clock periods</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    ADCORE_SAMC_0277 = 0b0100010011, <span class="comment">// Sampling time of 277 TADCORE clock periods</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    ADCORE_SAMC_0278 = 0b0100010100, <span class="comment">// Sampling time of 278 TADCORE clock periods</span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    ADCORE_SAMC_0279 = 0b0100010101, <span class="comment">// Sampling time of 279 TADCORE clock periods</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    ADCORE_SAMC_0280 = 0b0100010110, <span class="comment">// Sampling time of 280 TADCORE clock periods</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    ADCORE_SAMC_0281 = 0b0100010111, <span class="comment">// Sampling time of 281 TADCORE clock periods</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    ADCORE_SAMC_0282 = 0b0100011000, <span class="comment">// Sampling time of 282 TADCORE clock periods</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    ADCORE_SAMC_0283 = 0b0100011001, <span class="comment">// Sampling time of 283 TADCORE clock periods</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    ADCORE_SAMC_0284 = 0b0100011010, <span class="comment">// Sampling time of 284 TADCORE clock periods</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    ADCORE_SAMC_0285 = 0b0100011011, <span class="comment">// Sampling time of 285 TADCORE clock periods</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    ADCORE_SAMC_0286 = 0b0100011100, <span class="comment">// Sampling time of 286 TADCORE clock periods</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    ADCORE_SAMC_0287 = 0b0100011101, <span class="comment">// Sampling time of 287 TADCORE clock periods</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    ADCORE_SAMC_0288 = 0b0100011110, <span class="comment">// Sampling time of 288 TADCORE clock periods</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    ADCORE_SAMC_0289 = 0b0100011111, <span class="comment">// Sampling time of 289 TADCORE clock periods</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    ADCORE_SAMC_0290 = 0b0100100000, <span class="comment">// Sampling time of 290 TADCORE clock periods</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    ADCORE_SAMC_0291 = 0b0100100001, <span class="comment">// Sampling time of 291 TADCORE clock periods</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    ADCORE_SAMC_0292 = 0b0100100010, <span class="comment">// Sampling time of 292 TADCORE clock periods</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    ADCORE_SAMC_0293 = 0b0100100011, <span class="comment">// Sampling time of 293 TADCORE clock periods</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    ADCORE_SAMC_0294 = 0b0100100100, <span class="comment">// Sampling time of 294 TADCORE clock periods</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    ADCORE_SAMC_0295 = 0b0100100101, <span class="comment">// Sampling time of 295 TADCORE clock periods</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    ADCORE_SAMC_0296 = 0b0100100110, <span class="comment">// Sampling time of 296 TADCORE clock periods</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    ADCORE_SAMC_0297 = 0b0100100111, <span class="comment">// Sampling time of 297 TADCORE clock periods</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    ADCORE_SAMC_0298 = 0b0100101000, <span class="comment">// Sampling time of 298 TADCORE clock periods</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    ADCORE_SAMC_0299 = 0b0100101001, <span class="comment">// Sampling time of 299 TADCORE clock periods</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    ADCORE_SAMC_0300 = 0b0100101010, <span class="comment">// Sampling time of 300 TADCORE clock periods</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    ADCORE_SAMC_0301 = 0b0100101011, <span class="comment">// Sampling time of 301 TADCORE clock periods</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    ADCORE_SAMC_0302 = 0b0100101100, <span class="comment">// Sampling time of 302 TADCORE clock periods</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    ADCORE_SAMC_0303 = 0b0100101101, <span class="comment">// Sampling time of 303 TADCORE clock periods</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    ADCORE_SAMC_0304 = 0b0100101110, <span class="comment">// Sampling time of 304 TADCORE clock periods</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    ADCORE_SAMC_0305 = 0b0100101111, <span class="comment">// Sampling time of 305 TADCORE clock periods</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    ADCORE_SAMC_0306 = 0b0100110000, <span class="comment">// Sampling time of 306 TADCORE clock periods</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    ADCORE_SAMC_0307 = 0b0100110001, <span class="comment">// Sampling time of 307 TADCORE clock periods</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    ADCORE_SAMC_0308 = 0b0100110010, <span class="comment">// Sampling time of 308 TADCORE clock periods</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    ADCORE_SAMC_0309 = 0b0100110011, <span class="comment">// Sampling time of 309 TADCORE clock periods</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    ADCORE_SAMC_0310 = 0b0100110100, <span class="comment">// Sampling time of 310 TADCORE clock periods</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    ADCORE_SAMC_0311 = 0b0100110101, <span class="comment">// Sampling time of 311 TADCORE clock periods</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    ADCORE_SAMC_0312 = 0b0100110110, <span class="comment">// Sampling time of 312 TADCORE clock periods</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    ADCORE_SAMC_0313 = 0b0100110111, <span class="comment">// Sampling time of 313 TADCORE clock periods</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    ADCORE_SAMC_0314 = 0b0100111000, <span class="comment">// Sampling time of 314 TADCORE clock periods</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    ADCORE_SAMC_0315 = 0b0100111001, <span class="comment">// Sampling time of 315 TADCORE clock periods</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    ADCORE_SAMC_0316 = 0b0100111010, <span class="comment">// Sampling time of 316 TADCORE clock periods</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    ADCORE_SAMC_0317 = 0b0100111011, <span class="comment">// Sampling time of 317 TADCORE clock periods</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    ADCORE_SAMC_0318 = 0b0100111100, <span class="comment">// Sampling time of 318 TADCORE clock periods</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    ADCORE_SAMC_0319 = 0b0100111101, <span class="comment">// Sampling time of 319 TADCORE clock periods</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    ADCORE_SAMC_0320 = 0b0100111110, <span class="comment">// Sampling time of 320 TADCORE clock periods</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;    ADCORE_SAMC_0321 = 0b0100111111, <span class="comment">// Sampling time of 321 TADCORE clock periods</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    ADCORE_SAMC_0322 = 0b0101000000, <span class="comment">// Sampling time of 322 TADCORE clock periods</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    ADCORE_SAMC_0323 = 0b0101000001, <span class="comment">// Sampling time of 323 TADCORE clock periods</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    ADCORE_SAMC_0324 = 0b0101000010, <span class="comment">// Sampling time of 324 TADCORE clock periods</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    ADCORE_SAMC_0325 = 0b0101000011, <span class="comment">// Sampling time of 325 TADCORE clock periods</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    ADCORE_SAMC_0326 = 0b0101000100, <span class="comment">// Sampling time of 326 TADCORE clock periods</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    ADCORE_SAMC_0327 = 0b0101000101, <span class="comment">// Sampling time of 327 TADCORE clock periods</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    ADCORE_SAMC_0328 = 0b0101000110, <span class="comment">// Sampling time of 328 TADCORE clock periods</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    ADCORE_SAMC_0329 = 0b0101000111, <span class="comment">// Sampling time of 329 TADCORE clock periods</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    ADCORE_SAMC_0330 = 0b0101001000, <span class="comment">// Sampling time of 330 TADCORE clock periods</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    ADCORE_SAMC_0331 = 0b0101001001, <span class="comment">// Sampling time of 331 TADCORE clock periods</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    ADCORE_SAMC_0332 = 0b0101001010, <span class="comment">// Sampling time of 332 TADCORE clock periods</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    ADCORE_SAMC_0333 = 0b0101001011, <span class="comment">// Sampling time of 333 TADCORE clock periods</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    ADCORE_SAMC_0334 = 0b0101001100, <span class="comment">// Sampling time of 334 TADCORE clock periods</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    ADCORE_SAMC_0335 = 0b0101001101, <span class="comment">// Sampling time of 335 TADCORE clock periods</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    ADCORE_SAMC_0336 = 0b0101001110, <span class="comment">// Sampling time of 336 TADCORE clock periods</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    ADCORE_SAMC_0337 = 0b0101001111, <span class="comment">// Sampling time of 337 TADCORE clock periods</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    ADCORE_SAMC_0338 = 0b0101010000, <span class="comment">// Sampling time of 338 TADCORE clock periods</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    ADCORE_SAMC_0339 = 0b0101010001, <span class="comment">// Sampling time of 339 TADCORE clock periods</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    ADCORE_SAMC_0340 = 0b0101010010, <span class="comment">// Sampling time of 340 TADCORE clock periods</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    ADCORE_SAMC_0341 = 0b0101010011, <span class="comment">// Sampling time of 341 TADCORE clock periods</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;    ADCORE_SAMC_0342 = 0b0101010100, <span class="comment">// Sampling time of 342 TADCORE clock periods</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    ADCORE_SAMC_0343 = 0b0101010101, <span class="comment">// Sampling time of 343 TADCORE clock periods</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    ADCORE_SAMC_0344 = 0b0101010110, <span class="comment">// Sampling time of 344 TADCORE clock periods</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    ADCORE_SAMC_0345 = 0b0101010111, <span class="comment">// Sampling time of 345 TADCORE clock periods</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    ADCORE_SAMC_0346 = 0b0101011000, <span class="comment">// Sampling time of 346 TADCORE clock periods</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    ADCORE_SAMC_0347 = 0b0101011001, <span class="comment">// Sampling time of 347 TADCORE clock periods</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    ADCORE_SAMC_0348 = 0b0101011010, <span class="comment">// Sampling time of 348 TADCORE clock periods</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    ADCORE_SAMC_0349 = 0b0101011011, <span class="comment">// Sampling time of 349 TADCORE clock periods</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    ADCORE_SAMC_0350 = 0b0101011100, <span class="comment">// Sampling time of 350 TADCORE clock periods</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    ADCORE_SAMC_0351 = 0b0101011101, <span class="comment">// Sampling time of 351 TADCORE clock periods</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    ADCORE_SAMC_0352 = 0b0101011110, <span class="comment">// Sampling time of 352 TADCORE clock periods</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    ADCORE_SAMC_0353 = 0b0101011111, <span class="comment">// Sampling time of 353 TADCORE clock periods</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    ADCORE_SAMC_0354 = 0b0101100000, <span class="comment">// Sampling time of 354 TADCORE clock periods</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    ADCORE_SAMC_0355 = 0b0101100001, <span class="comment">// Sampling time of 355 TADCORE clock periods</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    ADCORE_SAMC_0356 = 0b0101100010, <span class="comment">// Sampling time of 356 TADCORE clock periods</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    ADCORE_SAMC_0357 = 0b0101100011, <span class="comment">// Sampling time of 357 TADCORE clock periods</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    ADCORE_SAMC_0358 = 0b0101100100, <span class="comment">// Sampling time of 358 TADCORE clock periods</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    ADCORE_SAMC_0359 = 0b0101100101, <span class="comment">// Sampling time of 359 TADCORE clock periods</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    ADCORE_SAMC_0360 = 0b0101100110, <span class="comment">// Sampling time of 360 TADCORE clock periods</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    ADCORE_SAMC_0361 = 0b0101100111, <span class="comment">// Sampling time of 361 TADCORE clock periods</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    ADCORE_SAMC_0362 = 0b0101101000, <span class="comment">// Sampling time of 362 TADCORE clock periods</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    ADCORE_SAMC_0363 = 0b0101101001, <span class="comment">// Sampling time of 363 TADCORE clock periods</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    ADCORE_SAMC_0364 = 0b0101101010, <span class="comment">// Sampling time of 364 TADCORE clock periods</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    ADCORE_SAMC_0365 = 0b0101101011, <span class="comment">// Sampling time of 365 TADCORE clock periods</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    ADCORE_SAMC_0366 = 0b0101101100, <span class="comment">// Sampling time of 366 TADCORE clock periods</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    ADCORE_SAMC_0367 = 0b0101101101, <span class="comment">// Sampling time of 367 TADCORE clock periods</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    ADCORE_SAMC_0368 = 0b0101101110, <span class="comment">// Sampling time of 368 TADCORE clock periods</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    ADCORE_SAMC_0369 = 0b0101101111, <span class="comment">// Sampling time of 369 TADCORE clock periods</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    ADCORE_SAMC_0370 = 0b0101110000, <span class="comment">// Sampling time of 370 TADCORE clock periods</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    ADCORE_SAMC_0371 = 0b0101110001, <span class="comment">// Sampling time of 371 TADCORE clock periods</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    ADCORE_SAMC_0372 = 0b0101110010, <span class="comment">// Sampling time of 372 TADCORE clock periods</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    ADCORE_SAMC_0373 = 0b0101110011, <span class="comment">// Sampling time of 373 TADCORE clock periods</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    ADCORE_SAMC_0374 = 0b0101110100, <span class="comment">// Sampling time of 374 TADCORE clock periods</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    ADCORE_SAMC_0375 = 0b0101110101, <span class="comment">// Sampling time of 375 TADCORE clock periods</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    ADCORE_SAMC_0376 = 0b0101110110, <span class="comment">// Sampling time of 376 TADCORE clock periods</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    ADCORE_SAMC_0377 = 0b0101110111, <span class="comment">// Sampling time of 377 TADCORE clock periods</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    ADCORE_SAMC_0378 = 0b0101111000, <span class="comment">// Sampling time of 378 TADCORE clock periods</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    ADCORE_SAMC_0379 = 0b0101111001, <span class="comment">// Sampling time of 379 TADCORE clock periods</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    ADCORE_SAMC_0380 = 0b0101111010, <span class="comment">// Sampling time of 380 TADCORE clock periods</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    ADCORE_SAMC_0381 = 0b0101111011, <span class="comment">// Sampling time of 381 TADCORE clock periods</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    ADCORE_SAMC_0382 = 0b0101111100, <span class="comment">// Sampling time of 382 TADCORE clock periods</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    ADCORE_SAMC_0383 = 0b0101111101, <span class="comment">// Sampling time of 383 TADCORE clock periods</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    ADCORE_SAMC_0384 = 0b0101111110, <span class="comment">// Sampling time of 384 TADCORE clock periods</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    ADCORE_SAMC_0385 = 0b0101111111, <span class="comment">// Sampling time of 385 TADCORE clock periods</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    ADCORE_SAMC_0386 = 0b0110000000, <span class="comment">// Sampling time of 386 TADCORE clock periods</span></div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    ADCORE_SAMC_0387 = 0b0110000001, <span class="comment">// Sampling time of 387 TADCORE clock periods</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    ADCORE_SAMC_0388 = 0b0110000010, <span class="comment">// Sampling time of 388 TADCORE clock periods</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    ADCORE_SAMC_0389 = 0b0110000011, <span class="comment">// Sampling time of 389 TADCORE clock periods</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    ADCORE_SAMC_0390 = 0b0110000100, <span class="comment">// Sampling time of 390 TADCORE clock periods</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    ADCORE_SAMC_0391 = 0b0110000101, <span class="comment">// Sampling time of 391 TADCORE clock periods</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    ADCORE_SAMC_0392 = 0b0110000110, <span class="comment">// Sampling time of 392 TADCORE clock periods</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    ADCORE_SAMC_0393 = 0b0110000111, <span class="comment">// Sampling time of 393 TADCORE clock periods</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    ADCORE_SAMC_0394 = 0b0110001000, <span class="comment">// Sampling time of 394 TADCORE clock periods</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    ADCORE_SAMC_0395 = 0b0110001001, <span class="comment">// Sampling time of 395 TADCORE clock periods</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    ADCORE_SAMC_0396 = 0b0110001010, <span class="comment">// Sampling time of 396 TADCORE clock periods</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    ADCORE_SAMC_0397 = 0b0110001011, <span class="comment">// Sampling time of 397 TADCORE clock periods</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    ADCORE_SAMC_0398 = 0b0110001100, <span class="comment">// Sampling time of 398 TADCORE clock periods</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    ADCORE_SAMC_0399 = 0b0110001101, <span class="comment">// Sampling time of 399 TADCORE clock periods</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    ADCORE_SAMC_0400 = 0b0110001110, <span class="comment">// Sampling time of 400 TADCORE clock periods</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    ADCORE_SAMC_0401 = 0b0110001111, <span class="comment">// Sampling time of 401 TADCORE clock periods</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    ADCORE_SAMC_0402 = 0b0110010000, <span class="comment">// Sampling time of 402 TADCORE clock periods</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    ADCORE_SAMC_0403 = 0b0110010001, <span class="comment">// Sampling time of 403 TADCORE clock periods</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    ADCORE_SAMC_0404 = 0b0110010010, <span class="comment">// Sampling time of 404 TADCORE clock periods</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    ADCORE_SAMC_0405 = 0b0110010011, <span class="comment">// Sampling time of 405 TADCORE clock periods</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    ADCORE_SAMC_0406 = 0b0110010100, <span class="comment">// Sampling time of 406 TADCORE clock periods</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    ADCORE_SAMC_0407 = 0b0110010101, <span class="comment">// Sampling time of 407 TADCORE clock periods</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    ADCORE_SAMC_0408 = 0b0110010110, <span class="comment">// Sampling time of 408 TADCORE clock periods</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    ADCORE_SAMC_0409 = 0b0110010111, <span class="comment">// Sampling time of 409 TADCORE clock periods</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    ADCORE_SAMC_0410 = 0b0110011000, <span class="comment">// Sampling time of 410 TADCORE clock periods</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    ADCORE_SAMC_0411 = 0b0110011001, <span class="comment">// Sampling time of 411 TADCORE clock periods</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    ADCORE_SAMC_0412 = 0b0110011010, <span class="comment">// Sampling time of 412 TADCORE clock periods</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    ADCORE_SAMC_0413 = 0b0110011011, <span class="comment">// Sampling time of 413 TADCORE clock periods</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    ADCORE_SAMC_0414 = 0b0110011100, <span class="comment">// Sampling time of 414 TADCORE clock periods</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    ADCORE_SAMC_0415 = 0b0110011101, <span class="comment">// Sampling time of 415 TADCORE clock periods</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    ADCORE_SAMC_0416 = 0b0110011110, <span class="comment">// Sampling time of 416 TADCORE clock periods</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    ADCORE_SAMC_0417 = 0b0110011111, <span class="comment">// Sampling time of 417 TADCORE clock periods</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    ADCORE_SAMC_0418 = 0b0110100000, <span class="comment">// Sampling time of 418 TADCORE clock periods</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    ADCORE_SAMC_0419 = 0b0110100001, <span class="comment">// Sampling time of 419 TADCORE clock periods</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    ADCORE_SAMC_0420 = 0b0110100010, <span class="comment">// Sampling time of 420 TADCORE clock periods</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    ADCORE_SAMC_0421 = 0b0110100011, <span class="comment">// Sampling time of 421 TADCORE clock periods</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    ADCORE_SAMC_0422 = 0b0110100100, <span class="comment">// Sampling time of 422 TADCORE clock periods</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    ADCORE_SAMC_0423 = 0b0110100101, <span class="comment">// Sampling time of 423 TADCORE clock periods</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    ADCORE_SAMC_0424 = 0b0110100110, <span class="comment">// Sampling time of 424 TADCORE clock periods</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    ADCORE_SAMC_0425 = 0b0110100111, <span class="comment">// Sampling time of 425 TADCORE clock periods</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    ADCORE_SAMC_0426 = 0b0110101000, <span class="comment">// Sampling time of 426 TADCORE clock periods</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    ADCORE_SAMC_0427 = 0b0110101001, <span class="comment">// Sampling time of 427 TADCORE clock periods</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;    ADCORE_SAMC_0428 = 0b0110101010, <span class="comment">// Sampling time of 428 TADCORE clock periods</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    ADCORE_SAMC_0429 = 0b0110101011, <span class="comment">// Sampling time of 429 TADCORE clock periods</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    ADCORE_SAMC_0430 = 0b0110101100, <span class="comment">// Sampling time of 430 TADCORE clock periods</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    ADCORE_SAMC_0431 = 0b0110101101, <span class="comment">// Sampling time of 431 TADCORE clock periods</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    ADCORE_SAMC_0432 = 0b0110101110, <span class="comment">// Sampling time of 432 TADCORE clock periods</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    ADCORE_SAMC_0433 = 0b0110101111, <span class="comment">// Sampling time of 433 TADCORE clock periods</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    ADCORE_SAMC_0434 = 0b0110110000, <span class="comment">// Sampling time of 434 TADCORE clock periods</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;    ADCORE_SAMC_0435 = 0b0110110001, <span class="comment">// Sampling time of 435 TADCORE clock periods</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    ADCORE_SAMC_0436 = 0b0110110010, <span class="comment">// Sampling time of 436 TADCORE clock periods</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    ADCORE_SAMC_0437 = 0b0110110011, <span class="comment">// Sampling time of 437 TADCORE clock periods</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    ADCORE_SAMC_0438 = 0b0110110100, <span class="comment">// Sampling time of 438 TADCORE clock periods</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    ADCORE_SAMC_0439 = 0b0110110101, <span class="comment">// Sampling time of 439 TADCORE clock periods</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    ADCORE_SAMC_0440 = 0b0110110110, <span class="comment">// Sampling time of 440 TADCORE clock periods</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    ADCORE_SAMC_0441 = 0b0110110111, <span class="comment">// Sampling time of 441 TADCORE clock periods</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    ADCORE_SAMC_0442 = 0b0110111000, <span class="comment">// Sampling time of 442 TADCORE clock periods</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    ADCORE_SAMC_0443 = 0b0110111001, <span class="comment">// Sampling time of 443 TADCORE clock periods</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    ADCORE_SAMC_0444 = 0b0110111010, <span class="comment">// Sampling time of 444 TADCORE clock periods</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    ADCORE_SAMC_0445 = 0b0110111011, <span class="comment">// Sampling time of 445 TADCORE clock periods</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    ADCORE_SAMC_0446 = 0b0110111100, <span class="comment">// Sampling time of 446 TADCORE clock periods</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    ADCORE_SAMC_0447 = 0b0110111101, <span class="comment">// Sampling time of 447 TADCORE clock periods</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    ADCORE_SAMC_0448 = 0b0110111110, <span class="comment">// Sampling time of 448 TADCORE clock periods</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    ADCORE_SAMC_0449 = 0b0110111111, <span class="comment">// Sampling time of 449 TADCORE clock periods</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    ADCORE_SAMC_0450 = 0b0111000000, <span class="comment">// Sampling time of 450 TADCORE clock periods</span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    ADCORE_SAMC_0451 = 0b0111000001, <span class="comment">// Sampling time of 451 TADCORE clock periods</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    ADCORE_SAMC_0452 = 0b0111000010, <span class="comment">// Sampling time of 452 TADCORE clock periods</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;    ADCORE_SAMC_0453 = 0b0111000011, <span class="comment">// Sampling time of 453 TADCORE clock periods</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    ADCORE_SAMC_0454 = 0b0111000100, <span class="comment">// Sampling time of 454 TADCORE clock periods</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    ADCORE_SAMC_0455 = 0b0111000101, <span class="comment">// Sampling time of 455 TADCORE clock periods</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    ADCORE_SAMC_0456 = 0b0111000110, <span class="comment">// Sampling time of 456 TADCORE clock periods</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;    ADCORE_SAMC_0457 = 0b0111000111, <span class="comment">// Sampling time of 457 TADCORE clock periods</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    ADCORE_SAMC_0458 = 0b0111001000, <span class="comment">// Sampling time of 458 TADCORE clock periods</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    ADCORE_SAMC_0459 = 0b0111001001, <span class="comment">// Sampling time of 459 TADCORE clock periods</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    ADCORE_SAMC_0460 = 0b0111001010, <span class="comment">// Sampling time of 460 TADCORE clock periods</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    ADCORE_SAMC_0461 = 0b0111001011, <span class="comment">// Sampling time of 461 TADCORE clock periods</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    ADCORE_SAMC_0462 = 0b0111001100, <span class="comment">// Sampling time of 462 TADCORE clock periods</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    ADCORE_SAMC_0463 = 0b0111001101, <span class="comment">// Sampling time of 463 TADCORE clock periods</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;    ADCORE_SAMC_0464 = 0b0111001110, <span class="comment">// Sampling time of 464 TADCORE clock periods</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    ADCORE_SAMC_0465 = 0b0111001111, <span class="comment">// Sampling time of 465 TADCORE clock periods</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    ADCORE_SAMC_0466 = 0b0111010000, <span class="comment">// Sampling time of 466 TADCORE clock periods</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    ADCORE_SAMC_0467 = 0b0111010001, <span class="comment">// Sampling time of 467 TADCORE clock periods</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    ADCORE_SAMC_0468 = 0b0111010010, <span class="comment">// Sampling time of 468 TADCORE clock periods</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    ADCORE_SAMC_0469 = 0b0111010011, <span class="comment">// Sampling time of 469 TADCORE clock periods</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    ADCORE_SAMC_0470 = 0b0111010100, <span class="comment">// Sampling time of 470 TADCORE clock periods</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    ADCORE_SAMC_0471 = 0b0111010101, <span class="comment">// Sampling time of 471 TADCORE clock periods</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    ADCORE_SAMC_0472 = 0b0111010110, <span class="comment">// Sampling time of 472 TADCORE clock periods</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    ADCORE_SAMC_0473 = 0b0111010111, <span class="comment">// Sampling time of 473 TADCORE clock periods</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    ADCORE_SAMC_0474 = 0b0111011000, <span class="comment">// Sampling time of 474 TADCORE clock periods</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    ADCORE_SAMC_0475 = 0b0111011001, <span class="comment">// Sampling time of 475 TADCORE clock periods</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    ADCORE_SAMC_0476 = 0b0111011010, <span class="comment">// Sampling time of 476 TADCORE clock periods</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    ADCORE_SAMC_0477 = 0b0111011011, <span class="comment">// Sampling time of 477 TADCORE clock periods</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    ADCORE_SAMC_0478 = 0b0111011100, <span class="comment">// Sampling time of 478 TADCORE clock periods</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    ADCORE_SAMC_0479 = 0b0111011101, <span class="comment">// Sampling time of 479 TADCORE clock periods</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    ADCORE_SAMC_0480 = 0b0111011110, <span class="comment">// Sampling time of 480 TADCORE clock periods</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    ADCORE_SAMC_0481 = 0b0111011111, <span class="comment">// Sampling time of 481 TADCORE clock periods</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    ADCORE_SAMC_0482 = 0b0111100000, <span class="comment">// Sampling time of 482 TADCORE clock periods</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    ADCORE_SAMC_0483 = 0b0111100001, <span class="comment">// Sampling time of 483 TADCORE clock periods</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    ADCORE_SAMC_0484 = 0b0111100010, <span class="comment">// Sampling time of 484 TADCORE clock periods</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    ADCORE_SAMC_0485 = 0b0111100011, <span class="comment">// Sampling time of 485 TADCORE clock periods</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    ADCORE_SAMC_0486 = 0b0111100100, <span class="comment">// Sampling time of 486 TADCORE clock periods</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    ADCORE_SAMC_0487 = 0b0111100101, <span class="comment">// Sampling time of 487 TADCORE clock periods</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    ADCORE_SAMC_0488 = 0b0111100110, <span class="comment">// Sampling time of 488 TADCORE clock periods</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;    ADCORE_SAMC_0489 = 0b0111100111, <span class="comment">// Sampling time of 489 TADCORE clock periods</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    ADCORE_SAMC_0490 = 0b0111101000, <span class="comment">// Sampling time of 490 TADCORE clock periods</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    ADCORE_SAMC_0491 = 0b0111101001, <span class="comment">// Sampling time of 491 TADCORE clock periods</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    ADCORE_SAMC_0492 = 0b0111101010, <span class="comment">// Sampling time of 492 TADCORE clock periods</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    ADCORE_SAMC_0493 = 0b0111101011, <span class="comment">// Sampling time of 493 TADCORE clock periods</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    ADCORE_SAMC_0494 = 0b0111101100, <span class="comment">// Sampling time of 494 TADCORE clock periods</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    ADCORE_SAMC_0495 = 0b0111101101, <span class="comment">// Sampling time of 495 TADCORE clock periods</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    ADCORE_SAMC_0496 = 0b0111101110, <span class="comment">// Sampling time of 496 TADCORE clock periods</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    ADCORE_SAMC_0497 = 0b0111101111, <span class="comment">// Sampling time of 497 TADCORE clock periods</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    ADCORE_SAMC_0498 = 0b0111110000, <span class="comment">// Sampling time of 498 TADCORE clock periods</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    ADCORE_SAMC_0499 = 0b0111110001, <span class="comment">// Sampling time of 499 TADCORE clock periods</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    ADCORE_SAMC_0500 = 0b0111110010, <span class="comment">// Sampling time of 500 TADCORE clock periods</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    ADCORE_SAMC_0501 = 0b0111110011, <span class="comment">// Sampling time of 501 TADCORE clock periods</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;    ADCORE_SAMC_0502 = 0b0111110100, <span class="comment">// Sampling time of 502 TADCORE clock periods</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    ADCORE_SAMC_0503 = 0b0111110101, <span class="comment">// Sampling time of 503 TADCORE clock periods</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    ADCORE_SAMC_0504 = 0b0111110110, <span class="comment">// Sampling time of 504 TADCORE clock periods</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    ADCORE_SAMC_0505 = 0b0111110111, <span class="comment">// Sampling time of 505 TADCORE clock periods</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    ADCORE_SAMC_0506 = 0b0111111000, <span class="comment">// Sampling time of 506 TADCORE clock periods</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;    ADCORE_SAMC_0507 = 0b0111111001, <span class="comment">// Sampling time of 507 TADCORE clock periods</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    ADCORE_SAMC_0508 = 0b0111111010, <span class="comment">// Sampling time of 508 TADCORE clock periods</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    ADCORE_SAMC_0509 = 0b0111111011, <span class="comment">// Sampling time of 509 TADCORE clock periods</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    ADCORE_SAMC_0510 = 0b0111111100, <span class="comment">// Sampling time of 510 TADCORE clock periods</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    ADCORE_SAMC_0511 = 0b0111111101, <span class="comment">// Sampling time of 511 TADCORE clock periods</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    ADCORE_SAMC_0512 = 0b0111111110, <span class="comment">// Sampling time of 512 TADCORE clock periods</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    ADCORE_SAMC_0513 = 0b0111111111, <span class="comment">// Sampling time of 513 TADCORE clock periods</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    ADCORE_SAMC_0514 = 0b1000000000, <span class="comment">// Sampling time of 514 TADCORE clock periods</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    ADCORE_SAMC_0515 = 0b1000000001, <span class="comment">// Sampling time of 515 TADCORE clock periods</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    ADCORE_SAMC_0516 = 0b1000000010, <span class="comment">// Sampling time of 516 TADCORE clock periods</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;    ADCORE_SAMC_0517 = 0b1000000011, <span class="comment">// Sampling time of 517 TADCORE clock periods</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    ADCORE_SAMC_0518 = 0b1000000100, <span class="comment">// Sampling time of 518 TADCORE clock periods</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    ADCORE_SAMC_0519 = 0b1000000101, <span class="comment">// Sampling time of 519 TADCORE clock periods</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;    ADCORE_SAMC_0520 = 0b1000000110, <span class="comment">// Sampling time of 520 TADCORE clock periods</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;    ADCORE_SAMC_0521 = 0b1000000111, <span class="comment">// Sampling time of 521 TADCORE clock periods</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    ADCORE_SAMC_0522 = 0b1000001000, <span class="comment">// Sampling time of 522 TADCORE clock periods</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    ADCORE_SAMC_0523 = 0b1000001001, <span class="comment">// Sampling time of 523 TADCORE clock periods</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    ADCORE_SAMC_0524 = 0b1000001010, <span class="comment">// Sampling time of 524 TADCORE clock periods</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    ADCORE_SAMC_0525 = 0b1000001011, <span class="comment">// Sampling time of 525 TADCORE clock periods</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    ADCORE_SAMC_0526 = 0b1000001100, <span class="comment">// Sampling time of 526 TADCORE clock periods</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    ADCORE_SAMC_0527 = 0b1000001101, <span class="comment">// Sampling time of 527 TADCORE clock periods</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    ADCORE_SAMC_0528 = 0b1000001110, <span class="comment">// Sampling time of 528 TADCORE clock periods</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    ADCORE_SAMC_0529 = 0b1000001111, <span class="comment">// Sampling time of 529 TADCORE clock periods</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    ADCORE_SAMC_0530 = 0b1000010000, <span class="comment">// Sampling time of 530 TADCORE clock periods</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    ADCORE_SAMC_0531 = 0b1000010001, <span class="comment">// Sampling time of 531 TADCORE clock periods</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    ADCORE_SAMC_0532 = 0b1000010010, <span class="comment">// Sampling time of 532 TADCORE clock periods</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    ADCORE_SAMC_0533 = 0b1000010011, <span class="comment">// Sampling time of 533 TADCORE clock periods</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    ADCORE_SAMC_0534 = 0b1000010100, <span class="comment">// Sampling time of 534 TADCORE clock periods</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    ADCORE_SAMC_0535 = 0b1000010101, <span class="comment">// Sampling time of 535 TADCORE clock periods</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    ADCORE_SAMC_0536 = 0b1000010110, <span class="comment">// Sampling time of 536 TADCORE clock periods</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;    ADCORE_SAMC_0537 = 0b1000010111, <span class="comment">// Sampling time of 537 TADCORE clock periods</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;    ADCORE_SAMC_0538 = 0b1000011000, <span class="comment">// Sampling time of 538 TADCORE clock periods</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    ADCORE_SAMC_0539 = 0b1000011001, <span class="comment">// Sampling time of 539 TADCORE clock periods</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    ADCORE_SAMC_0540 = 0b1000011010, <span class="comment">// Sampling time of 540 TADCORE clock periods</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    ADCORE_SAMC_0541 = 0b1000011011, <span class="comment">// Sampling time of 541 TADCORE clock periods</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    ADCORE_SAMC_0542 = 0b1000011100, <span class="comment">// Sampling time of 542 TADCORE clock periods</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    ADCORE_SAMC_0543 = 0b1000011101, <span class="comment">// Sampling time of 543 TADCORE clock periods</span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    ADCORE_SAMC_0544 = 0b1000011110, <span class="comment">// Sampling time of 544 TADCORE clock periods</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    ADCORE_SAMC_0545 = 0b1000011111, <span class="comment">// Sampling time of 545 TADCORE clock periods</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    ADCORE_SAMC_0546 = 0b1000100000, <span class="comment">// Sampling time of 546 TADCORE clock periods</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    ADCORE_SAMC_0547 = 0b1000100001, <span class="comment">// Sampling time of 547 TADCORE clock periods</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    ADCORE_SAMC_0548 = 0b1000100010, <span class="comment">// Sampling time of 548 TADCORE clock periods</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    ADCORE_SAMC_0549 = 0b1000100011, <span class="comment">// Sampling time of 549 TADCORE clock periods</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    ADCORE_SAMC_0550 = 0b1000100100, <span class="comment">// Sampling time of 550 TADCORE clock periods</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    ADCORE_SAMC_0551 = 0b1000100101, <span class="comment">// Sampling time of 551 TADCORE clock periods</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    ADCORE_SAMC_0552 = 0b1000100110, <span class="comment">// Sampling time of 552 TADCORE clock periods</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    ADCORE_SAMC_0553 = 0b1000100111, <span class="comment">// Sampling time of 553 TADCORE clock periods</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    ADCORE_SAMC_0554 = 0b1000101000, <span class="comment">// Sampling time of 554 TADCORE clock periods</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    ADCORE_SAMC_0555 = 0b1000101001, <span class="comment">// Sampling time of 555 TADCORE clock periods</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;    ADCORE_SAMC_0556 = 0b1000101010, <span class="comment">// Sampling time of 556 TADCORE clock periods</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    ADCORE_SAMC_0557 = 0b1000101011, <span class="comment">// Sampling time of 557 TADCORE clock periods</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    ADCORE_SAMC_0558 = 0b1000101100, <span class="comment">// Sampling time of 558 TADCORE clock periods</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;    ADCORE_SAMC_0559 = 0b1000101101, <span class="comment">// Sampling time of 559 TADCORE clock periods</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    ADCORE_SAMC_0560 = 0b1000101110, <span class="comment">// Sampling time of 560 TADCORE clock periods</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    ADCORE_SAMC_0561 = 0b1000101111, <span class="comment">// Sampling time of 561 TADCORE clock periods</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    ADCORE_SAMC_0562 = 0b1000110000, <span class="comment">// Sampling time of 562 TADCORE clock periods</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    ADCORE_SAMC_0563 = 0b1000110001, <span class="comment">// Sampling time of 563 TADCORE clock periods</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    ADCORE_SAMC_0564 = 0b1000110010, <span class="comment">// Sampling time of 564 TADCORE clock periods</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    ADCORE_SAMC_0565 = 0b1000110011, <span class="comment">// Sampling time of 565 TADCORE clock periods</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    ADCORE_SAMC_0566 = 0b1000110100, <span class="comment">// Sampling time of 566 TADCORE clock periods</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    ADCORE_SAMC_0567 = 0b1000110101, <span class="comment">// Sampling time of 567 TADCORE clock periods</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    ADCORE_SAMC_0568 = 0b1000110110, <span class="comment">// Sampling time of 568 TADCORE clock periods</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    ADCORE_SAMC_0569 = 0b1000110111, <span class="comment">// Sampling time of 569 TADCORE clock periods</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    ADCORE_SAMC_0570 = 0b1000111000, <span class="comment">// Sampling time of 570 TADCORE clock periods</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    ADCORE_SAMC_0571 = 0b1000111001, <span class="comment">// Sampling time of 571 TADCORE clock periods</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    ADCORE_SAMC_0572 = 0b1000111010, <span class="comment">// Sampling time of 572 TADCORE clock periods</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    ADCORE_SAMC_0573 = 0b1000111011, <span class="comment">// Sampling time of 573 TADCORE clock periods</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    ADCORE_SAMC_0574 = 0b1000111100, <span class="comment">// Sampling time of 574 TADCORE clock periods</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    ADCORE_SAMC_0575 = 0b1000111101, <span class="comment">// Sampling time of 575 TADCORE clock periods</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    ADCORE_SAMC_0576 = 0b1000111110, <span class="comment">// Sampling time of 576 TADCORE clock periods</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    ADCORE_SAMC_0577 = 0b1000111111, <span class="comment">// Sampling time of 577 TADCORE clock periods</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    ADCORE_SAMC_0578 = 0b1001000000, <span class="comment">// Sampling time of 578 TADCORE clock periods</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    ADCORE_SAMC_0579 = 0b1001000001, <span class="comment">// Sampling time of 579 TADCORE clock periods</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    ADCORE_SAMC_0580 = 0b1001000010, <span class="comment">// Sampling time of 580 TADCORE clock periods</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    ADCORE_SAMC_0581 = 0b1001000011, <span class="comment">// Sampling time of 581 TADCORE clock periods</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    ADCORE_SAMC_0582 = 0b1001000100, <span class="comment">// Sampling time of 582 TADCORE clock periods</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;    ADCORE_SAMC_0583 = 0b1001000101, <span class="comment">// Sampling time of 583 TADCORE clock periods</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    ADCORE_SAMC_0584 = 0b1001000110, <span class="comment">// Sampling time of 584 TADCORE clock periods</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;    ADCORE_SAMC_0585 = 0b1001000111, <span class="comment">// Sampling time of 585 TADCORE clock periods</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    ADCORE_SAMC_0586 = 0b1001001000, <span class="comment">// Sampling time of 586 TADCORE clock periods</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    ADCORE_SAMC_0587 = 0b1001001001, <span class="comment">// Sampling time of 587 TADCORE clock periods</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    ADCORE_SAMC_0588 = 0b1001001010, <span class="comment">// Sampling time of 588 TADCORE clock periods</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;    ADCORE_SAMC_0589 = 0b1001001011, <span class="comment">// Sampling time of 589 TADCORE clock periods</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    ADCORE_SAMC_0590 = 0b1001001100, <span class="comment">// Sampling time of 590 TADCORE clock periods</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    ADCORE_SAMC_0591 = 0b1001001101, <span class="comment">// Sampling time of 591 TADCORE clock periods</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    ADCORE_SAMC_0592 = 0b1001001110, <span class="comment">// Sampling time of 592 TADCORE clock periods</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    ADCORE_SAMC_0593 = 0b1001001111, <span class="comment">// Sampling time of 593 TADCORE clock periods</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    ADCORE_SAMC_0594 = 0b1001010000, <span class="comment">// Sampling time of 594 TADCORE clock periods</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;    ADCORE_SAMC_0595 = 0b1001010001, <span class="comment">// Sampling time of 595 TADCORE clock periods</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    ADCORE_SAMC_0596 = 0b1001010010, <span class="comment">// Sampling time of 596 TADCORE clock periods</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    ADCORE_SAMC_0597 = 0b1001010011, <span class="comment">// Sampling time of 597 TADCORE clock periods</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;    ADCORE_SAMC_0598 = 0b1001010100, <span class="comment">// Sampling time of 598 TADCORE clock periods</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    ADCORE_SAMC_0599 = 0b1001010101, <span class="comment">// Sampling time of 599 TADCORE clock periods</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    ADCORE_SAMC_0600 = 0b1001010110, <span class="comment">// Sampling time of 600 TADCORE clock periods</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    ADCORE_SAMC_0601 = 0b1001010111, <span class="comment">// Sampling time of 601 TADCORE clock periods</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    ADCORE_SAMC_0602 = 0b1001011000, <span class="comment">// Sampling time of 602 TADCORE clock periods</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    ADCORE_SAMC_0603 = 0b1001011001, <span class="comment">// Sampling time of 603 TADCORE clock periods</span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    ADCORE_SAMC_0604 = 0b1001011010, <span class="comment">// Sampling time of 604 TADCORE clock periods</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    ADCORE_SAMC_0605 = 0b1001011011, <span class="comment">// Sampling time of 605 TADCORE clock periods</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    ADCORE_SAMC_0606 = 0b1001011100, <span class="comment">// Sampling time of 606 TADCORE clock periods</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    ADCORE_SAMC_0607 = 0b1001011101, <span class="comment">// Sampling time of 607 TADCORE clock periods</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    ADCORE_SAMC_0608 = 0b1001011110, <span class="comment">// Sampling time of 608 TADCORE clock periods</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    ADCORE_SAMC_0609 = 0b1001011111, <span class="comment">// Sampling time of 609 TADCORE clock periods</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    ADCORE_SAMC_0610 = 0b1001100000, <span class="comment">// Sampling time of 610 TADCORE clock periods</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    ADCORE_SAMC_0611 = 0b1001100001, <span class="comment">// Sampling time of 611 TADCORE clock periods</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    ADCORE_SAMC_0612 = 0b1001100010, <span class="comment">// Sampling time of 612 TADCORE clock periods</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    ADCORE_SAMC_0613 = 0b1001100011, <span class="comment">// Sampling time of 613 TADCORE clock periods</span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    ADCORE_SAMC_0614 = 0b1001100100, <span class="comment">// Sampling time of 614 TADCORE clock periods</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    ADCORE_SAMC_0615 = 0b1001100101, <span class="comment">// Sampling time of 615 TADCORE clock periods</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    ADCORE_SAMC_0616 = 0b1001100110, <span class="comment">// Sampling time of 616 TADCORE clock periods</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;    ADCORE_SAMC_0617 = 0b1001100111, <span class="comment">// Sampling time of 617 TADCORE clock periods</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;    ADCORE_SAMC_0618 = 0b1001101000, <span class="comment">// Sampling time of 618 TADCORE clock periods</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    ADCORE_SAMC_0619 = 0b1001101001, <span class="comment">// Sampling time of 619 TADCORE clock periods</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    ADCORE_SAMC_0620 = 0b1001101010, <span class="comment">// Sampling time of 620 TADCORE clock periods</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    ADCORE_SAMC_0621 = 0b1001101011, <span class="comment">// Sampling time of 621 TADCORE clock periods</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    ADCORE_SAMC_0622 = 0b1001101100, <span class="comment">// Sampling time of 622 TADCORE clock periods</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    ADCORE_SAMC_0623 = 0b1001101101, <span class="comment">// Sampling time of 623 TADCORE clock periods</span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    ADCORE_SAMC_0624 = 0b1001101110, <span class="comment">// Sampling time of 624 TADCORE clock periods</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    ADCORE_SAMC_0625 = 0b1001101111, <span class="comment">// Sampling time of 625 TADCORE clock periods</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    ADCORE_SAMC_0626 = 0b1001110000, <span class="comment">// Sampling time of 626 TADCORE clock periods</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    ADCORE_SAMC_0627 = 0b1001110001, <span class="comment">// Sampling time of 627 TADCORE clock periods</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;    ADCORE_SAMC_0628 = 0b1001110010, <span class="comment">// Sampling time of 628 TADCORE clock periods</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    ADCORE_SAMC_0629 = 0b1001110011, <span class="comment">// Sampling time of 629 TADCORE clock periods</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    ADCORE_SAMC_0630 = 0b1001110100, <span class="comment">// Sampling time of 630 TADCORE clock periods</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    ADCORE_SAMC_0631 = 0b1001110101, <span class="comment">// Sampling time of 631 TADCORE clock periods</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    ADCORE_SAMC_0632 = 0b1001110110, <span class="comment">// Sampling time of 632 TADCORE clock periods</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    ADCORE_SAMC_0633 = 0b1001110111, <span class="comment">// Sampling time of 633 TADCORE clock periods</span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    ADCORE_SAMC_0634 = 0b1001111000, <span class="comment">// Sampling time of 634 TADCORE clock periods</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;    ADCORE_SAMC_0635 = 0b1001111001, <span class="comment">// Sampling time of 635 TADCORE clock periods</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;    ADCORE_SAMC_0636 = 0b1001111010, <span class="comment">// Sampling time of 636 TADCORE clock periods</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    ADCORE_SAMC_0637 = 0b1001111011, <span class="comment">// Sampling time of 637 TADCORE clock periods</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    ADCORE_SAMC_0638 = 0b1001111100, <span class="comment">// Sampling time of 638 TADCORE clock periods</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    ADCORE_SAMC_0639 = 0b1001111101, <span class="comment">// Sampling time of 639 TADCORE clock periods</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    ADCORE_SAMC_0640 = 0b1001111110, <span class="comment">// Sampling time of 640 TADCORE clock periods</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    ADCORE_SAMC_0641 = 0b1001111111, <span class="comment">// Sampling time of 641 TADCORE clock periods</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    ADCORE_SAMC_0642 = 0b1010000000, <span class="comment">// Sampling time of 642 TADCORE clock periods</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    ADCORE_SAMC_0643 = 0b1010000001, <span class="comment">// Sampling time of 643 TADCORE clock periods</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    ADCORE_SAMC_0644 = 0b1010000010, <span class="comment">// Sampling time of 644 TADCORE clock periods</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    ADCORE_SAMC_0645 = 0b1010000011, <span class="comment">// Sampling time of 645 TADCORE clock periods</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    ADCORE_SAMC_0646 = 0b1010000100, <span class="comment">// Sampling time of 646 TADCORE clock periods</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    ADCORE_SAMC_0647 = 0b1010000101, <span class="comment">// Sampling time of 647 TADCORE clock periods</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    ADCORE_SAMC_0648 = 0b1010000110, <span class="comment">// Sampling time of 648 TADCORE clock periods</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    ADCORE_SAMC_0649 = 0b1010000111, <span class="comment">// Sampling time of 649 TADCORE clock periods</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    ADCORE_SAMC_0650 = 0b1010001000, <span class="comment">// Sampling time of 650 TADCORE clock periods</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    ADCORE_SAMC_0651 = 0b1010001001, <span class="comment">// Sampling time of 651 TADCORE clock periods</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    ADCORE_SAMC_0652 = 0b1010001010, <span class="comment">// Sampling time of 652 TADCORE clock periods</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;    ADCORE_SAMC_0653 = 0b1010001011, <span class="comment">// Sampling time of 653 TADCORE clock periods</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    ADCORE_SAMC_0654 = 0b1010001100, <span class="comment">// Sampling time of 654 TADCORE clock periods</span></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    ADCORE_SAMC_0655 = 0b1010001101, <span class="comment">// Sampling time of 655 TADCORE clock periods</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;    ADCORE_SAMC_0656 = 0b1010001110, <span class="comment">// Sampling time of 656 TADCORE clock periods</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;    ADCORE_SAMC_0657 = 0b1010001111, <span class="comment">// Sampling time of 657 TADCORE clock periods</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    ADCORE_SAMC_0658 = 0b1010010000, <span class="comment">// Sampling time of 658 TADCORE clock periods</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    ADCORE_SAMC_0659 = 0b1010010001, <span class="comment">// Sampling time of 659 TADCORE clock periods</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    ADCORE_SAMC_0660 = 0b1010010010, <span class="comment">// Sampling time of 660 TADCORE clock periods</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    ADCORE_SAMC_0661 = 0b1010010011, <span class="comment">// Sampling time of 661 TADCORE clock periods</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    ADCORE_SAMC_0662 = 0b1010010100, <span class="comment">// Sampling time of 662 TADCORE clock periods</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    ADCORE_SAMC_0663 = 0b1010010101, <span class="comment">// Sampling time of 663 TADCORE clock periods</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    ADCORE_SAMC_0664 = 0b1010010110, <span class="comment">// Sampling time of 664 TADCORE clock periods</span></div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    ADCORE_SAMC_0665 = 0b1010010111, <span class="comment">// Sampling time of 665 TADCORE clock periods</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    ADCORE_SAMC_0666 = 0b1010011000, <span class="comment">// Sampling time of 666 TADCORE clock periods</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    ADCORE_SAMC_0667 = 0b1010011001, <span class="comment">// Sampling time of 667 TADCORE clock periods</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    ADCORE_SAMC_0668 = 0b1010011010, <span class="comment">// Sampling time of 668 TADCORE clock periods</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    ADCORE_SAMC_0669 = 0b1010011011, <span class="comment">// Sampling time of 669 TADCORE clock periods</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    ADCORE_SAMC_0670 = 0b1010011100, <span class="comment">// Sampling time of 670 TADCORE clock periods</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    ADCORE_SAMC_0671 = 0b1010011101, <span class="comment">// Sampling time of 671 TADCORE clock periods</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    ADCORE_SAMC_0672 = 0b1010011110, <span class="comment">// Sampling time of 672 TADCORE clock periods</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    ADCORE_SAMC_0673 = 0b1010011111, <span class="comment">// Sampling time of 673 TADCORE clock periods</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    ADCORE_SAMC_0674 = 0b1010100000, <span class="comment">// Sampling time of 674 TADCORE clock periods</span></div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    ADCORE_SAMC_0675 = 0b1010100001, <span class="comment">// Sampling time of 675 TADCORE clock periods</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    ADCORE_SAMC_0676 = 0b1010100010, <span class="comment">// Sampling time of 676 TADCORE clock periods</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    ADCORE_SAMC_0677 = 0b1010100011, <span class="comment">// Sampling time of 677 TADCORE clock periods</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    ADCORE_SAMC_0678 = 0b1010100100, <span class="comment">// Sampling time of 678 TADCORE clock periods</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    ADCORE_SAMC_0679 = 0b1010100101, <span class="comment">// Sampling time of 679 TADCORE clock periods</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    ADCORE_SAMC_0680 = 0b1010100110, <span class="comment">// Sampling time of 680 TADCORE clock periods</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    ADCORE_SAMC_0681 = 0b1010100111, <span class="comment">// Sampling time of 681 TADCORE clock periods</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    ADCORE_SAMC_0682 = 0b1010101000, <span class="comment">// Sampling time of 682 TADCORE clock periods</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    ADCORE_SAMC_0683 = 0b1010101001, <span class="comment">// Sampling time of 683 TADCORE clock periods</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    ADCORE_SAMC_0684 = 0b1010101010, <span class="comment">// Sampling time of 684 TADCORE clock periods</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    ADCORE_SAMC_0685 = 0b1010101011, <span class="comment">// Sampling time of 685 TADCORE clock periods</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    ADCORE_SAMC_0686 = 0b1010101100, <span class="comment">// Sampling time of 686 TADCORE clock periods</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    ADCORE_SAMC_0687 = 0b1010101101, <span class="comment">// Sampling time of 687 TADCORE clock periods</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    ADCORE_SAMC_0688 = 0b1010101110, <span class="comment">// Sampling time of 688 TADCORE clock periods</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    ADCORE_SAMC_0689 = 0b1010101111, <span class="comment">// Sampling time of 689 TADCORE clock periods</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    ADCORE_SAMC_0690 = 0b1010110000, <span class="comment">// Sampling time of 690 TADCORE clock periods</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    ADCORE_SAMC_0691 = 0b1010110001, <span class="comment">// Sampling time of 691 TADCORE clock periods</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;    ADCORE_SAMC_0692 = 0b1010110010, <span class="comment">// Sampling time of 692 TADCORE clock periods</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    ADCORE_SAMC_0693 = 0b1010110011, <span class="comment">// Sampling time of 693 TADCORE clock periods</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    ADCORE_SAMC_0694 = 0b1010110100, <span class="comment">// Sampling time of 694 TADCORE clock periods</span></div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;    ADCORE_SAMC_0695 = 0b1010110101, <span class="comment">// Sampling time of 695 TADCORE clock periods</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    ADCORE_SAMC_0696 = 0b1010110110, <span class="comment">// Sampling time of 696 TADCORE clock periods</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    ADCORE_SAMC_0697 = 0b1010110111, <span class="comment">// Sampling time of 697 TADCORE clock periods</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    ADCORE_SAMC_0698 = 0b1010111000, <span class="comment">// Sampling time of 698 TADCORE clock periods</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    ADCORE_SAMC_0699 = 0b1010111001, <span class="comment">// Sampling time of 699 TADCORE clock periods</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    ADCORE_SAMC_0700 = 0b1010111010, <span class="comment">// Sampling time of 700 TADCORE clock periods</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;    ADCORE_SAMC_0701 = 0b1010111011, <span class="comment">// Sampling time of 701 TADCORE clock periods</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    ADCORE_SAMC_0702 = 0b1010111100, <span class="comment">// Sampling time of 702 TADCORE clock periods</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    ADCORE_SAMC_0703 = 0b1010111101, <span class="comment">// Sampling time of 703 TADCORE clock periods</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    ADCORE_SAMC_0704 = 0b1010111110, <span class="comment">// Sampling time of 704 TADCORE clock periods</span></div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    ADCORE_SAMC_0705 = 0b1010111111, <span class="comment">// Sampling time of 705 TADCORE clock periods</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    ADCORE_SAMC_0706 = 0b1011000000, <span class="comment">// Sampling time of 706 TADCORE clock periods</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    ADCORE_SAMC_0707 = 0b1011000001, <span class="comment">// Sampling time of 707 TADCORE clock periods</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    ADCORE_SAMC_0708 = 0b1011000010, <span class="comment">// Sampling time of 708 TADCORE clock periods</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    ADCORE_SAMC_0709 = 0b1011000011, <span class="comment">// Sampling time of 709 TADCORE clock periods</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    ADCORE_SAMC_0710 = 0b1011000100, <span class="comment">// Sampling time of 710 TADCORE clock periods</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    ADCORE_SAMC_0711 = 0b1011000101, <span class="comment">// Sampling time of 711 TADCORE clock periods</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    ADCORE_SAMC_0712 = 0b1011000110, <span class="comment">// Sampling time of 712 TADCORE clock periods</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    ADCORE_SAMC_0713 = 0b1011000111, <span class="comment">// Sampling time of 713 TADCORE clock periods</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    ADCORE_SAMC_0714 = 0b1011001000, <span class="comment">// Sampling time of 714 TADCORE clock periods</span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    ADCORE_SAMC_0715 = 0b1011001001, <span class="comment">// Sampling time of 715 TADCORE clock periods</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    ADCORE_SAMC_0716 = 0b1011001010, <span class="comment">// Sampling time of 716 TADCORE clock periods</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    ADCORE_SAMC_0717 = 0b1011001011, <span class="comment">// Sampling time of 717 TADCORE clock periods</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    ADCORE_SAMC_0718 = 0b1011001100, <span class="comment">// Sampling time of 718 TADCORE clock periods</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    ADCORE_SAMC_0719 = 0b1011001101, <span class="comment">// Sampling time of 719 TADCORE clock periods</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    ADCORE_SAMC_0720 = 0b1011001110, <span class="comment">// Sampling time of 720 TADCORE clock periods</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    ADCORE_SAMC_0721 = 0b1011001111, <span class="comment">// Sampling time of 721 TADCORE clock periods</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    ADCORE_SAMC_0722 = 0b1011010000, <span class="comment">// Sampling time of 722 TADCORE clock periods</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    ADCORE_SAMC_0723 = 0b1011010001, <span class="comment">// Sampling time of 723 TADCORE clock periods</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    ADCORE_SAMC_0724 = 0b1011010010, <span class="comment">// Sampling time of 724 TADCORE clock periods</span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    ADCORE_SAMC_0725 = 0b1011010011, <span class="comment">// Sampling time of 725 TADCORE clock periods</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    ADCORE_SAMC_0726 = 0b1011010100, <span class="comment">// Sampling time of 726 TADCORE clock periods</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    ADCORE_SAMC_0727 = 0b1011010101, <span class="comment">// Sampling time of 727 TADCORE clock periods</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    ADCORE_SAMC_0728 = 0b1011010110, <span class="comment">// Sampling time of 728 TADCORE clock periods</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    ADCORE_SAMC_0729 = 0b1011010111, <span class="comment">// Sampling time of 729 TADCORE clock periods</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    ADCORE_SAMC_0730 = 0b1011011000, <span class="comment">// Sampling time of 730 TADCORE clock periods</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;    ADCORE_SAMC_0731 = 0b1011011001, <span class="comment">// Sampling time of 731 TADCORE clock periods</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    ADCORE_SAMC_0732 = 0b1011011010, <span class="comment">// Sampling time of 732 TADCORE clock periods</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    ADCORE_SAMC_0733 = 0b1011011011, <span class="comment">// Sampling time of 733 TADCORE clock periods</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;    ADCORE_SAMC_0734 = 0b1011011100, <span class="comment">// Sampling time of 734 TADCORE clock periods</span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    ADCORE_SAMC_0735 = 0b1011011101, <span class="comment">// Sampling time of 735 TADCORE clock periods</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    ADCORE_SAMC_0736 = 0b1011011110, <span class="comment">// Sampling time of 736 TADCORE clock periods</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    ADCORE_SAMC_0737 = 0b1011011111, <span class="comment">// Sampling time of 737 TADCORE clock periods</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    ADCORE_SAMC_0738 = 0b1011100000, <span class="comment">// Sampling time of 738 TADCORE clock periods</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    ADCORE_SAMC_0739 = 0b1011100001, <span class="comment">// Sampling time of 739 TADCORE clock periods</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    ADCORE_SAMC_0740 = 0b1011100010, <span class="comment">// Sampling time of 740 TADCORE clock periods</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;    ADCORE_SAMC_0741 = 0b1011100011, <span class="comment">// Sampling time of 741 TADCORE clock periods</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    ADCORE_SAMC_0742 = 0b1011100100, <span class="comment">// Sampling time of 742 TADCORE clock periods</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    ADCORE_SAMC_0743 = 0b1011100101, <span class="comment">// Sampling time of 743 TADCORE clock periods</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    ADCORE_SAMC_0744 = 0b1011100110, <span class="comment">// Sampling time of 744 TADCORE clock periods</span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    ADCORE_SAMC_0745 = 0b1011100111, <span class="comment">// Sampling time of 745 TADCORE clock periods</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    ADCORE_SAMC_0746 = 0b1011101000, <span class="comment">// Sampling time of 746 TADCORE clock periods</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;    ADCORE_SAMC_0747 = 0b1011101001, <span class="comment">// Sampling time of 747 TADCORE clock periods</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    ADCORE_SAMC_0748 = 0b1011101010, <span class="comment">// Sampling time of 748 TADCORE clock periods</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;    ADCORE_SAMC_0749 = 0b1011101011, <span class="comment">// Sampling time of 749 TADCORE clock periods</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    ADCORE_SAMC_0750 = 0b1011101100, <span class="comment">// Sampling time of 750 TADCORE clock periods</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    ADCORE_SAMC_0751 = 0b1011101101, <span class="comment">// Sampling time of 751 TADCORE clock periods</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    ADCORE_SAMC_0752 = 0b1011101110, <span class="comment">// Sampling time of 752 TADCORE clock periods</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    ADCORE_SAMC_0753 = 0b1011101111, <span class="comment">// Sampling time of 753 TADCORE clock periods</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    ADCORE_SAMC_0754 = 0b1011110000, <span class="comment">// Sampling time of 754 TADCORE clock periods</span></div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    ADCORE_SAMC_0755 = 0b1011110001, <span class="comment">// Sampling time of 755 TADCORE clock periods</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    ADCORE_SAMC_0756 = 0b1011110010, <span class="comment">// Sampling time of 756 TADCORE clock periods</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;    ADCORE_SAMC_0757 = 0b1011110011, <span class="comment">// Sampling time of 757 TADCORE clock periods</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    ADCORE_SAMC_0758 = 0b1011110100, <span class="comment">// Sampling time of 758 TADCORE clock periods</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    ADCORE_SAMC_0759 = 0b1011110101, <span class="comment">// Sampling time of 759 TADCORE clock periods</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    ADCORE_SAMC_0760 = 0b1011110110, <span class="comment">// Sampling time of 760 TADCORE clock periods</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    ADCORE_SAMC_0761 = 0b1011110111, <span class="comment">// Sampling time of 761 TADCORE clock periods</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    ADCORE_SAMC_0762 = 0b1011111000, <span class="comment">// Sampling time of 762 TADCORE clock periods</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    ADCORE_SAMC_0763 = 0b1011111001, <span class="comment">// Sampling time of 763 TADCORE clock periods</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    ADCORE_SAMC_0764 = 0b1011111010, <span class="comment">// Sampling time of 764 TADCORE clock periods</span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    ADCORE_SAMC_0765 = 0b1011111011, <span class="comment">// Sampling time of 765 TADCORE clock periods</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    ADCORE_SAMC_0766 = 0b1011111100, <span class="comment">// Sampling time of 766 TADCORE clock periods</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;    ADCORE_SAMC_0767 = 0b1011111101, <span class="comment">// Sampling time of 767 TADCORE clock periods</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    ADCORE_SAMC_0768 = 0b1011111110, <span class="comment">// Sampling time of 768 TADCORE clock periods</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;    ADCORE_SAMC_0769 = 0b1011111111, <span class="comment">// Sampling time of 769 TADCORE clock periods</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    ADCORE_SAMC_0770 = 0b1100000000, <span class="comment">// Sampling time of 770 TADCORE clock periods</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    ADCORE_SAMC_0771 = 0b1100000001, <span class="comment">// Sampling time of 771 TADCORE clock periods</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    ADCORE_SAMC_0772 = 0b1100000010, <span class="comment">// Sampling time of 772 TADCORE clock periods</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    ADCORE_SAMC_0773 = 0b1100000011, <span class="comment">// Sampling time of 773 TADCORE clock periods</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    ADCORE_SAMC_0774 = 0b1100000100, <span class="comment">// Sampling time of 774 TADCORE clock periods</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    ADCORE_SAMC_0775 = 0b1100000101, <span class="comment">// Sampling time of 775 TADCORE clock periods</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    ADCORE_SAMC_0776 = 0b1100000110, <span class="comment">// Sampling time of 776 TADCORE clock periods</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    ADCORE_SAMC_0777 = 0b1100000111, <span class="comment">// Sampling time of 777 TADCORE clock periods</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    ADCORE_SAMC_0778 = 0b1100001000, <span class="comment">// Sampling time of 778 TADCORE clock periods</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    ADCORE_SAMC_0779 = 0b1100001001, <span class="comment">// Sampling time of 779 TADCORE clock periods</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    ADCORE_SAMC_0780 = 0b1100001010, <span class="comment">// Sampling time of 780 TADCORE clock periods</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    ADCORE_SAMC_0781 = 0b1100001011, <span class="comment">// Sampling time of 781 TADCORE clock periods</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    ADCORE_SAMC_0782 = 0b1100001100, <span class="comment">// Sampling time of 782 TADCORE clock periods</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    ADCORE_SAMC_0783 = 0b1100001101, <span class="comment">// Sampling time of 783 TADCORE clock periods</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;    ADCORE_SAMC_0784 = 0b1100001110, <span class="comment">// Sampling time of 784 TADCORE clock periods</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    ADCORE_SAMC_0785 = 0b1100001111, <span class="comment">// Sampling time of 785 TADCORE clock periods</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    ADCORE_SAMC_0786 = 0b1100010000, <span class="comment">// Sampling time of 786 TADCORE clock periods</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    ADCORE_SAMC_0787 = 0b1100010001, <span class="comment">// Sampling time of 787 TADCORE clock periods</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;    ADCORE_SAMC_0788 = 0b1100010010, <span class="comment">// Sampling time of 788 TADCORE clock periods</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    ADCORE_SAMC_0789 = 0b1100010011, <span class="comment">// Sampling time of 789 TADCORE clock periods</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    ADCORE_SAMC_0790 = 0b1100010100, <span class="comment">// Sampling time of 790 TADCORE clock periods</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    ADCORE_SAMC_0791 = 0b1100010101, <span class="comment">// Sampling time of 791 TADCORE clock periods</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    ADCORE_SAMC_0792 = 0b1100010110, <span class="comment">// Sampling time of 792 TADCORE clock periods</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    ADCORE_SAMC_0793 = 0b1100010111, <span class="comment">// Sampling time of 793 TADCORE clock periods</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    ADCORE_SAMC_0794 = 0b1100011000, <span class="comment">// Sampling time of 794 TADCORE clock periods</span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    ADCORE_SAMC_0795 = 0b1100011001, <span class="comment">// Sampling time of 795 TADCORE clock periods</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    ADCORE_SAMC_0796 = 0b1100011010, <span class="comment">// Sampling time of 796 TADCORE clock periods</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;    ADCORE_SAMC_0797 = 0b1100011011, <span class="comment">// Sampling time of 797 TADCORE clock periods</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    ADCORE_SAMC_0798 = 0b1100011100, <span class="comment">// Sampling time of 798 TADCORE clock periods</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    ADCORE_SAMC_0799 = 0b1100011101, <span class="comment">// Sampling time of 799 TADCORE clock periods</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    ADCORE_SAMC_0800 = 0b1100011110, <span class="comment">// Sampling time of 800 TADCORE clock periods</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;    ADCORE_SAMC_0801 = 0b1100011111, <span class="comment">// Sampling time of 801 TADCORE clock periods</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;    ADCORE_SAMC_0802 = 0b1100100000, <span class="comment">// Sampling time of 802 TADCORE clock periods</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    ADCORE_SAMC_0803 = 0b1100100001, <span class="comment">// Sampling time of 803 TADCORE clock periods</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    ADCORE_SAMC_0804 = 0b1100100010, <span class="comment">// Sampling time of 804 TADCORE clock periods</span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    ADCORE_SAMC_0805 = 0b1100100011, <span class="comment">// Sampling time of 805 TADCORE clock periods</span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;    ADCORE_SAMC_0806 = 0b1100100100, <span class="comment">// Sampling time of 806 TADCORE clock periods</span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    ADCORE_SAMC_0807 = 0b1100100101, <span class="comment">// Sampling time of 807 TADCORE clock periods</span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;    ADCORE_SAMC_0808 = 0b1100100110, <span class="comment">// Sampling time of 808 TADCORE clock periods</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    ADCORE_SAMC_0809 = 0b1100100111, <span class="comment">// Sampling time of 809 TADCORE clock periods</span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    ADCORE_SAMC_0810 = 0b1100101000, <span class="comment">// Sampling time of 810 TADCORE clock periods</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    ADCORE_SAMC_0811 = 0b1100101001, <span class="comment">// Sampling time of 811 TADCORE clock periods</span></div>
<div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    ADCORE_SAMC_0812 = 0b1100101010, <span class="comment">// Sampling time of 812 TADCORE clock periods</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    ADCORE_SAMC_0813 = 0b1100101011, <span class="comment">// Sampling time of 813 TADCORE clock periods</span></div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    ADCORE_SAMC_0814 = 0b1100101100, <span class="comment">// Sampling time of 814 TADCORE clock periods</span></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    ADCORE_SAMC_0815 = 0b1100101101, <span class="comment">// Sampling time of 815 TADCORE clock periods</span></div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;    ADCORE_SAMC_0816 = 0b1100101110, <span class="comment">// Sampling time of 816 TADCORE clock periods</span></div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    ADCORE_SAMC_0817 = 0b1100101111, <span class="comment">// Sampling time of 817 TADCORE clock periods</span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    ADCORE_SAMC_0818 = 0b1100110000, <span class="comment">// Sampling time of 818 TADCORE clock periods</span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    ADCORE_SAMC_0819 = 0b1100110001, <span class="comment">// Sampling time of 819 TADCORE clock periods</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;    ADCORE_SAMC_0820 = 0b1100110010, <span class="comment">// Sampling time of 820 TADCORE clock periods</span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    ADCORE_SAMC_0821 = 0b1100110011, <span class="comment">// Sampling time of 821 TADCORE clock periods</span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    ADCORE_SAMC_0822 = 0b1100110100, <span class="comment">// Sampling time of 822 TADCORE clock periods</span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    ADCORE_SAMC_0823 = 0b1100110101, <span class="comment">// Sampling time of 823 TADCORE clock periods</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    ADCORE_SAMC_0824 = 0b1100110110, <span class="comment">// Sampling time of 824 TADCORE clock periods</span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;    ADCORE_SAMC_0825 = 0b1100110111, <span class="comment">// Sampling time of 825 TADCORE clock periods</span></div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    ADCORE_SAMC_0826 = 0b1100111000, <span class="comment">// Sampling time of 826 TADCORE clock periods</span></div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    ADCORE_SAMC_0827 = 0b1100111001, <span class="comment">// Sampling time of 827 TADCORE clock periods</span></div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    ADCORE_SAMC_0828 = 0b1100111010, <span class="comment">// Sampling time of 828 TADCORE clock periods</span></div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    ADCORE_SAMC_0829 = 0b1100111011, <span class="comment">// Sampling time of 829 TADCORE clock periods</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;    ADCORE_SAMC_0830 = 0b1100111100, <span class="comment">// Sampling time of 830 TADCORE clock periods</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    ADCORE_SAMC_0831 = 0b1100111101, <span class="comment">// Sampling time of 831 TADCORE clock periods</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    ADCORE_SAMC_0832 = 0b1100111110, <span class="comment">// Sampling time of 832 TADCORE clock periods</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    ADCORE_SAMC_0833 = 0b1100111111, <span class="comment">// Sampling time of 833 TADCORE clock periods</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;    ADCORE_SAMC_0834 = 0b1101000000, <span class="comment">// Sampling time of 834 TADCORE clock periods</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    ADCORE_SAMC_0835 = 0b1101000001, <span class="comment">// Sampling time of 835 TADCORE clock periods</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;    ADCORE_SAMC_0836 = 0b1101000010, <span class="comment">// Sampling time of 836 TADCORE clock periods</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    ADCORE_SAMC_0837 = 0b1101000011, <span class="comment">// Sampling time of 837 TADCORE clock periods</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    ADCORE_SAMC_0838 = 0b1101000100, <span class="comment">// Sampling time of 838 TADCORE clock periods</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    ADCORE_SAMC_0839 = 0b1101000101, <span class="comment">// Sampling time of 839 TADCORE clock periods</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    ADCORE_SAMC_0840 = 0b1101000110, <span class="comment">// Sampling time of 840 TADCORE clock periods</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    ADCORE_SAMC_0841 = 0b1101000111, <span class="comment">// Sampling time of 841 TADCORE clock periods</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    ADCORE_SAMC_0842 = 0b1101001000, <span class="comment">// Sampling time of 842 TADCORE clock periods</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;    ADCORE_SAMC_0843 = 0b1101001001, <span class="comment">// Sampling time of 843 TADCORE clock periods</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    ADCORE_SAMC_0844 = 0b1101001010, <span class="comment">// Sampling time of 844 TADCORE clock periods</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;    ADCORE_SAMC_0845 = 0b1101001011, <span class="comment">// Sampling time of 845 TADCORE clock periods</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    ADCORE_SAMC_0846 = 0b1101001100, <span class="comment">// Sampling time of 846 TADCORE clock periods</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    ADCORE_SAMC_0847 = 0b1101001101, <span class="comment">// Sampling time of 847 TADCORE clock periods</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    ADCORE_SAMC_0848 = 0b1101001110, <span class="comment">// Sampling time of 848 TADCORE clock periods</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    ADCORE_SAMC_0849 = 0b1101001111, <span class="comment">// Sampling time of 849 TADCORE clock periods</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    ADCORE_SAMC_0850 = 0b1101010000, <span class="comment">// Sampling time of 850 TADCORE clock periods</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    ADCORE_SAMC_0851 = 0b1101010001, <span class="comment">// Sampling time of 851 TADCORE clock periods</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;    ADCORE_SAMC_0852 = 0b1101010010, <span class="comment">// Sampling time of 852 TADCORE clock periods</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    ADCORE_SAMC_0853 = 0b1101010011, <span class="comment">// Sampling time of 853 TADCORE clock periods</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    ADCORE_SAMC_0854 = 0b1101010100, <span class="comment">// Sampling time of 854 TADCORE clock periods</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    ADCORE_SAMC_0855 = 0b1101010101, <span class="comment">// Sampling time of 855 TADCORE clock periods</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    ADCORE_SAMC_0856 = 0b1101010110, <span class="comment">// Sampling time of 856 TADCORE clock periods</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;    ADCORE_SAMC_0857 = 0b1101010111, <span class="comment">// Sampling time of 857 TADCORE clock periods</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    ADCORE_SAMC_0858 = 0b1101011000, <span class="comment">// Sampling time of 858 TADCORE clock periods</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    ADCORE_SAMC_0859 = 0b1101011001, <span class="comment">// Sampling time of 859 TADCORE clock periods</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    ADCORE_SAMC_0860 = 0b1101011010, <span class="comment">// Sampling time of 860 TADCORE clock periods</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    ADCORE_SAMC_0861 = 0b1101011011, <span class="comment">// Sampling time of 861 TADCORE clock periods</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    ADCORE_SAMC_0862 = 0b1101011100, <span class="comment">// Sampling time of 862 TADCORE clock periods</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    ADCORE_SAMC_0863 = 0b1101011101, <span class="comment">// Sampling time of 863 TADCORE clock periods</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    ADCORE_SAMC_0864 = 0b1101011110, <span class="comment">// Sampling time of 864 TADCORE clock periods</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    ADCORE_SAMC_0865 = 0b1101011111, <span class="comment">// Sampling time of 865 TADCORE clock periods</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    ADCORE_SAMC_0866 = 0b1101100000, <span class="comment">// Sampling time of 866 TADCORE clock periods</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;    ADCORE_SAMC_0867 = 0b1101100001, <span class="comment">// Sampling time of 867 TADCORE clock periods</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    ADCORE_SAMC_0868 = 0b1101100010, <span class="comment">// Sampling time of 868 TADCORE clock periods</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    ADCORE_SAMC_0869 = 0b1101100011, <span class="comment">// Sampling time of 869 TADCORE clock periods</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    ADCORE_SAMC_0870 = 0b1101100100, <span class="comment">// Sampling time of 870 TADCORE clock periods</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    ADCORE_SAMC_0871 = 0b1101100101, <span class="comment">// Sampling time of 871 TADCORE clock periods</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;    ADCORE_SAMC_0872 = 0b1101100110, <span class="comment">// Sampling time of 872 TADCORE clock periods</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    ADCORE_SAMC_0873 = 0b1101100111, <span class="comment">// Sampling time of 873 TADCORE clock periods</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    ADCORE_SAMC_0874 = 0b1101101000, <span class="comment">// Sampling time of 874 TADCORE clock periods</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    ADCORE_SAMC_0875 = 0b1101101001, <span class="comment">// Sampling time of 875 TADCORE clock periods</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    ADCORE_SAMC_0876 = 0b1101101010, <span class="comment">// Sampling time of 876 TADCORE clock periods</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    ADCORE_SAMC_0877 = 0b1101101011, <span class="comment">// Sampling time of 877 TADCORE clock periods</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    ADCORE_SAMC_0878 = 0b1101101100, <span class="comment">// Sampling time of 878 TADCORE clock periods</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    ADCORE_SAMC_0879 = 0b1101101101, <span class="comment">// Sampling time of 879 TADCORE clock periods</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    ADCORE_SAMC_0880 = 0b1101101110, <span class="comment">// Sampling time of 880 TADCORE clock periods</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    ADCORE_SAMC_0881 = 0b1101101111, <span class="comment">// Sampling time of 881 TADCORE clock periods</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    ADCORE_SAMC_0882 = 0b1101110000, <span class="comment">// Sampling time of 882 TADCORE clock periods</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;    ADCORE_SAMC_0883 = 0b1101110001, <span class="comment">// Sampling time of 883 TADCORE clock periods</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    ADCORE_SAMC_0884 = 0b1101110010, <span class="comment">// Sampling time of 884 TADCORE clock periods</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    ADCORE_SAMC_0885 = 0b1101110011, <span class="comment">// Sampling time of 885 TADCORE clock periods</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    ADCORE_SAMC_0886 = 0b1101110100, <span class="comment">// Sampling time of 886 TADCORE clock periods</span></div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;    ADCORE_SAMC_0887 = 0b1101110101, <span class="comment">// Sampling time of 887 TADCORE clock periods</span></div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;    ADCORE_SAMC_0888 = 0b1101110110, <span class="comment">// Sampling time of 888 TADCORE clock periods</span></div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;    ADCORE_SAMC_0889 = 0b1101110111, <span class="comment">// Sampling time of 889 TADCORE clock periods</span></div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    ADCORE_SAMC_0890 = 0b1101111000, <span class="comment">// Sampling time of 890 TADCORE clock periods</span></div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;    ADCORE_SAMC_0891 = 0b1101111001, <span class="comment">// Sampling time of 891 TADCORE clock periods</span></div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;    ADCORE_SAMC_0892 = 0b1101111010, <span class="comment">// Sampling time of 892 TADCORE clock periods</span></div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;    ADCORE_SAMC_0893 = 0b1101111011, <span class="comment">// Sampling time of 893 TADCORE clock periods</span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    ADCORE_SAMC_0894 = 0b1101111100, <span class="comment">// Sampling time of 894 TADCORE clock periods</span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    ADCORE_SAMC_0895 = 0b1101111101, <span class="comment">// Sampling time of 895 TADCORE clock periods</span></div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    ADCORE_SAMC_0896 = 0b1101111110, <span class="comment">// Sampling time of 896 TADCORE clock periods</span></div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    ADCORE_SAMC_0897 = 0b1101111111, <span class="comment">// Sampling time of 897 TADCORE clock periods</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    ADCORE_SAMC_0898 = 0b1110000000, <span class="comment">// Sampling time of 898 TADCORE clock periods</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    ADCORE_SAMC_0899 = 0b1110000001, <span class="comment">// Sampling time of 899 TADCORE clock periods</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    ADCORE_SAMC_0900 = 0b1110000010, <span class="comment">// Sampling time of 900 TADCORE clock periods</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    ADCORE_SAMC_0901 = 0b1110000011, <span class="comment">// Sampling time of 901 TADCORE clock periods</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;    ADCORE_SAMC_0902 = 0b1110000100, <span class="comment">// Sampling time of 902 TADCORE clock periods</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    ADCORE_SAMC_0903 = 0b1110000101, <span class="comment">// Sampling time of 903 TADCORE clock periods</span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    ADCORE_SAMC_0904 = 0b1110000110, <span class="comment">// Sampling time of 904 TADCORE clock periods</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    ADCORE_SAMC_0905 = 0b1110000111, <span class="comment">// Sampling time of 905 TADCORE clock periods</span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    ADCORE_SAMC_0906 = 0b1110001000, <span class="comment">// Sampling time of 906 TADCORE clock periods</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    ADCORE_SAMC_0907 = 0b1110001001, <span class="comment">// Sampling time of 907 TADCORE clock periods</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    ADCORE_SAMC_0908 = 0b1110001010, <span class="comment">// Sampling time of 908 TADCORE clock periods</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    ADCORE_SAMC_0909 = 0b1110001011, <span class="comment">// Sampling time of 909 TADCORE clock periods</span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    ADCORE_SAMC_0910 = 0b1110001100, <span class="comment">// Sampling time of 910 TADCORE clock periods</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    ADCORE_SAMC_0911 = 0b1110001101, <span class="comment">// Sampling time of 911 TADCORE clock periods</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    ADCORE_SAMC_0912 = 0b1110001110, <span class="comment">// Sampling time of 912 TADCORE clock periods</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    ADCORE_SAMC_0913 = 0b1110001111, <span class="comment">// Sampling time of 913 TADCORE clock periods</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;    ADCORE_SAMC_0914 = 0b1110010000, <span class="comment">// Sampling time of 914 TADCORE clock periods</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;    ADCORE_SAMC_0915 = 0b1110010001, <span class="comment">// Sampling time of 915 TADCORE clock periods</span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;    ADCORE_SAMC_0916 = 0b1110010010, <span class="comment">// Sampling time of 916 TADCORE clock periods</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;    ADCORE_SAMC_0917 = 0b1110010011, <span class="comment">// Sampling time of 917 TADCORE clock periods</span></div>
<div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;    ADCORE_SAMC_0918 = 0b1110010100, <span class="comment">// Sampling time of 918 TADCORE clock periods</span></div>
<div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;    ADCORE_SAMC_0919 = 0b1110010101, <span class="comment">// Sampling time of 919 TADCORE clock periods</span></div>
<div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    ADCORE_SAMC_0920 = 0b1110010110, <span class="comment">// Sampling time of 920 TADCORE clock periods</span></div>
<div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    ADCORE_SAMC_0921 = 0b1110010111, <span class="comment">// Sampling time of 921 TADCORE clock periods</span></div>
<div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    ADCORE_SAMC_0922 = 0b1110011000, <span class="comment">// Sampling time of 922 TADCORE clock periods</span></div>
<div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    ADCORE_SAMC_0923 = 0b1110011001, <span class="comment">// Sampling time of 923 TADCORE clock periods</span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    ADCORE_SAMC_0924 = 0b1110011010, <span class="comment">// Sampling time of 924 TADCORE clock periods</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    ADCORE_SAMC_0925 = 0b1110011011, <span class="comment">// Sampling time of 925 TADCORE clock periods</span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;    ADCORE_SAMC_0926 = 0b1110011100, <span class="comment">// Sampling time of 926 TADCORE clock periods</span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    ADCORE_SAMC_0927 = 0b1110011101, <span class="comment">// Sampling time of 927 TADCORE clock periods</span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    ADCORE_SAMC_0928 = 0b1110011110, <span class="comment">// Sampling time of 928 TADCORE clock periods</span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    ADCORE_SAMC_0929 = 0b1110011111, <span class="comment">// Sampling time of 929 TADCORE clock periods</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;    ADCORE_SAMC_0930 = 0b1110100000, <span class="comment">// Sampling time of 930 TADCORE clock periods</span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    ADCORE_SAMC_0931 = 0b1110100001, <span class="comment">// Sampling time of 931 TADCORE clock periods</span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    ADCORE_SAMC_0932 = 0b1110100010, <span class="comment">// Sampling time of 932 TADCORE clock periods</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    ADCORE_SAMC_0933 = 0b1110100011, <span class="comment">// Sampling time of 933 TADCORE clock periods</span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    ADCORE_SAMC_0934 = 0b1110100100, <span class="comment">// Sampling time of 934 TADCORE clock periods</span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    ADCORE_SAMC_0935 = 0b1110100101, <span class="comment">// Sampling time of 935 TADCORE clock periods</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    ADCORE_SAMC_0936 = 0b1110100110, <span class="comment">// Sampling time of 936 TADCORE clock periods</span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    ADCORE_SAMC_0937 = 0b1110100111, <span class="comment">// Sampling time of 937 TADCORE clock periods</span></div>
<div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    ADCORE_SAMC_0938 = 0b1110101000, <span class="comment">// Sampling time of 938 TADCORE clock periods</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    ADCORE_SAMC_0939 = 0b1110101001, <span class="comment">// Sampling time of 939 TADCORE clock periods</span></div>
<div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    ADCORE_SAMC_0940 = 0b1110101010, <span class="comment">// Sampling time of 940 TADCORE clock periods</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;    ADCORE_SAMC_0941 = 0b1110101011, <span class="comment">// Sampling time of 941 TADCORE clock periods</span></div>
<div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    ADCORE_SAMC_0942 = 0b1110101100, <span class="comment">// Sampling time of 942 TADCORE clock periods</span></div>
<div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    ADCORE_SAMC_0943 = 0b1110101101, <span class="comment">// Sampling time of 943 TADCORE clock periods</span></div>
<div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    ADCORE_SAMC_0944 = 0b1110101110, <span class="comment">// Sampling time of 944 TADCORE clock periods</span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    ADCORE_SAMC_0945 = 0b1110101111, <span class="comment">// Sampling time of 945 TADCORE clock periods</span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    ADCORE_SAMC_0946 = 0b1110110000, <span class="comment">// Sampling time of 946 TADCORE clock periods</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    ADCORE_SAMC_0947 = 0b1110110001, <span class="comment">// Sampling time of 947 TADCORE clock periods</span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;    ADCORE_SAMC_0948 = 0b1110110010, <span class="comment">// Sampling time of 948 TADCORE clock periods</span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    ADCORE_SAMC_0949 = 0b1110110011, <span class="comment">// Sampling time of 949 TADCORE clock periods</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;    ADCORE_SAMC_0950 = 0b1110110100, <span class="comment">// Sampling time of 950 TADCORE clock periods</span></div>
<div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;    ADCORE_SAMC_0951 = 0b1110110101, <span class="comment">// Sampling time of 951 TADCORE clock periods</span></div>
<div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    ADCORE_SAMC_0952 = 0b1110110110, <span class="comment">// Sampling time of 952 TADCORE clock periods</span></div>
<div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    ADCORE_SAMC_0953 = 0b1110110111, <span class="comment">// Sampling time of 953 TADCORE clock periods</span></div>
<div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    ADCORE_SAMC_0954 = 0b1110111000, <span class="comment">// Sampling time of 954 TADCORE clock periods</span></div>
<div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    ADCORE_SAMC_0955 = 0b1110111001, <span class="comment">// Sampling time of 955 TADCORE clock periods</span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    ADCORE_SAMC_0956 = 0b1110111010, <span class="comment">// Sampling time of 956 TADCORE clock periods</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    ADCORE_SAMC_0957 = 0b1110111011, <span class="comment">// Sampling time of 957 TADCORE clock periods</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    ADCORE_SAMC_0958 = 0b1110111100, <span class="comment">// Sampling time of 958 TADCORE clock periods</span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;    ADCORE_SAMC_0959 = 0b1110111101, <span class="comment">// Sampling time of 959 TADCORE clock periods</span></div>
<div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    ADCORE_SAMC_0960 = 0b1110111110, <span class="comment">// Sampling time of 960 TADCORE clock periods</span></div>
<div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;    ADCORE_SAMC_0961 = 0b1110111111, <span class="comment">// Sampling time of 961 TADCORE clock periods</span></div>
<div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    ADCORE_SAMC_0962 = 0b1111000000, <span class="comment">// Sampling time of 962 TADCORE clock periods</span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;    ADCORE_SAMC_0963 = 0b1111000001, <span class="comment">// Sampling time of 963 TADCORE clock periods</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;    ADCORE_SAMC_0964 = 0b1111000010, <span class="comment">// Sampling time of 964 TADCORE clock periods</span></div>
<div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    ADCORE_SAMC_0965 = 0b1111000011, <span class="comment">// Sampling time of 965 TADCORE clock periods</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    ADCORE_SAMC_0966 = 0b1111000100, <span class="comment">// Sampling time of 966 TADCORE clock periods</span></div>
<div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    ADCORE_SAMC_0967 = 0b1111000101, <span class="comment">// Sampling time of 967 TADCORE clock periods</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    ADCORE_SAMC_0968 = 0b1111000110, <span class="comment">// Sampling time of 968 TADCORE clock periods</span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    ADCORE_SAMC_0969 = 0b1111000111, <span class="comment">// Sampling time of 969 TADCORE clock periods</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;    ADCORE_SAMC_0970 = 0b1111001000, <span class="comment">// Sampling time of 970 TADCORE clock periods</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    ADCORE_SAMC_0971 = 0b1111001001, <span class="comment">// Sampling time of 971 TADCORE clock periods</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;    ADCORE_SAMC_0972 = 0b1111001010, <span class="comment">// Sampling time of 972 TADCORE clock periods</span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    ADCORE_SAMC_0973 = 0b1111001011, <span class="comment">// Sampling time of 973 TADCORE clock periods</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;    ADCORE_SAMC_0974 = 0b1111001100, <span class="comment">// Sampling time of 974 TADCORE clock periods</span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;    ADCORE_SAMC_0975 = 0b1111001101, <span class="comment">// Sampling time of 975 TADCORE clock periods</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;    ADCORE_SAMC_0976 = 0b1111001110, <span class="comment">// Sampling time of 976 TADCORE clock periods</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    ADCORE_SAMC_0977 = 0b1111001111, <span class="comment">// Sampling time of 977 TADCORE clock periods</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;    ADCORE_SAMC_0978 = 0b1111010000, <span class="comment">// Sampling time of 978 TADCORE clock periods</span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;    ADCORE_SAMC_0979 = 0b1111010001, <span class="comment">// Sampling time of 979 TADCORE clock periods</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;    ADCORE_SAMC_0980 = 0b1111010010, <span class="comment">// Sampling time of 980 TADCORE clock periods</span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;    ADCORE_SAMC_0981 = 0b1111010011, <span class="comment">// Sampling time of 981 TADCORE clock periods</span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;    ADCORE_SAMC_0982 = 0b1111010100, <span class="comment">// Sampling time of 982 TADCORE clock periods</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    ADCORE_SAMC_0983 = 0b1111010101, <span class="comment">// Sampling time of 983 TADCORE clock periods</span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    ADCORE_SAMC_0984 = 0b1111010110, <span class="comment">// Sampling time of 984 TADCORE clock periods</span></div>
<div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;    ADCORE_SAMC_0985 = 0b1111010111, <span class="comment">// Sampling time of 985 TADCORE clock periods</span></div>
<div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    ADCORE_SAMC_0986 = 0b1111011000, <span class="comment">// Sampling time of 986 TADCORE clock periods</span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    ADCORE_SAMC_0987 = 0b1111011001, <span class="comment">// Sampling time of 987 TADCORE clock periods</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;    ADCORE_SAMC_0988 = 0b1111011010, <span class="comment">// Sampling time of 988 TADCORE clock periods</span></div>
<div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;    ADCORE_SAMC_0989 = 0b1111011011, <span class="comment">// Sampling time of 989 TADCORE clock periods</span></div>
<div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;    ADCORE_SAMC_0990 = 0b1111011100, <span class="comment">// Sampling time of 990 TADCORE clock periods</span></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;    ADCORE_SAMC_0991 = 0b1111011101, <span class="comment">// Sampling time of 991 TADCORE clock periods</span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;    ADCORE_SAMC_0992 = 0b1111011110, <span class="comment">// Sampling time of 992 TADCORE clock periods</span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;    ADCORE_SAMC_0993 = 0b1111011111, <span class="comment">// Sampling time of 993 TADCORE clock periods</span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    ADCORE_SAMC_0994 = 0b1111100000, <span class="comment">// Sampling time of 994 TADCORE clock periods</span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;    ADCORE_SAMC_0995 = 0b1111100001, <span class="comment">// Sampling time of 995 TADCORE clock periods</span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;    ADCORE_SAMC_0996 = 0b1111100010, <span class="comment">// Sampling time of 996 TADCORE clock periods</span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;    ADCORE_SAMC_0997 = 0b1111100011, <span class="comment">// Sampling time of 997 TADCORE clock periods</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;    ADCORE_SAMC_0998 = 0b1111100100, <span class="comment">// Sampling time of 998 TADCORE clock periods</span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;    ADCORE_SAMC_0999 = 0b1111100101, <span class="comment">// Sampling time of 999 TADCORE clock periods</span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;    ADCORE_SAMC_1000 = 0b1111100110, <span class="comment">// Sampling time of 1000 TADCORE clock periods</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;    ADCORE_SAMC_1001 = 0b1111100111, <span class="comment">// Sampling time of 1001 TADCORE clock periods</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    ADCORE_SAMC_1002 = 0b1111101000, <span class="comment">// Sampling time of 1002 TADCORE clock periods</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;    ADCORE_SAMC_1003 = 0b1111101001, <span class="comment">// Sampling time of 1003 TADCORE clock periods</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;    ADCORE_SAMC_1004 = 0b1111101010, <span class="comment">// Sampling time of 1004 TADCORE clock periods</span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    ADCORE_SAMC_1005 = 0b1111101011, <span class="comment">// Sampling time of 1005 TADCORE clock periods</span></div>
<div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    ADCORE_SAMC_1006 = 0b1111101100, <span class="comment">// Sampling time of 1006 TADCORE clock periods</span></div>
<div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;    ADCORE_SAMC_1007 = 0b1111101101, <span class="comment">// Sampling time of 1007 TADCORE clock periods</span></div>
<div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    ADCORE_SAMC_1008 = 0b1111101110, <span class="comment">// Sampling time of 1008 TADCORE clock periods</span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;    ADCORE_SAMC_1009 = 0b1111101111, <span class="comment">// Sampling time of 1009 TADCORE clock periods</span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;    ADCORE_SAMC_1010 = 0b1111110000, <span class="comment">// Sampling time of 1010 TADCORE clock periods</span></div>
<div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;    ADCORE_SAMC_1011 = 0b1111110001, <span class="comment">// Sampling time of 1011 TADCORE clock periods</span></div>
<div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    ADCORE_SAMC_1012 = 0b1111110010, <span class="comment">// Sampling time of 1012 TADCORE clock periods</span></div>
<div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    ADCORE_SAMC_1013 = 0b1111110011, <span class="comment">// Sampling time of 1013 TADCORE clock periods</span></div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;    ADCORE_SAMC_1014 = 0b1111110100, <span class="comment">// Sampling time of 1014 TADCORE clock periods</span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    ADCORE_SAMC_1015 = 0b1111110101, <span class="comment">// Sampling time of 1015 TADCORE clock periods</span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;    ADCORE_SAMC_1016 = 0b1111110110, <span class="comment">// Sampling time of 1016 TADCORE clock periods</span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;    ADCORE_SAMC_1017 = 0b1111110111, <span class="comment">// Sampling time of 1017 TADCORE clock periods</span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    ADCORE_SAMC_1018 = 0b1111111000, <span class="comment">// Sampling time of 1018 TADCORE clock periods</span></div>
<div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    ADCORE_SAMC_1019 = 0b1111111001, <span class="comment">// Sampling time of 1019 TADCORE clock periods</span></div>
<div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;    ADCORE_SAMC_1020 = 0b1111111010, <span class="comment">// Sampling time of 1020 TADCORE clock periods</span></div>
<div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    ADCORE_SAMC_1021 = 0b1111111011, <span class="comment">// Sampling time of 1021 TADCORE clock periods</span></div>
<div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;    ADCORE_SAMC_1022 = 0b1111111100, <span class="comment">// Sampling time of 1022 TADCORE clock periods</span></div>
<div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    ADCORE_SAMC_1023 = 0b1111111101, <span class="comment">// Sampling time of 1023 TADCORE clock periods</span></div>
<div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;    ADCORE_SAMC_1024 = 0b1111111110, <span class="comment">// Sampling time of 1024 TADCORE clock periods</span></div>
<div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    ADCORE_SAMC_1025 = 0b1111111111 <span class="comment">// Sampling time of 1025 TADCORE clock periods</span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;} ADCOREx_SAMC_e; <span class="comment">// Shared ADC Core Sample Time Selection bits</span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160; </div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;        <span class="keyword">volatile</span> ADCOREx_ADCS_e shradcs : 7;    <span class="comment">// Bit 6-0: Shared ADC Core Input Clock Divider</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;        <span class="keyword">volatile</span> unsigned : 1;                  <span class="comment">// Bit 7: (reserved))</span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;        <span class="keyword">volatile</span> ADCOREx_EISEL_e shreisel : 3;  <span class="comment">// Bit 10-8: Shared Core Early Interrupt Time Selection</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        <span class="keyword">volatile</span> ADCON2_PTGEN_e ptgen : 1;      <span class="comment">// Bit 11: PTG Trigger Enable</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;        <span class="keyword">volatile</span> ADCON2_EIEN_e eien : 1;        <span class="comment">// Bit 12: Early Interrupts Enable</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;        <span class="keyword">volatile</span> unsigned : 1;                  <span class="comment">// Bit 13: (reserved))</span></div>
<div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;        <span class="keyword">volatile</span> ADCON2_REFERCIE_e refercie : 1; <span class="comment">// Bit 14: Band Gap or Reference Voltage Error Common Interrupt Enable</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;        <span class="keyword">volatile</span> ADCON2_REFCIE_e refcie : 1;    <span class="comment">// Bit 15: Band Gap and Reference Voltage Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    } __attribute__((packed)) bits; <span class="comment">// ADCON2L: ADC CONTROL REGISTER 2 LOW</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;} ADCON2L_t; <span class="comment">// ADCON2L: ADC CONTROL REGISTER 2 LOW</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160; </div>
<div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160; </div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="keyword">struct </span>{</div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <span class="keyword">volatile</span> ADCOREx_SAMC_e shrsamc : 10;   <span class="comment">// Bit 9-0: Shared ADC Core Sample Time Selection bits</span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;    <span class="keyword">volatile</span> unsigned : 4;                  <span class="comment">// Bit 13-10: (reserved)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFERR_e referr : 1;    <span class="comment">// Bit 14: Band Gap or Reference Voltage Error Flag bit</span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFRDY_e refrdy : 1;    <span class="comment">// Bit 15: Band Gap Reference status</span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;} __attribute__((packed)) bits; <span class="comment">// ADCON2H: ADC CONTROL REGISTER 2 HIGH</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;} ADCON2H_t; <span class="comment">// ADCON2H: ADC CONTROL REGISTER 2 HIGH</span></div>
<div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160; </div>
<div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;        <span class="keyword">volatile</span> ADCON2H_t adcon2l; <span class="comment">// ADCON2L: ADC CONTROL REGISTER 2 LOW</span></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;        <span class="keyword">volatile</span> ADCON2H_t adcon2h; <span class="comment">// ADCON2H: ADC CONTROL REGISTER 2 HIGH</span></div>
<div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    } bits; <span class="comment">// ADCON2: ADC CONTROL REGISTER 2 HIGH/LOW  </span></div>
<div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;} ADCON2_t; <span class="comment">// ADCON2: ADC CONTROL REGISTER 2 HIGH/LOW</span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160; </div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">// REGISTERS ADCON3L/H: ANALOG-TO-DIGITAL CONTROL REGISTER 3 LOW/HIGH</span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160; </div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">// the least significant bits of the valid data mask cover the enable bits of dedicated ADC cores</span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">// As the number of ADC cores differ, tailored bit masks are required</span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define REG_ADCON3_VALID_DATA_WRITE_MSK   ((0xFF80FABF) | (uint32_t)(ADCORE_REGISTER_BIT_MSK &lt;&lt; 16))</span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define REG_ADCON3_VALID_DATA_READ_MSK    ((0xFF80FABF) | (uint32_t)(ADCORE_REGISTER_BIT_MSK &lt;&lt; 16))</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define REG_ADCON3_DISABLE_ADC_CORES_MSK  (0xFF00FFFF)</span></div>
<div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160; </div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor">#define REG_ADCON3L_RESET                0b0000010101000000 </span><span class="comment">// Reset ADCON 3 Low Register</span></div>
<div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;<span class="preprocessor">#define REG_ADCON3L_VALID_DATA_WRITE_MSK 0b1111101010111111 </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#define REG_ADCON3L_VALID_DATA_READ_MSK  0b1111111111111111 </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160; </div>
<div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor">#define REG_ADCON3H_RESET                0b1100000000000000      </span><span class="comment">// Reset ADCON 3 High Register</span></div>
<div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor">#define REG_ADCON3H_VALID_DATA_WRITE_MSK (0xFF80 | (uint16_t)ADCORE_REGISTER_BIT_MSK)   </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define REG_ADCON3H_VALID_DATA_READ_MSK  (0xFF80 | (uint16_t)ADCORE_REGISTER_BIT_MSK)   </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#define REG_ADCON3H_DISABLE_ADC_CORES_MSK (0xFF00)  </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160; </div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#define REG_ADCON3L_REFSEL_AVDD_AVSS    0b0000000000000000      </span><span class="comment">// Vref = AVDD to AVSS</span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160; </div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;    ADCON3_REFSEL_AVDD_AVSS = 0b000 <span class="comment">// VDD to VSS is ADC reference voltage source</span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;} ADCON3_REFSEL_e; <span class="comment">// ADC Reference Voltage Selection</span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160; </div>
<div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPEND_HOLD        0b0001000000000000      </span><span class="comment">// All ADC triggers are disabled</span></div>
<div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPEND_RUN         0b0000000000000000      </span><span class="comment">// All ADC triggers are enabled</span></div>
<div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160; </div>
<div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;    ADCON3_SUSPEND_HOLD = 0b1, <span class="comment">// All new trigger events for all ADC cores are disabled </span></div>
<div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;    ADCON3_SUSPEND_RUN = 0b0 <span class="comment">// All ADC cores can be triggered </span></div>
<div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;} ADCON3_SUSPEND_e; <span class="comment">// All ADC Core Triggers Disable</span></div>
<div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160; </div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPCIE_ENABLED     0b0000100000000000      </span><span class="comment">// Suspend Interrupt Enabled</span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPCIE_DISABLED    0b0000000000000000      </span><span class="comment">// Suspend Interrupt Disabled</span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160; </div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    ADCON3_SUSPCIE_ENABLED = 0b1, <span class="comment">// Common interrupt will be generated when ADC core triggers are suspended (SUSPEND bit = 1) and all previous conversions are finished (SUSPRDY bit becomes set)</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    ADCON3_SUSPCIE_DISABLED = 0b0 <span class="comment">// Common interrupt is not generated for suspend ADC cores event</span></div>
<div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;} ADCON3_SUSPCIE_e; <span class="comment">// Suspend All ADC Cores Common Interrupt Enable</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160; </div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPRDY_SUSPENDED   0b0000010000000000      </span><span class="comment">// READ ONLY: Suspend Status ON</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SUSPRDY_RUNNING     0b0000000000000000      </span><span class="comment">// READ ONLY: Suspend Status OFF</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160; </div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    ADCON3_SUSPRDY_SUSPENDED = 0b1, <span class="comment">// ADC core is suspended (SUSPEND bit = 1) and has no conversions in progress</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;    ADCON3_SUSPRDY_RUNNING = 0b0 <span class="comment">// ADC cores are running or have previous conversions in progress</span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;} ADCON3_SUSPRDY_e; <span class="comment">// All ADC Cores Suspended Flag</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160; </div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SHRSAMP_SWTRIG      0b0000001000000000      </span><span class="comment">// Individual Software Trigger for shared Core</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SHRSAMP_HWTRIG      0b0000000000000000      </span><span class="comment">// Individual Software Trigger for shared Core disabled</span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160; </div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;    ADCON3_SHRSAMP_SWTRIG = 0b1, <span class="comment">// Shared ADC core samples an analog input specified by the CNVCHSEL&lt;5:0&gt; bits</span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;    ADCON3_SHRSAMP_HWTRIG = 0b0 <span class="comment">// Sampling is controlled by the shared ADC core hardware</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;} ADCON3_SHRSAMP_e; <span class="comment">/* Shared ADC Core Sampling Direct Control</span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">This bit should be used with the individual channel conversion trigger controlled by the CNVRTCH bit.</span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">It connects an analog input, specified by the CNVCHSEL&lt;5:0&gt; bits, to the shared ADC core and allows</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">extending the sampling time. This bit is not controlled by hardware and must be cleared before the</span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="comment">conversion starts (setting CNVRTCH to 1). */</span></div>
<div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160; </div>
<div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;<span class="preprocessor">#define REG_ADCON3L_CNVRTCH_GO          0b0000000100000000      </span><span class="comment">// Individual Software Trigger Status Bit ON (GO) =&lt; will be cleared by hardware when executed</span></div>
<div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;<span class="preprocessor">#define REG_ADCON3L_CNVRTCH_READY       0b0000000000000000      </span><span class="comment">// Individual Software Trigger Status Bit OFF (READY for next trigger)</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160; </div>
<div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;    ADCON3_CNVRTCH_GO = 0b1, <span class="comment">// Single trigger is generated for an analog input specified by the CNVCHSEL&lt;5:0&gt; bits; when the bit is set, it is automatically cleared by hardware on the next instruction cycle</span></div>
<div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;    ADCON3_CNVRTCH_READY = 0b0 <span class="comment">// Next individual channel conversion trigger can be generated</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;} ADCON3_CNVRTCH_e; <span class="comment">// Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160; </div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160; </div>
<div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SWLCTRG_LVLTRG_BY_SW 0b0000000010000000      </span><span class="comment">// Software Level-Sensitive Common Trigger ON</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SWLCTRG_LVLTRG_BY_HW 0b0000000000000000      </span><span class="comment">// Software Level-Sensitive Common Trigger OFF</span></div>
<div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160; </div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;    ADCON3_SWLCTRG_LVLTRG_BY_SW = 0b1, <span class="comment">// Triggers are continuously generated for all channels with the software; level-sensitive common trigger selected as a source in the ADTRIGnL and ADTRIGnH registers</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;    ADCON3_SWLCTRG_LVLTRG_BY_HW = 0b0 <span class="comment">// No software, level-sensitive common triggers are generated</span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;} ADCON3_SWLCTRG_e; <span class="comment">// Software Level-Sensitive Common Trigger Mode Selection</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160; </div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SWCTRG_GO           0b0000000001000000      </span><span class="comment">// Software Common Trigger ON</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define REG_ADCON3L_SWCTRG_READY        0b0000000000000000      </span><span class="comment">// Software Common Trigger OFF</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160; </div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    ADCON3_SWCTRG_GO = 0b1, <span class="comment">// Single trigger is generated for all channels with the software; common trigger selected as a source in the ADTRIGnL and ADTRIGnH registers; when the bit is set, it is automatically cleared by hardware on the next instruction cycle</span></div>
<div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;    ADCON3_SWCTRG_READY = 0b0 <span class="comment">// Ready to generate the next software common trigger</span></div>
<div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;} ADCON3_SWCTRG_e; <span class="comment">// Software Common Trigger</span></div>
<div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160; </div>
<div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;<span class="preprocessor">#define REG_ADCON3L_CNVCHSEL_MSK        0b0000000000111111      </span><span class="comment">// Channel Number Mask</span></div>
<div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;<span class="preprocessor">#define REG_ADCON3L_CNVCHSEL(channel)   (channel &amp; REG_ADCON3L_CNVCHSEL_MSK)   </span><span class="comment">// Channel Number</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160; </div>
<div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;    ADCON3_CNVCHSEL_AN0 = 0b000000, <span class="comment">// ADC input AN0 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;    ADCON3_CNVCHSEL_AN1 = 0b000001, <span class="comment">// ADC input AN1 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;    ADCON3_CNVCHSEL_AN2 = 0b000010, <span class="comment">// ADC input AN2 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;    ADCON3_CNVCHSEL_AN3 = 0b000011, <span class="comment">// ADC input AN3 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;    ADCON3_CNVCHSEL_AN4 = 0b000100, <span class="comment">// ADC input AN4 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;    ADCON3_CNVCHSEL_AN5 = 0b000101, <span class="comment">// ADC input AN5 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    ADCON3_CNVCHSEL_AN6 = 0b000110, <span class="comment">// ADC input AN6 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;    ADCON3_CNVCHSEL_AN7 = 0b000111, <span class="comment">// ADC input AN7 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;    ADCON3_CNVCHSEL_AN8 = 0b001000, <span class="comment">// ADC input AN8 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;    ADCON3_CNVCHSEL_AN9 = 0b001001, <span class="comment">// ADC input AN9 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;    ADCON3_CNVCHSEL_AN10 = 0b001010, <span class="comment">// ADC input AN10 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;    ADCON3_CNVCHSEL_AN11 = 0b001011, <span class="comment">// ADC input AN11 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;    ADCON3_CNVCHSEL_AN12 = 0b001100, <span class="comment">// ADC input AN12 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    ADCON3_CNVCHSEL_AN13 = 0b001101, <span class="comment">// ADC input AN13 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;    ADCON3_CNVCHSEL_AN14 = 0b001110, <span class="comment">// ADC input AN14 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    ADCON3_CNVCHSEL_AN15 = 0b001111, <span class="comment">// ADC input AN15 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    ADCON3_CNVCHSEL_AN16 = 0b010000, <span class="comment">// ADC input AN16 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    ADCON3_CNVCHSEL_AN17 = 0b010001, <span class="comment">// ADC input AN17 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;    ADCON3_CNVCHSEL_AN18 = 0b010010, <span class="comment">// ADC input AN18 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    ADCON3_CNVCHSEL_AN19 = 0b010011, <span class="comment">// ADC input AN19 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    ADCON3_CNVCHSEL_AN20 = 0b010100, <span class="comment">// ADC input AN20 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    ADCON3_CNVCHSEL_AN21 = 0b010101, <span class="comment">// ADC input AN21 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    ADCON3_CNVCHSEL_AN22 = 0b010110, <span class="comment">// ADC input AN22 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    ADCON3_CNVCHSEL_AN23 = 0b010111, <span class="comment">// ADC input AN23 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    ADCON3_CNVCHSEL_AN24 = 0b011000, <span class="comment">// ADC input AN24 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    ADCON3_CNVCHSEL_AN25 = 0b011001, <span class="comment">// ADC input AN25 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;    ADCON3_CNVCHSEL_AN26 = 0b011010, <span class="comment">// ADC input AN26 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    ADCON3_CNVCHSEL_AN27 = 0b011011, <span class="comment">// ADC input AN27 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;    ADCON3_CNVCHSEL_AN28 = 0b011100, <span class="comment">// ADC input AN28 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;    ADCON3_CNVCHSEL_AN29 = 0b011101, <span class="comment">// ADC input AN29 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    ADCON3_CNVCHSEL_AN30 = 0b011110, <span class="comment">// ADC input AN30 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    ADCON3_CNVCHSEL_AN31 = 0b011111, <span class="comment">// ADC input AN31 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;    ADCON3_CNVCHSEL_AN32 = 0b100000, <span class="comment">// ADC input AN32 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;    ADCON3_CNVCHSEL_AN33 = 0b100001, <span class="comment">// ADC input AN33 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    ADCON3_CNVCHSEL_AN34 = 0b100010, <span class="comment">// ADC input AN34 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    ADCON3_CNVCHSEL_AN35 = 0b100011, <span class="comment">// ADC input AN35 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    ADCON3_CNVCHSEL_AN36 = 0b100100, <span class="comment">// ADC input AN36 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    ADCON3_CNVCHSEL_AN37 = 0b100101, <span class="comment">// ADC input AN37 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    ADCON3_CNVCHSEL_AN38 = 0b100110, <span class="comment">// ADC input AN38 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    ADCON3_CNVCHSEL_AN39 = 0b100111, <span class="comment">// ADC input AN39 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;    ADCON3_CNVCHSEL_AN40 = 0b101000, <span class="comment">// ADC input AN40 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    ADCON3_CNVCHSEL_AN41 = 0b101001, <span class="comment">// ADC input AN41 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;    ADCON3_CNVCHSEL_AN42 = 0b101010, <span class="comment">// ADC input AN42 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;    ADCON3_CNVCHSEL_AN43 = 0b101011, <span class="comment">// ADC input AN43 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    ADCON3_CNVCHSEL_AN44 = 0b101100, <span class="comment">// ADC input AN44 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;    ADCON3_CNVCHSEL_AN45 = 0b101101, <span class="comment">// ADC input AN45 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    ADCON3_CNVCHSEL_AN46 = 0b101110, <span class="comment">// ADC input AN46 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;    ADCON3_CNVCHSEL_AN47 = 0b101111, <span class="comment">// ADC input AN47 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    ADCON3_CNVCHSEL_AN48 = 0b110000, <span class="comment">// ADC input AN48 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;    ADCON3_CNVCHSEL_AN49 = 0b110001, <span class="comment">// ADC input AN49 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;    ADCON3_CNVCHSEL_AN50 = 0b110010, <span class="comment">// ADC input AN50 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    ADCON3_CNVCHSEL_AN51 = 0b110011, <span class="comment">// ADC input AN51 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    ADCON3_CNVCHSEL_AN52 = 0b110100, <span class="comment">// ADC input AN52 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;    ADCON3_CNVCHSEL_AN53 = 0b110101, <span class="comment">// ADC input AN53 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;    ADCON3_CNVCHSEL_AN54 = 0b110110, <span class="comment">// ADC input AN54 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;    ADCON3_CNVCHSEL_AN55 = 0b110111, <span class="comment">// ADC input AN55 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;    ADCON3_CNVCHSEL_AN56 = 0b111000, <span class="comment">// ADC input AN56 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;    ADCON3_CNVCHSEL_AN57 = 0b111001, <span class="comment">// ADC input AN57 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    ADCON3_CNVCHSEL_AN58 = 0b111010, <span class="comment">// ADC input AN58 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;    ADCON3_CNVCHSEL_AN59 = 0b111011, <span class="comment">// ADC input AN59 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    ADCON3_CNVCHSEL_AN60 = 0b111100, <span class="comment">// ADC input AN60 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;    ADCON3_CNVCHSEL_AN61 = 0b111101, <span class="comment">// ADC input AN61 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;    ADCON3_CNVCHSEL_AN62 = 0b111110, <span class="comment">// ADC input AN62 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    ADCON3_CNVCHSEL_AN63 = 0b111111 <span class="comment">// ADC input AN63 will be triggered by the Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;} ADCON3_CNVCHSEL_e; <span class="comment">// Channel Number Selection for Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160; </div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160; </div>
<div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="comment">// REGISTER ADCON3H: ANALOG-TO-DIGITAL CONTROL REGISTER 3 HIGH</span></div>
<div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160; </div>
<div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKSEL_FVCO_DIV_4   0b1100000000000000 </span><span class="comment">// FVCO/4 PLL Feedback Click Output</span></div>
<div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKSEL_AFVCODIV     0b1000000000000000 </span><span class="comment">// AFVCODIV Auxiliary Clock (recommended)</span></div>
<div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKSEL_FOSC         0b0100000000000000 </span><span class="comment">// System Clock FOSC</span></div>
<div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKSEL_FOSC_DIV_2   0b0000000000000000 </span><span class="comment">// Peripheral Clock FP (FOSC/2)</span></div>
<div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160; </div>
<div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;    ADCON3_CLKSEL_FVCO_DIV_4 = 0b11, <span class="comment">// FVCO/4 PLL Feedback Click Output</span></div>
<div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;    ADCON3_CLKSEL_AFVCODIV = 0b10, <span class="comment">// AFVCODIV Auxiliary Clock (recommended)</span></div>
<div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;    ADCON3_CLKSEL_FOSC = 0b01, <span class="comment">// System Clock FOSC</span></div>
<div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;    ADCON3_CLKSEL_FOSC_DIV_2 = 0b00 <span class="comment">// Peripheral Clock FP (FOSC/2)</span></div>
<div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;} ADCON3_CLKSEL_e; <span class="comment">// ADC Module Clock Source Selection</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160; </div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKDIV_MSK  0b0011111100000000      </span><span class="comment">// Source Clock Divider Filter Mask</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="preprocessor">#define REG_ADCON3H_CLKDIV(x)   (((x-1) &lt;&lt; 8) &amp; REG_ADCON3H_CLKDIV_MSK)  </span><span class="comment">// Source Clock Divider Value</span></div>
<div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160; </div>
<div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    ADCON3_CLKDIV_1 = 0b000000, <span class="comment">// ADC Module Clock Source Divider of 1 Source Clock Periods</span></div>
<div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    ADCON3_CLKDIV_2 = 0b000001, <span class="comment">// ADC Module Clock Source Divider of 2 Source Clock Periods</span></div>
<div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    ADCON3_CLKDIV_3 = 0b000010, <span class="comment">// ADC Module Clock Source Divider of 3 Source Clock Periods</span></div>
<div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;    ADCON3_CLKDIV_4 = 0b000011, <span class="comment">// ADC Module Clock Source Divider of 4 Source Clock Periods</span></div>
<div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;    ADCON3_CLKDIV_5 = 0b000100, <span class="comment">// ADC Module Clock Source Divider of 5 Source Clock Periods</span></div>
<div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    ADCON3_CLKDIV_6 = 0b000101, <span class="comment">// ADC Module Clock Source Divider of 6 Source Clock Periods</span></div>
<div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    ADCON3_CLKDIV_7 = 0b000110, <span class="comment">// ADC Module Clock Source Divider of 7 Source Clock Periods</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;    ADCON3_CLKDIV_8 = 0b000111, <span class="comment">// ADC Module Clock Source Divider of 8 Source Clock Periods</span></div>
<div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;    ADCON3_CLKDIV_9 = 0b001000, <span class="comment">// ADC Module Clock Source Divider of 9 Source Clock Periods</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;    ADCON3_CLKDIV_10 = 0b001001, <span class="comment">// ADC Module Clock Source Divider of 10 Source Clock Periods</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;    ADCON3_CLKDIV_11 = 0b001010, <span class="comment">// ADC Module Clock Source Divider of 11 Source Clock Periods</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    ADCON3_CLKDIV_12 = 0b001011, <span class="comment">// ADC Module Clock Source Divider of 12 Source Clock Periods</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    ADCON3_CLKDIV_13 = 0b001100, <span class="comment">// ADC Module Clock Source Divider of 13 Source Clock Periods</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    ADCON3_CLKDIV_14 = 0b001101, <span class="comment">// ADC Module Clock Source Divider of 14 Source Clock Periods</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    ADCON3_CLKDIV_15 = 0b001110, <span class="comment">// ADC Module Clock Source Divider of 15 Source Clock Periods</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;    ADCON3_CLKDIV_16 = 0b001111, <span class="comment">// ADC Module Clock Source Divider of 16 Source Clock Periods</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;    ADCON3_CLKDIV_17 = 0b010000, <span class="comment">// ADC Module Clock Source Divider of 17 Source Clock Periods</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    ADCON3_CLKDIV_18 = 0b010001, <span class="comment">// ADC Module Clock Source Divider of 18 Source Clock Periods</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    ADCON3_CLKDIV_19 = 0b010010, <span class="comment">// ADC Module Clock Source Divider of 19 Source Clock Periods</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    ADCON3_CLKDIV_20 = 0b010011, <span class="comment">// ADC Module Clock Source Divider of 20 Source Clock Periods</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    ADCON3_CLKDIV_21 = 0b010100, <span class="comment">// ADC Module Clock Source Divider of 21 Source Clock Periods</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    ADCON3_CLKDIV_22 = 0b010101, <span class="comment">// ADC Module Clock Source Divider of 22 Source Clock Periods</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    ADCON3_CLKDIV_23 = 0b010110, <span class="comment">// ADC Module Clock Source Divider of 23 Source Clock Periods</span></div>
<div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;    ADCON3_CLKDIV_24 = 0b010111, <span class="comment">// ADC Module Clock Source Divider of 24 Source Clock Periods</span></div>
<div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    ADCON3_CLKDIV_25 = 0b011000, <span class="comment">// ADC Module Clock Source Divider of 25 Source Clock Periods</span></div>
<div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    ADCON3_CLKDIV_26 = 0b011001, <span class="comment">// ADC Module Clock Source Divider of 26 Source Clock Periods</span></div>
<div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;    ADCON3_CLKDIV_27 = 0b011010, <span class="comment">// ADC Module Clock Source Divider of 27 Source Clock Periods</span></div>
<div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    ADCON3_CLKDIV_28 = 0b011011, <span class="comment">// ADC Module Clock Source Divider of 28 Source Clock Periods</span></div>
<div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    ADCON3_CLKDIV_29 = 0b011100, <span class="comment">// ADC Module Clock Source Divider of 29 Source Clock Periods</span></div>
<div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;    ADCON3_CLKDIV_30 = 0b011101, <span class="comment">// ADC Module Clock Source Divider of 30 Source Clock Periods</span></div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    ADCON3_CLKDIV_31 = 0b011110, <span class="comment">// ADC Module Clock Source Divider of 31 Source Clock Periods</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    ADCON3_CLKDIV_32 = 0b011111, <span class="comment">// ADC Module Clock Source Divider of 32 Source Clock Periods</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;    ADCON3_CLKDIV_33 = 0b100000, <span class="comment">// ADC Module Clock Source Divider of 33 Source Clock Periods</span></div>
<div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    ADCON3_CLKDIV_34 = 0b100001, <span class="comment">// ADC Module Clock Source Divider of 34 Source Clock Periods</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;    ADCON3_CLKDIV_35 = 0b100010, <span class="comment">// ADC Module Clock Source Divider of 35 Source Clock Periods</span></div>
<div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;    ADCON3_CLKDIV_36 = 0b100011, <span class="comment">// ADC Module Clock Source Divider of 36 Source Clock Periods</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    ADCON3_CLKDIV_37 = 0b100100, <span class="comment">// ADC Module Clock Source Divider of 37 Source Clock Periods</span></div>
<div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    ADCON3_CLKDIV_38 = 0b100101, <span class="comment">// ADC Module Clock Source Divider of 38 Source Clock Periods</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;    ADCON3_CLKDIV_39 = 0b100110, <span class="comment">// ADC Module Clock Source Divider of 39 Source Clock Periods</span></div>
<div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    ADCON3_CLKDIV_40 = 0b100111, <span class="comment">// ADC Module Clock Source Divider of 40 Source Clock Periods</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    ADCON3_CLKDIV_41 = 0b101000, <span class="comment">// ADC Module Clock Source Divider of 41 Source Clock Periods</span></div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    ADCON3_CLKDIV_42 = 0b101001, <span class="comment">// ADC Module Clock Source Divider of 42 Source Clock Periods</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    ADCON3_CLKDIV_43 = 0b101010, <span class="comment">// ADC Module Clock Source Divider of 43 Source Clock Periods</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    ADCON3_CLKDIV_44 = 0b101011, <span class="comment">// ADC Module Clock Source Divider of 44 Source Clock Periods</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    ADCON3_CLKDIV_45 = 0b101100, <span class="comment">// ADC Module Clock Source Divider of 45 Source Clock Periods</span></div>
<div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    ADCON3_CLKDIV_46 = 0b101101, <span class="comment">// ADC Module Clock Source Divider of 46 Source Clock Periods</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    ADCON3_CLKDIV_47 = 0b101110, <span class="comment">// ADC Module Clock Source Divider of 47 Source Clock Periods</span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    ADCON3_CLKDIV_48 = 0b101111, <span class="comment">// ADC Module Clock Source Divider of 48 Source Clock Periods</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;    ADCON3_CLKDIV_49 = 0b110000, <span class="comment">// ADC Module Clock Source Divider of 49 Source Clock Periods</span></div>
<div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;    ADCON3_CLKDIV_50 = 0b110001, <span class="comment">// ADC Module Clock Source Divider of 50 Source Clock Periods</span></div>
<div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    ADCON3_CLKDIV_51 = 0b110010, <span class="comment">// ADC Module Clock Source Divider of 51 Source Clock Periods</span></div>
<div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    ADCON3_CLKDIV_52 = 0b110011, <span class="comment">// ADC Module Clock Source Divider of 52 Source Clock Periods</span></div>
<div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;    ADCON3_CLKDIV_53 = 0b110100, <span class="comment">// ADC Module Clock Source Divider of 53 Source Clock Periods</span></div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;    ADCON3_CLKDIV_54 = 0b110101, <span class="comment">// ADC Module Clock Source Divider of 54 Source Clock Periods</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;    ADCON3_CLKDIV_55 = 0b110110, <span class="comment">// ADC Module Clock Source Divider of 55 Source Clock Periods</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    ADCON3_CLKDIV_56 = 0b110111, <span class="comment">// ADC Module Clock Source Divider of 56 Source Clock Periods</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    ADCON3_CLKDIV_57 = 0b111000, <span class="comment">// ADC Module Clock Source Divider of 57 Source Clock Periods</span></div>
<div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    ADCON3_CLKDIV_58 = 0b111001, <span class="comment">// ADC Module Clock Source Divider of 58 Source Clock Periods</span></div>
<div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;    ADCON3_CLKDIV_59 = 0b111010, <span class="comment">// ADC Module Clock Source Divider of 59 Source Clock Periods</span></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;    ADCON3_CLKDIV_60 = 0b111011, <span class="comment">// ADC Module Clock Source Divider of 60 Source Clock Periods</span></div>
<div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    ADCON3_CLKDIV_61 = 0b111100, <span class="comment">// ADC Module Clock Source Divider of 61 Source Clock Periods</span></div>
<div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    ADCON3_CLKDIV_62 = 0b111101, <span class="comment">// ADC Module Clock Source Divider of 62 Source Clock Periods</span></div>
<div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;    ADCON3_CLKDIV_63 = 0b111110, <span class="comment">// ADC Module Clock Source Divider of 63 Source Clock Periods</span></div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;    ADCON3_CLKDIV_64 = 0b111111 <span class="comment">// ADC Module Clock Source Divider of 64 Source Clock Periods</span></div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;} ADCON3_CLKDIV_e; <span class="comment">// ADC Module Clock Source Divider</span></div>
<div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160; </div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define REG_ADCON3H_SHREN_ENABLED       0b0000000010000000      </span><span class="comment">// Shared ADC Core Enabled</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#define REG_ADCON3H_SHREN_DISABLED      0b0000000000000000      </span><span class="comment">// Shared ADC Core Disabled</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160; </div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    ADCON3_SHREN_ENABLED = 0b1, <span class="comment">// Shared ADC Core is enabled</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    ADCON3_SHREN_DISABLED = 0b0 <span class="comment">// Shared ADC Core is disabled</span></div>
<div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;} ADCON3_SHREN_e; <span class="comment">// Shared ADC Core Enable</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160; </div>
<div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C3EN_ENABLED        0b0000000000001000      </span><span class="comment">// Dedicated ADC Core #4 Enabled</span></div>
<div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C3EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #4 Disabled</span></div>
<div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C3EN_ENABLED        0b0000000000001000      </span><span class="comment">// Dedicated ADC Core #3 Enabled</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C3EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #3 Disabled</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160; </div>
<div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C2EN_ENABLED        0b0000000000000100      </span><span class="comment">// Dedicated ADC Core #2 Enabled</span></div>
<div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C2EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #2 Disabled</span></div>
<div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160; </div>
<div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C2EN_ENABLED        0b0000000000000100      </span><span class="comment">// Dedicated ADC Core #2 Enabled</span></div>
<div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C2EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #2 Disabled</span></div>
<div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160; </div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C1EN_ENABLED        0b0000000000000010      </span><span class="comment">// Dedicated ADC Core #1 Enabled</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C1EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #1 Disabled</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160; </div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C0EN_ENABLED        0b0000000000000001      </span><span class="comment">// Dedicated ADC Core #0 Enabled</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor">#define REG_ADCON3H_C0EN_DISABLED       0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #0 Disabled</span></div>
<div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160; </div>
<div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;    ADCON3_CxEN_ENABLED = 0b1, <span class="comment">// Dedicated ADC Core n is enabled</span></div>
<div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;    ADCON3_CxEN_DISABLED = 0b0 <span class="comment">// Dedicated ADC Core n is disabled</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;} ADCON3_CxEN_e; <span class="comment">// Dedicated ADC Core Enable</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160; </div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;        <span class="comment">// --- LOW WORD ---</span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;        <span class="keyword">volatile</span> ADCON3_CNVCHSEL_e cnvchsel : 6; <span class="comment">// Bit 5-0: Channel Number Selection for Software Individual Channel Conversion Trigger bits</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;        <span class="keyword">volatile</span> ADCON3_SWCTRG_e  swctrg  : 1; <span class="comment">// Bit 6: Software Common Trigger</span></div>
<div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;        <span class="keyword">volatile</span> ADCON3_SWLCTRG_e swlctrg : 1; <span class="comment">// Bit 7: Software Level-Sensitive Common Trigger</span></div>
<div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;        <span class="keyword">volatile</span> ADCON3_CNVRTCH_e cnvrtch : 1; <span class="comment">// Bit 8: Software Individual Channel Conversion Trigger</span></div>
<div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;        <span class="keyword">volatile</span> ADCON3_SHRSAMP_e shrsamp : 1; <span class="comment">// Bit 9: Shared ADC Core Sampling Direct Control</span></div>
<div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;        <span class="keyword">volatile</span> ADCON3_SUSPRDY_e susprdy : 1; <span class="comment">// Bit 10: All ADC Cores Suspended Flag</span></div>
<div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;        <span class="keyword">volatile</span> ADCON3_SUSPCIE_e suspcie : 1; <span class="comment">// Bit 11: Suspend All ADC Cores Common Interrupt Enable bit</span></div>
<div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;        <span class="keyword">volatile</span> ADCON3_SUSPEND_e suspend : 1; <span class="comment">// Bit 12: All ADC Core Triggers Disable bit</span></div>
<div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;        <span class="keyword">volatile</span> ADCON3_REFSEL_e  refsel  : 3; <span class="comment">// Bit 15-13: ADC Reference Voltage Selection</span></div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;    }__attribute__((packed)) bits;</div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;} ADCON3L_t;</div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;    <span class="comment">// --- HIGH WORD ---</span></div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c0en : 1; <span class="comment">// Bit 0: Dedicated ADC Core #0 Enable</span></div>
<div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c1en : 1; <span class="comment">// Bit 1: Dedicated ADC Core #1 Enable</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c2en : 1; <span class="comment">// Bit 2: Dedicated ADC Core #2 Enable</span></div>
<div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c3en : 1; <span class="comment">// Bit 3: Dedicated ADC Core #3 Enable</span></div>
<div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c4en : 1; <span class="comment">// Bit 4: Dedicated ADC Core #4 Enable</span></div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c5en : 1; <span class="comment">// Bit 5: Dedicated ADC Core #5 Enable</span></div>
<div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;    <span class="keyword">volatile</span> ADCON3_CxEN_e c6en : 1;    <span class="comment">// Bit 6: Dedicated ADC Core #6 Enable</span></div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor">    #else</span></div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;    <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;    <span class="keyword">volatile</span> ADCON3_SHREN_e shren : 1;   <span class="comment">// Bit 7: Shared ADC Core Enable</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;    <span class="keyword">volatile</span> ADCON3_CLKDIV_e clkdiv : 6; <span class="comment">// Bit 13-8: ADC module source clock divider</span></div>
<div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="keyword">volatile</span> ADCON3_CLKSEL_e clksel : 2; <span class="comment">// Bit 15-14: ADC module source clock selection</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;    } __attribute__((packed)) bits;</div>
<div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;} __attribute__((packed))ADCON3H_t;</div>
<div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        <span class="keyword">volatile</span> ADCON3L_t adcon3l;</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;        <span class="keyword">volatile</span> ADCON3H_t adcon3h;</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;    }bits;</div>
<div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;} ADCON3_t;</div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160; </div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160; </div>
<div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160; </div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    <span class="comment">// REGISTER ADCON4: ANALOG-TO-DIGITAL CONTROL REGISTER 4 LOW/HIGH</span></div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160; </div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor">    #define REG_ADCON4_VALID_DATA_WRITE_MSK    (uint32_t)(0xFFFF0000 | ADCORE_REGISTER_BIT_MSK)</span></div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor">    #define REG_ADCON4_VALID_DATA_READ_MSK     REG_ADCON4_VALID_DATA_WRITE_MSK</span></div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160; </div>
<div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor">    #define REG_ADCON4L_RESET                   0b0000000000000000  </span><span class="comment">// Reset ADCON 4 Low Register</span></div>
<div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">    #define REG_ADCON4L_VALID_DATA_WRITE_MSK    0b0000111100001111  </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="preprocessor">    #define REG_ADCON4L_VALID_DATA_READ_MSK     0b0000111100001111  </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160; </div>
<div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="preprocessor">    #define REG_ADCON4H_RESET                   0b0000000000000000  </span><span class="comment">// Reset ADCON 4 High Register</span></div>
<div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;<span class="preprocessor">    #define REG_ADCON4H_VALID_DATA_WRITE_MSK    0b0000000011111111  </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;<span class="preprocessor">    #define REG_ADCON4H_VALID_DATA_READ_MSK     0b0000000011111111  </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160; </div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;<span class="preprocessor">    #define REG_SYNCTRGSHR_SYNC_TO_SOURCE       0b0100000000000000  </span><span class="comment">// Shared Core synchronized to source clock</span></div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;<span class="preprocessor">    #define REG_SYNCTRGSHR_INDEPENDENT          0b0000000000000000  </span><span class="comment">// Shared Core not synchronized to source clock</span></div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160; </div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG6_SYNC_TO_SOURCE     0b0100000000000000  </span><span class="comment">// Dedicated Core #6 synchronized to source clock</span></div>
<div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG6_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #6 not synchronized to source clock</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG5_SYNC_TO_SOURCE     0b0010000000000000  </span><span class="comment">// Dedicated Core #5 synchronized to source clock</span></div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG5_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #5 not synchronized to source clock</span></div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG4_SYNC_TO_SOURCE     0b0001000000000000  </span><span class="comment">// Dedicated Core #4 synchronized to source clock</span></div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG4_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #4 not synchronized to source clock</span></div>
<div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG3_SYNC_TO_SOURCE     0b0000100000000000  </span><span class="comment">// Dedicated Core #3 synchronized to source clock</span></div>
<div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG3_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #3 not synchronized to source clock</span></div>
<div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG2_SYNC_TO_SOURCE     0b0000010000000000  </span><span class="comment">// Dedicated Core #2 synchronized to source clock</span></div>
<div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG2_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #2 not synchronized to source clock</span></div>
<div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG1_SYNC_TO_SOURCE     0b0000001000000000  </span><span class="comment">// Dedicated Core #1 synchronized to source clock</span></div>
<div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG1_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #1 not synchronized to source clock</span></div>
<div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG0_SYNC_TO_SOURCE     0b0000000100000000  </span><span class="comment">// Dedicated Core #0 synchronized to source clock</span></div>
<div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor">        #define REG_SYNCTRG0_INDEPENDENT        0b0000000000000000  </span><span class="comment">// Dedicated Core #0 not synchronized to source clock</span></div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160; </div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;        ADCON4_SYNCTRGx_SYNC_TO_SOURCE = 0b1, <span class="comment">// ADC core clock is synchronized to selected source clock</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;        ADCON4_SYNCTRGx_INDEPENDENT = 0b0 <span class="comment">// ADC core clock is not synchronized to selected source clock</span></div>
<div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;    } ADCON4_SYNCTRGx_e; <span class="comment">// ADC core clock synchronization</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160; </div>
<div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor">        #define REG_SAMC6EN_ENABLED             0b0000100000000000  </span><span class="comment">// Core #6 synchronized to source clock</span></div>
<div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="preprocessor">        #define REG_SAMC6EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #6 not synchronized to source clock</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 6) </span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor">        #define REG_SAMC5EN_ENABLED             0b0000100000000000  </span><span class="comment">// Core #5 synchronized to source clock</span></div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;<span class="preprocessor">        #define REG_SAMC5EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #5 not synchronized to source clock</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 5) </span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">        #define REG_SAMC4EN_ENABLED             0b0000100000000000  </span><span class="comment">// Core #4 synchronized to source clock</span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">        #define REG_SAMC4EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #4 not synchronized to source clock</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 4) </span></div>
<div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="preprocessor">        #define REG_SAMC3EN_ENABLED             0b0000100000000000  </span><span class="comment">// Core #3 synchronized to source clock</span></div>
<div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;<span class="preprocessor">        #define REG_SAMC3EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #3 not synchronized to source clock</span></div>
<div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 3) </span></div>
<div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="preprocessor">        #define REG_SAMC2EN_ENABLED             0b0000010000000000  </span><span class="comment">// Core #2 synchronized to source clock</span></div>
<div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="preprocessor">        #define REG_SAMC2EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #2 not synchronized to source clock</span></div>
<div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 2) </span></div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">        #define REG_SAMC1EN_ENABLED             0b0000001000000000  </span><span class="comment">// Core #1 synchronized to source clock</span></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="preprocessor">        #define REG_SAMC1EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #1 not synchronized to source clock</span></div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">    #endif </span></div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor">    #if (ADC_CORE_COUNT &gt; 1) </span></div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">        #define REG_SAMC0EN_ENABLED             0b0000000100000000  </span><span class="comment">// Core #0 synchronized to source clock</span></div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;<span class="preprocessor">        #define REG_SAMC0EN_DISABLED            0b0000000000000000  </span><span class="comment">// Core #0 not synchronized to source clock</span></div>
<div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160; </div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;        ADCON4_SAMCxEN_ENABLED = 0b1, <span class="comment">// After trigger, the conversion will be delayed and the ADC core will continue sampling during the time specified by the SAMC&lt;9:0&gt; bits in the ADCORE1L register</span></div>
<div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;        ADCON4_SAMCxEN_DISABLED = 0b0 <span class="comment">// After trigger, the sampling will be stopped immediately and the conversion will be started on the next core clock cycle</span></div>
<div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;    } ADCON4_SAMCxEN_e; <span class="comment">// Dedicated ADC Core 1 Conversion Delay Enable</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160; </div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160; </div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;    <span class="comment">// REGISTER ADCON4H: ANALOG-TO-DIGITAL CONTROL REGISTER 4 HIGH</span></div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;    </div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">    #if defined (__P33SMPS_CH_SLV__)</span></div>
<div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160; </div>
<div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;            ADCON4_C1CHS_S1ANC1 = 0b11, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #1 positive differential input of AN1 </span></div>
<div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;            ADCON4_C1CHS_SPGA2 = 0b10, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #1 PGA2 output</span></div>
<div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;            ADCON4_C1CHS_S1ANA1 = 0b01, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #1 alternative AN1 input</span></div>
<div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;            ADCON4_C1CHS_S1AN1 = 0b00 <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #1 AN1 input</span></div>
<div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;        } ADCON4_C1CHS_e; <span class="comment">// Dedicated ADC Core 1 Input Channel Selection</span></div>
<div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160; </div>
<div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;            ADCON4_C0CHS_S1ANC0 = 0b11, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #01 positive differential input of AN0 </span></div>
<div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;            ADCON4_C0CHS_SPGA1 = 0b10, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #0 PGA1 output</span></div>
<div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;            ADCON4_C0CHS_S1ANA0 = 0b01, <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #0 alternative AN0 input</span></div>
<div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;            ADCON4_C0CHS_S1AN0 = 0b00 <span class="comment">// Dedicated ADC Core 1 Input is Slave Core #0 AN0 input</span></div>
<div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;        } ADCON4_C0CHS_e; <span class="comment">// Dedicated ADC Core 0 Input Channel Selection</span></div>
<div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160; </div>
<div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;<span class="preprocessor">    #elif defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160; </div>
<div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160; </div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C0CHS_ANA0      0b0000000000000001</span></div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C0CHS_AN0       0b0000000000000000</span></div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160; </div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;            ADCON4_C0CHS_ANA0 = 0b01, <span class="comment">// Dedicated ADC Core 0 Input is alternative ANA0 input</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;            ADCON4_C0CHS_AN0 = 0b00 <span class="comment">// Dedicated ADC Core 0 Input is AN0 input</span></div>
<div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;        } ADCON4_C0CHS_e; <span class="comment">// Dedicated ADC Core 0 Input Channel Selection</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160; </div>
<div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160; </div>
<div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C1CHS_ANA1      0b0000000000000100</span></div>
<div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C1CHS_AN1       0b0000000000000000</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160; </div>
<div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;            ADCON4_C1CHS_ANA1 = 0b01, <span class="comment">// Dedicated ADC Core 1 Input is alternative ANA1 input</span></div>
<div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;            ADCON4_C1CHS_AN1 = 0b00 <span class="comment">// Dedicated ADC Core 1 Input is AN1 input</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;        } ADCON4_C1CHS_e; <span class="comment">// Dedicated ADC Core 1 Input Channel Selection</span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160; </div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160; </div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C2CHS_ANA2      0b0000000000010000</span></div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C2CHS_AN2       0b0000000000000000</span></div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160; </div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;            ADCON4_C2CHS_ANA2 = 0b01, <span class="comment">// Dedicated ADC Core 2 Input is alternative ANA2 input</span></div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;            ADCON4_C2CHS_AN2 = 0b00 <span class="comment">// Dedicated ADC Core 2 Input is AN2 input</span></div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;        } ADCON4_C2CHS_e; <span class="comment">// Dedicated ADC Core 2 Input Channel Selection</span></div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160; </div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160; </div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C3CHS_ANA3      0b0000000001000000</span></div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C3CHS_AN3       0b0000000000000000</span></div>
<div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160; </div>
<div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;            ADCON4_C3CHS_ANA3 = 0b01, <span class="comment">// Dedicated ADC Core 3 Input is alternative ANA3 input</span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;            ADCON4_C3CHS_AN3 = 0b00 <span class="comment">// Dedicated ADC Core 3 Input is AN3 input</span></div>
<div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;        } ADCON4_C3CHS_e; <span class="comment">// Dedicated ADC Core 3 Input Channel Selection</span></div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160; </div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160; </div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C4CHS_ANA4      0b0000000100000000</span></div>
<div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C4CHS_AN4       0b0000000000000000</span></div>
<div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160; </div>
<div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;            ADCON4_C4CHS_ANA4 = 0b01, <span class="comment">// Dedicated ADC Core 4 Input is alternative ANA4 input</span></div>
<div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;            ADCON4_C4CHS_AN4 = 0b00 <span class="comment">// Dedicated ADC Core 4 Input is AN4 input</span></div>
<div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;        } ADCON4_C4CHS_e; <span class="comment">// Dedicated ADC Core 4 Input Channel Selection</span></div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160; </div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160; </div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C5CHS_ANA5      0b0000010000000000</span></div>
<div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C5CHS_AN5       0b0000000000000000</span></div>
<div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160; </div>
<div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;            ADCON4_C5CHS_ANA5 = 0b01, <span class="comment">// Dedicated ADC Core 5 Input is alternative ANA5 input</span></div>
<div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;            ADCON4_C5CHS_AN5 = 0b00 <span class="comment">// Dedicated ADC Core 5 Input is AN5 input</span></div>
<div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;        } ADCON4_C5CHS_e; <span class="comment">// Dedicated ADC Core 5 Input Channel Selection</span></div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160; </div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160; </div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C6CHS_ANA5      0b0001000000000000</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor">        #define REG_ADCON4H_C6CHS_AN5       0b0000000000000000</span></div>
<div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160; </div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;        <span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;            ADCON4_C6CHS_ANA6 = 0b01, <span class="comment">// Dedicated ADC Core 6 Input is alternative ANA6 input</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;            ADCON6_C4CHS_AN6 = 0b00 <span class="comment">// Dedicated ADC Core 6 Input is AN6 input</span></div>
<div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;        } ADCON4_C6CHS_e; <span class="comment">// Dedicated ADC Core 6 Input Channel Selection</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160; </div>
<div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160; </div>
<div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160; </div>
<div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc0en : 1;  <span class="comment">// Bit 0: Dedicated ADC Core 0 Conversion Delay Enable</span></div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;            <span class="keyword">volatile</span> unsigned : 1;  <span class="comment">// reserved</span></div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc1en : 1; <span class="comment">// Bit 1: Dedicated ADC Core 1 Conversion Delay Enable</span></div>
<div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc2en : 1; <span class="comment">// Bit 2: Dedicated ADC Core 2 Conversion Delay Enable</span></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc3en : 1; <span class="comment">// Bit 3: Dedicated ADC Core 3 Conversion Delay Enable</span></div>
<div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc4en : 1; <span class="comment">// Bit 4: Dedicated ADC Core 4 Conversion Delay Enable</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc5en : 1; <span class="comment">// Bit 5: Dedicated ADC Core 5 Conversion Delay Enable</span></div>
<div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;            <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc6en : 1; <span class="comment">// Bit 6: Dedicated ADC Core 6 Conversion Delay Enable</span></div>
<div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;            <span class="keyword">volatile</span> unsigned : 1;                  <span class="comment">// Bit 7: reserved</span></div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg0 : 1; <span class="comment">// Bit 8: ADC Core 0 clock synchronization</span></div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg1 : 1; <span class="comment">// Bit 9: ADC Core 1 clock synchronization</span></div>
<div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg2 : 1; <span class="comment">// Bit 10: ADC Core 2 clock synchronization</span></div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg3 : 1; <span class="comment">// Bit 11: ADC Core 3 clock synchronization</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg4 : 1; <span class="comment">// Bit 12: ADC Core 4 clock synchronization</span></div>
<div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg5 : 1; <span class="comment">// Bit 13: ADC Core 5 clock synchronization</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;            <span class="keyword">volatile</span> ADCON4_SYNCTRGx_e synctrg6 : 1; <span class="comment">// Bit 14: ADC Core 6 clock synchronization</span></div>
<div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;            <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;            <span class="keyword">volatile</span> unsigned : 1;                  <span class="comment">// Bit 15: reserved</span></div>
<div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;        }__attribute__((packed)) bits;</div>
<div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;        <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;    } ADCON4L_t;       <span class="comment">// ADCON4L: ADC CONTROL REGISTER 4 LOW</span></div>
<div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;    </div>
<div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;    </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;            <span class="keyword">volatile</span> ADCON4_C0CHS_e c0chs : 2; <span class="comment">// Bit 1-0: ADC Core 0 analog input selection</span></div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;            <span class="keyword">volatile</span> ADCON4_C1CHS_e c1chs : 2; <span class="comment">// Bit 3-2: ADC Core 1 analog input selection</span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;            <span class="keyword">volatile</span> ADCON4_C2CHS_e c2chs : 2; <span class="comment">// Bit 5-4: ADC Core 2 analog input selection</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;            <span class="keyword">volatile</span> ADCON4_C3CHS_e c3chs : 2; <span class="comment">// Bit 7-6: ADC Core 3 analog input selection</span></div>
<div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;            <span class="keyword">volatile</span> ADCON4_C3CHS_e c4chs : 2; <span class="comment">// Bit 9-8: ADC Core 4 analog input selection</span></div>
<div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;            <span class="keyword">volatile</span> ADCON4_C3CHS_e c5chs : 2; <span class="comment">// Bit 11-10: ADC Core 5 analog input selection</span></div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;<span class="preprocessor">            #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;            <span class="keyword">volatile</span> ADCON4_C3CHS_e c6chs : 2; <span class="comment">// Bit 13-12: ADC Core 6 analog input selection</span></div>
<div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;<span class="preprocessor">            #else</span></div>
<div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;            <span class="keyword">volatile</span> unsigned : 2; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;<span class="preprocessor">            #endif</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;            <span class="keyword">volatile</span> unsigned : 2;              <span class="comment">// Bit 15-14: reserved</span></div>
<div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;        } __attribute__((packed)) bits;</div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;    } ADCON4H_t;        <span class="comment">// ADCON4H: ADC CONTROL REGISTER 4 HIGH</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;    </div>
<div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;        <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;            <span class="keyword">volatile</span> ADCON4L_t SAMC_EN; <span class="comment">// Dedicated ADC Core 0-n Conversion Delay Enable bit</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;            <span class="keyword">volatile</span> ADCON4H_t CHS;     <span class="comment">// Dedicated ADC Core 0-n Input Channel Selection bits</span></div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;        } bits;</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;        <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    } ADCON4_t; <span class="comment">// Merged ADC CONTROL REGISTER 4 HIGH/LOW</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160; </div>
<div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160; </div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <span class="comment">// this dummy-memory space will fill the gap when a device doesn&#39;t have dedicated ADc cores</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;    <span class="comment">// and therefore related registers are not implemented</span></div>
<div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;        <span class="keyword">volatile</span> uint32_t : 32; <span class="comment">// (reserved)</span></div>
<div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;    } __attribute__((packed)) ADCON4_t;</div>
<div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160; </div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// end of ADCON4 defines, whcih are only available if dedicated ADC cores are present</span></div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160; </div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;<span class="comment">// REGISTERS ADCON5L/H: ANALOG-TO-DIGITAL CONTROL REGISTER 5 LOW/HIGH</span></div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160; </div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;<span class="preprocessor">#define REG_ADCON5_VALID_DATA_WRITE_MSK     (uint32_t)(0x0F000000 | (ADCORE_REGISTER_BIT_MSK &lt;&lt; 16) | (ADCORE_REGISTER_BIT_MSK &lt;&lt; 8) | ADCORE_REGISTER_BIT_MSK)</span></div>
<div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;<span class="preprocessor">#define REG_ADCON5_VALID_DATA_READ_MSK      (uint32_t)(0x0F000000 | (ADCORE_REGISTER_BIT_MSK &lt;&lt; 16) | ADCORE_REGISTER_BIT_MSK)</span></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;<span class="preprocessor">#define REG_ADCON5_DISABLE_ADC_CORES_MSK    (uint32_t)(0xFFFFFF00)</span></div>
<div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160; </div>
<div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;<span class="preprocessor">#define REG_ADCON5L_RESET                   0b0000000000000000          </span><span class="comment">// Reset ADCON 5 Low Register (all ADC cores turned off)</span></div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;<span class="preprocessor">#define REG_ADCON5L_VALID_DATA_WRITE_MSK    (uint16_t)ADCORE_REGISTER_BIT_MSK   </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;<span class="preprocessor">#define REG_ADCON5L_VALID_DATA_READ_MSK     (uint16_t)((ADCORE_REGISTER_BIT_MSK &lt;&lt; 8) | ADCORE_REGISTER_BIT_MSK)    </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;<span class="preprocessor">#define REG_ADCON5L_DISABLE_ADC_CORES_MSK   (uint16_t)(0xFF00)</span></div>
<div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160; </div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#define REG_ADCON5H_RESET                   (0x0F00)      </span><span class="comment">// Reset ADCON 5 High Register (maximum warm-up time, all ADC CORE READY ISRs off)</span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor">#define REG_ADCON5H_VALID_DATA_WRITE_MSK    (uint16_t)(0x0F00 | ADCORE_REGISTER_BIT_MSK)        </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;<span class="preprocessor">#define REG_ADCON5H_VALID_DATA_READ_MSK     (uint16_t)(0x0F00 | ADCORE_REGISTER_BIT_MSK)        </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160; </div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor">#define REG_ADCON5L_SHRRDY_PWROK            0b1000000000000000      </span><span class="comment">// Sharder ADC Core powered and ready</span></div>
<div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor">#define REG_ADCON5L_SHRRDY_FF               0b0000000000000000      </span><span class="comment">// Sharder ADC Core is not powered</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160; </div>
<div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C0RDY_PWROK         0b0000000100000000      </span><span class="comment">// Dedicated ADC Core #0 powered and ready</span></div>
<div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C0RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #0 is not powered</span></div>
<div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C1RDY_PWROK         0b0000001000000000      </span><span class="comment">// Dedicated ADC Core #1 powered and ready</span></div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C1RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #1 is not powered</span></div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C2RDY_PWROK         0b0000010000000000      </span><span class="comment">// Dedicated ADC Core #2 powered and ready</span></div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C2RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #2 is not powered</span></div>
<div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C3RDY_PWROK         0b0000100000000000      </span><span class="comment">// Dedicated ADC Core #3 powered and ready</span></div>
<div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C3RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #3 is not powered</span></div>
<div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C4RDY_PWROK         0b0001000000000000      </span><span class="comment">// Dedicated ADC Core #4 powered and ready</span></div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C4RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #4 is not powered</span></div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C5RDY_PWROK         0b0010000000000000      </span><span class="comment">// Dedicated ADC Core #5 powered and ready</span></div>
<div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C5RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #5 is not powered</span></div>
<div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C6RDY_PWROK         0b0100000000000000      </span><span class="comment">// Dedicated ADC Core #6 powered and ready</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C6RDY_FF            0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #6 is not powered</span></div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160; </div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="preprocessor">#define RES_ADCON5L_CxRDY(adc_core)     (uint16_t)(pow(2, adc_core) &lt;&lt; 8) </span><span class="comment">// the shared core is always treated as &quot;Core #7&quot;</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160; </div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    ADCON5_CxRDY_STAT_PWROK = 0b1, <span class="comment">// ADC Core #n powered and ready</span></div>
<div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    ADCON5_CxRDY_OFF = 0b0 <span class="comment">// ADC Core is turned off/not powered</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;} ADCON5_CxRDY_e;</div>
<div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160; </div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160; </div>
<div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;<span class="preprocessor">#define REG_ADCON5L_SHRPWR_ON           0b0000000010000000      </span><span class="comment">// Shared ADC Core switched on</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor">#define REG_ADCON5L_SHRPWR_OFF          0b0000000000000000      </span><span class="comment">// Shared ADC Core switched off</span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160; </div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C0PWR_ON            0b0000000000000001      </span><span class="comment">// Dedicated ADC Core #0 powered</span></div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C0PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #0 switched off</span></div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C1PWR_ON            0b0000000000000010      </span><span class="comment">// Dedicated ADC Core #1 powered</span></div>
<div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C1PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #1 switched off</span></div>
<div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C2PWR_ON            0b0000000000000100      </span><span class="comment">// Dedicated ADC Core #2 powered</span></div>
<div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C2PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #2 switched off</span></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C3PWR_ON            0b0000000000001000      </span><span class="comment">// Dedicated ADC Core #3 powered</span></div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C3PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #3 switched off</span></div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C4PWR_ON            0b0000000000010000      </span><span class="comment">// Dedicated ADC Core #4 powered</span></div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C4PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #4 switched off</span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C5PWR_ON            0b0000000000100000      </span><span class="comment">// Dedicated ADC Core #5 powered</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C5PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #5 switched off</span></div>
<div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C6PWR_ON            0b0000000001000000      </span><span class="comment">// Dedicated ADC Core #6 powered</span></div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;<span class="preprocessor">    #define REG_ADCON5L_C6PWR_OFF           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #6 switched off</span></div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160; </div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;<span class="preprocessor">#define REG_ADCON5L_CxPWR(adc_core)     (uint16_t)(pow(2.0, adc_core)) </span><span class="comment">// the shared core is always treated as &quot;Core #7&quot;</span></div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160; </div>
<div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;    ADCON5_CxPWR_ON = 0b1, <span class="comment">// ADC Core #n powered </span></div>
<div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    ADCON5_CxPWR_OFF = 0b0 <span class="comment">// ADC Core is turned off/not powered</span></div>
<div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;} ADCON5_CxPWR_e;</div>
<div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160; </div>
<div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;<span class="comment">// REGISTER ADCON5H: ANALOG-TO-DIGITAL CONTROL REGISTER 5 HIGH</span></div>
<div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160; </div>
<div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_32768  0b0000111100000000  </span><span class="comment">// ADC Power Up Delay 0f 32768 ATADCORE cycles</span></div>
<div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_16384  0b0000111000000000  </span><span class="comment">// ADC Power Up Delay 0f 16384 ATADCORE cycles</span></div>
<div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_8192   0b0000110100000000  </span><span class="comment">// ADC Power Up Delay 0f 8192 ATADCORE cycles</span></div>
<div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_4096   0b0000110000000000  </span><span class="comment">// ADC Power Up Delay 0f 4096 ATADCORE cycles</span></div>
<div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_2048   0b0000101100000000  </span><span class="comment">// ADC Power Up Delay 0f 2048 ATADCORE cycles</span></div>
<div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_1024   0b0000101000000000  </span><span class="comment">// ADC Power Up Delay 0f 1024 ATADCORE cycles</span></div>
<div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_512    0b0000100100000000  </span><span class="comment">// ADC Power Up Delay 0f 512 ATADCORE cycles</span></div>
<div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_256    0b0000100000000000  </span><span class="comment">// ADC Power Up Delay 0f 256 ATADCORE cycles</span></div>
<div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_128    0b0000011100000000  </span><span class="comment">// ADC Power Up Delay 0f 128 ATADCORE cycles</span></div>
<div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_64     0b0000011000000000  </span><span class="comment">// ADC Power Up Delay 0f 64 ATADCORE cycles</span></div>
<div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_32     0b0000010100000000  </span><span class="comment">// ADC Power Up Delay 0f 32 ATADCORE cycles</span></div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_CLK_16     0b0000010000000000  </span><span class="comment">// ADC Power Up Delay 0f 16 ATADCORE cycles</span></div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="preprocessor">#define REG_ADCON5H_WARMTIME_NONE       0b0000000000000000  </span><span class="comment">// (used for bypass during configuraiton, valid WARMTIME must be set before powering on ADC module)</span></div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160; </div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    ADCON5H_WARMTIME_CLK_32768 = 0b1111, <span class="comment">// 32768 Source Clock Periods</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    ADCON5H_WARMTIME_CLK_16384 = 0b1110, <span class="comment">// 16384 Source Clock Periods</span></div>
<div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;    ADCON5H_WARMTIME_CLK_8192 = 0b1101, <span class="comment">// 8192 Source Clock Periods</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;    ADCON5H_WARMTIME_CLK_4096 = 0b1100, <span class="comment">// 4096 Source Clock Periods</span></div>
<div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;    ADCON5H_WARMTIME_CLK_2048 = 0b1011, <span class="comment">// 2048 Source Clock Periods</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    ADCON5H_WARMTIME_CLK_1024 = 0b1010, <span class="comment">// 1024 Source Clock Periods</span></div>
<div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    ADCON5H_WARMTIME_CLK_512 = 0b1001, <span class="comment">// 512 Source Clock Periods</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    ADCON5H_WARMTIME_CLK_256 = 0b1000, <span class="comment">// 256 Source Clock Periods</span></div>
<div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    ADCON5H_WARMTIME_CLK_128 = 0b0111, <span class="comment">// 128 Source Clock Periods</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;    ADCON5H_WARMTIME_CLK_64 = 0b0110, <span class="comment">// 64 Source Clock Periods</span></div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;    ADCON5H_WARMTIME_CLK_32 = 0b0101, <span class="comment">// 32 Source Clock Periods</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;    ADCON5H_WARMTIME_CLK_16 = 0b0100, <span class="comment">// 16 Source Clock Periods    </span></div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    ADCON5H_WARMTIME_NONE = 0b0000 <span class="comment">// (used for bypass during configuration, valid WARMTIME must be set before powering on ADC module)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;} ADCON5_WARMTIME_e; <span class="comment">// ADC Dedicated Core x Power-up Delay bits</span></div>
<div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160; </div>
<div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160; </div>
<div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;<span class="preprocessor">#define REG_ADCON5H_SHRCIE_ENABLED      0b0000000010000000      </span><span class="comment">// Shared ADC Core Ready Interrupt enabled</span></div>
<div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;<span class="preprocessor">#define REG_ADCON5H_SHRCIE_DISABLED     0b0000000000000000      </span><span class="comment">// Shared ADC Core Ready Interrupt disabled</span></div>
<div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160; </div>
<div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C0CIE_ENABLED            0b0000000000000001      </span><span class="comment">// Dedicated ADC Core #0 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C0CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #0 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C1CIE_ENABLED            0b0000000000000010      </span><span class="comment">// Dedicated ADC Core #1 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C1CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #1 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C2CIE_ENABLED            0b0000000000000100      </span><span class="comment">// Dedicated ADC Core #2 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C2CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #2 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C3CIE_ENABLED            0b0000000000001000      </span><span class="comment">// Dedicated ADC Core #3 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C3CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #3 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C4CIE_ENABLED            0b0000000000010000      </span><span class="comment">// Dedicated ADC Core #4 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C4CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #4 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C5CIE_ENABLED            0b0000000000100000      </span><span class="comment">// Dedicated ADC Core #5 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C5CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #5 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;<span class="preprocessor">#if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C6CIE_ENABLED            0b0000000001000000      </span><span class="comment">// Dedicated ADC Core #6 Ready Interrupt enabled</span></div>
<div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor">    #define REG_ADCON5H_C6CIE_DISABLED           0b0000000000000000      </span><span class="comment">// Dedicated ADC Core #6 Ready Interrupt disabled</span></div>
<div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160; </div>
<div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;<span class="preprocessor">#define RES_ADCON5H_CxCIE(adc_core)     (uint16_t)(pow(2, adc_core)) </span><span class="comment">// the shared core is always treated as &quot;Core #7&quot;</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160; </div>
<div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    ADCON5L_CxCIE_ENABLED = 0b1, <span class="comment">// ADC Core #n Ready Interrupt enabled</span></div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;    ADCON5L_CxCIE_DISABLED = 0b0 <span class="comment">// ADC Core #n Ready Interrupt disabled</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;} ADCON5_CxCIE_e;</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160; </div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    </div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C0PWR : 1; <span class="comment">// Bit 0: Dedicated ADC Core #0 Power Enable</span></div>
<div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C1PWR : 1; <span class="comment">// Bit 1: Dedicated ADC Core #1 Power Enable</span></div>
<div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C2PWR : 1; <span class="comment">// Bit 2: Dedicated ADC Core #2 Power Enable</span></div>
<div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C3PWR : 1; <span class="comment">// Bit 3: Dedicated ADC Core #3 Power Enable</span></div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C4PWR : 1; <span class="comment">// Bit 4: Dedicated ADC Core #4 Power Enable</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C5PWR : 1; <span class="comment">// Bit 5: Dedicated ADC Core #5 Power Enable</span></div>
<div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e C6PWR : 1; <span class="comment">// Bit 6: Dedicated ADC Core #6 Power Enable</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160; </div>
<div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxPWR_e SHRPWR : 1; <span class="comment">// Bit 7: Shared ADC Core Power Enable</span></div>
<div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160; </div>
<div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C0RDY : 1; <span class="comment">// Bit 8: Dedicated ADC Core #0 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C1RDY : 1; <span class="comment">// Bit 9: Dedicated ADC Core #1 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C2RDY : 1; <span class="comment">// Bit 10: Dedicated ADC Core #2 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C3RDY : 1; <span class="comment">// Bit 11: Dedicated ADC Core #3 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C4RDY : 1; <span class="comment">// Bit 12: Dedicated ADC Core #4 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C5RDY : 1; <span class="comment">// Bit 13: Dedicated ADC Core #5 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e C6RDY : 1; <span class="comment">// Bit 14: Dedicated ADC Core #6 &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160; </div>
<div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxRDY_e SHRRDY : 1; <span class="comment">// Bit 15: Shared ADC Core &quot;Powered &amp; Ready&quot; Status</span></div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160; </div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;    } __attribute__((packed)) bits;</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;} ADCON5L_t; <span class="comment">// ADCON5L: ADC CONTROL REGISTER 5 LOW</span></div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160; </div>
<div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 1)</span></div>
<div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C0CIE : 1; <span class="comment">// Bit 0: Dedicated ADC Core #0 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 2)</span></div>
<div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C1CIE : 1; <span class="comment">// Bit 1: Dedicated ADC Core #1 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 3)</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C2CIE : 1; <span class="comment">// Bit 2: Dedicated ADC Core #2 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 4)</span></div>
<div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C3CIE : 1; <span class="comment">// Bit 3: Dedicated ADC Core #3 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 5)</span></div>
<div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C4CIE : 1; <span class="comment">// Bit 4: Dedicated ADC Core #4 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 6)</span></div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C5CIE : 1; <span class="comment">// Bit 5: Dedicated ADC Core #5 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor">        #if (ADC_CORE_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e C6CIE : 1; <span class="comment">// Bit 6: Dedicated ADC Core #6 Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160; </div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;        <span class="keyword">volatile</span> ADCON5_CxCIE_e shrcie : 1;      <span class="comment">// Bit 7: Shared ADC Core Ready Common Interrupt Enable</span></div>
<div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;        <span class="keyword">volatile</span> ADCON5_WARMTIME_e warmtime : 4; <span class="comment">// Bit 11-8: ADC Dedicated Core x Power-up Delay</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;        <span class="keyword">volatile</span> unsigned : 4;                   <span class="comment">// Bit 15-12: reserved</span></div>
<div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160; </div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;    } __attribute__((packed)) bits;</div>
<div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;} ADCON5H_t; <span class="comment">// ADCON5H: ADC CONTROL REGISTER 5 HIGH</span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160; </div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        <span class="keyword">volatile</span> ADCON5L_t adcon5l;</div>
<div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;        <span class="keyword">volatile</span> ADCON5H_t adcon5h;</div>
<div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;    } bits;</div>
<div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;}ADCON5_t; <span class="comment">// ADCON5: ADC CONTROL REGISTER 5 HIGH/LOW</span></div>
<div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160; </div>
<div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">// REGISTER 19-11: ADCORExL: DEDICATED ADC CORE x CONTROL REGISTER LOW</span></div>
<div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160; </div>
<div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;<span class="preprocessor">#define REG_ADCORExL_RESET              0b0000001111111111      </span><span class="comment">// Reset ADCOREx Low Register</span></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#define REG_ADCORExL_VALID_DATA_MSK     0b0000001111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160; </div>
<div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor">#define REG_SAMC_MSK                    0b0000001111111111      </span><span class="comment">// ADCOREx Conversion Delay Filter Mask</span></div>
<div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;<span class="preprocessor">#define REG_SAMC(x)                     ((x-2) &amp; REG_SAMC_MSK)  </span><span class="comment">// ADCOREx Conversion Delay Value</span></div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160; </div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="comment">// REGISTER 19-12: ADCORExH: DEDICATED ADC CORE x CONTROL REGISTER HIGH</span></div>
<div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160; </div>
<div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;<span class="preprocessor">#define REG_ADCORExH_RESET              0b0000000000000000      </span><span class="comment">// Reset ADCOREx High Register</span></div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#define REG_ADCORExH_VALID_DATA_MSK     0b0001111101111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160; </div>
<div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="preprocessor">#define REG_EISEL_8TAD                  0b0001110000000000      </span><span class="comment">// ADCOREx Early Interrupt 8 TADs before ready</span></div>
<div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor">#define REG_EISEL_7TAD                  0b0001100000000000      </span><span class="comment">// ADCOREx Early Interrupt 7 TADs before ready</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor">#define REG_EISEL_6TAD                  0b0001010000000000      </span><span class="comment">// ADCOREx Early Interrupt 6 TADs before ready</span></div>
<div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;<span class="preprocessor">#define REG_EISEL_5TAD                  0b0001000000000000      </span><span class="comment">// ADCOREx Early Interrupt 5 TADs before ready</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor">#define REG_EISEL_4TAD                  0b0000110000000000      </span><span class="comment">// ADCOREx Early Interrupt 4 TADs before ready</span></div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;<span class="preprocessor">#define REG_EISEL_3TAD                  0b0000100000000000      </span><span class="comment">// ADCOREx Early Interrupt 3 TADs before ready</span></div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="preprocessor">#define REG_EISEL_2TAD                  0b0000010000000000      </span><span class="comment">// ADCOREx Early Interrupt 2 TADs before ready</span></div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor">#define REG_EISEL_1TAD                  0b0000000000000000      </span><span class="comment">// ADCOREx Early Interrupt 1 TADs before ready</span></div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160; </div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;<span class="comment">// ( ADCORE_EISEL enumeration can be found under ADCON2L declarations )</span></div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160; </div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;<span class="preprocessor">#define REG_ADC_RES_12BIT  0b0000001100000000      </span><span class="comment">// ADC Core Resolution = 12bit</span></div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;<span class="preprocessor">#define REG_ADC_RES_10BIT  0b0000001000000000      </span><span class="comment">// ADC Core Resolution = 10bit</span></div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;<span class="preprocessor">#define REG_ADC_RES_8BIT   0b0000000100000000      </span><span class="comment">// ADC Core Resolution = 8bit</span></div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;<span class="preprocessor">#define REG_ADC_RES_6BIT   0b0000000000000000      </span><span class="comment">// ADC Core Resolution = 6bit</span></div>
<div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160; </div>
<div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">// ( ADCORE_ADCS enumeration can be found under ADCON1H declarations )</span></div>
<div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160; </div>
<div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="preprocessor">#define REG_ADCS_MSK       0b0000000001111111      </span><span class="comment">// ADC Core Clock Divider Filter Mask</span></div>
<div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="preprocessor">#define REG_ADCS(x)        (((volatile uint16_t)(x&gt;&gt;1)) &amp; REG_ADCS_MSK)  </span><span class="comment">// ADC Core Clock Divider Value</span></div>
<div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160; </div>
<div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">// ( ADCORE_RES enumeration can be found under ADCON2L declarations )</span></div>
<div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160; </div>
<div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">// REGISTER 19-13: ADLVLTRGL: ADC LEVEL_SENSITIVE TRIGGER CONTROL REGISTER LOW</span></div>
<div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160; </div>
<div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_RESET             0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGL Low Register</span></div>
<div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_VALID_DATA_MSK    0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160; </div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_ALL_LEVEL         0b1111111111111111      </span><span class="comment">// All ANx inputs are Level-Triggered</span></div>
<div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_ALL_EDGE          0b0000000000000000      </span><span class="comment">// All ANx inputs are Edge-Triggered</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160; </div>
<div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN0_LEVEL         0b0000000000000001      </span><span class="comment">// AN0 is Level-Triggered</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN0_EDGE          0b0000000000000000      </span><span class="comment">// AN0 is Edge-Triggered</span></div>
<div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN1_LEVEL         0b0000000000000010      </span><span class="comment">// AN1 is Level-Triggered</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN1_EDGE          0b0000000000000000      </span><span class="comment">// AN1 is Edge-Triggered</span></div>
<div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN2_LEVEL         0b0000000000000100      </span><span class="comment">// AN2 is Level-Triggered</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN2_EDGE          0b0000000000000000      </span><span class="comment">// AN2 is Edge-Triggered</span></div>
<div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN3_LEVEL         0b0000000000001000      </span><span class="comment">// AN3 is Level-Triggered</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN3_EDGE          0b0000000000000000      </span><span class="comment">// AN3 is Edge-Triggered</span></div>
<div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN4_LEVEL         0b0000000000010000      </span><span class="comment">// AN4 is Level-Triggered</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN4_EDGE          0b0000000000000000      </span><span class="comment">// AN4 is Edge-Triggered</span></div>
<div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN5_LEVEL         0b0000000000100000      </span><span class="comment">// AN5 is Level-Triggered</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN5_EDGE          0b0000000000000000      </span><span class="comment">// AN5 is Edge-Triggered</span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN6_LEVEL         0b0000000001000000      </span><span class="comment">// AN6 is Level-Triggered</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN6_EDGE          0b0000000000000000      </span><span class="comment">// AN6 is Edge-Triggered</span></div>
<div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN7_LEVEL         0b0000000010000000      </span><span class="comment">// AN7 is Level-Triggered</span></div>
<div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN7_EDGE          0b0000000000000000      </span><span class="comment">// AN7 is Edge-Triggered</span></div>
<div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN8_LEVEL         0b0000000100000000      </span><span class="comment">// AN8 is Level-Triggered</span></div>
<div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN8_EDGE          0b0000000000000000      </span><span class="comment">// AN8 is Edge-Triggered</span></div>
<div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN9_LEVEL         0b0000001000000000      </span><span class="comment">// AN9 is Level-Triggered</span></div>
<div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN9_EDGE          0b0000000000000000      </span><span class="comment">// AN9 is Edge-Triggered</span></div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN10_LEVEL        0b0000010000000000      </span><span class="comment">// AN10 is Level-Triggered</span></div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN10_EDGE         0b0000000000000000      </span><span class="comment">// AN10 is Edge-Triggered</span></div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN11_LEVEL        0b0000100000000000      </span><span class="comment">// AN11 is Level-Triggered</span></div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN11_EDGE         0b0000000000000000      </span><span class="comment">// AN11 is Edge-Triggered</span></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN12_LEVEL        0b0001000000000000      </span><span class="comment">// AN12 is Level-Triggered</span></div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN12_EDGE         0b0000000000000000      </span><span class="comment">// AN12 is Edge-Triggered</span></div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN13_LEVEL        0b0010000000000000      </span><span class="comment">// AN13 is Level-Triggered</span></div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN13_EDGE         0b0000000000000000      </span><span class="comment">// AN13 is Edge-Triggered</span></div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN14_LEVEL        0b0100000000000000      </span><span class="comment">// AN14 is Level-Triggered</span></div>
<div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN14_EDGE         0b0000000000000000      </span><span class="comment">// AN14 is Edge-Triggered</span></div>
<div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN15_LEVEL        0b1000000000000000      </span><span class="comment">// AN15 is Level-Triggered</span></div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGL_AN15_EDGE         0b0000000000000000      </span><span class="comment">// AN15 is Edge-Triggered</span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160; </div>
<div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;<span class="comment">// REGISTER 19-14: ADLVLTRGH: ADC LEVEL_SENSITIVE TRIGGER CONTROL REGISTER HIGH</span></div>
<div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160; </div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_RESET             0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_VALID_DATA_MSK    0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160; </div>
<div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_ALL_LEVEL         0b1111111111111111      </span><span class="comment">// All ANx inputs are Level-Triggered</span></div>
<div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_ALL_EDGE          0b0000000000000000      </span><span class="comment">// All ANx inputs are Edge-Triggered</span></div>
<div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160; </div>
<div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN16_LEVEL        0b0000000000000001      </span><span class="comment">// AN16 is Level-Triggered</span></div>
<div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN16_EDGE         0b0000000000000000      </span><span class="comment">// AN16 is Edge-Triggered</span></div>
<div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN17_LEVEL        0b0000000000000010      </span><span class="comment">// AN17 is Level-Triggered</span></div>
<div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN17_EDGE         0b0000000000000000      </span><span class="comment">// AN17 is Edge-Triggered</span></div>
<div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN18_LEVEL        0b0000000000000100      </span><span class="comment">// AN18 is Level-Triggered</span></div>
<div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN18_EDGE         0b0000000000000000      </span><span class="comment">// AN18 is Edge-Triggered</span></div>
<div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN19_LEVEL        0b0000000000001000      </span><span class="comment">// AN19 is Level-Triggered</span></div>
<div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN19_EDGE         0b0000000000000000      </span><span class="comment">// AN19 is Edge-Triggered</span></div>
<div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN20_LEVEL        0b0000000000010000      </span><span class="comment">// AN20 is Level-Triggered</span></div>
<div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN20_EDGE         0b0000000000000000      </span><span class="comment">// AN20 is Edge-Triggered</span></div>
<div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN21_LEVEL        0b0000000000100000      </span><span class="comment">// AN21 is Level-Triggered</span></div>
<div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN21_EDGE         0b0000000000000000      </span><span class="comment">// AN21 is Edge-Triggered</span></div>
<div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN22_LEVEL        0b0000000001000000      </span><span class="comment">// AN22 is Level-Triggered</span></div>
<div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN22_EDGE         0b0000000000000000      </span><span class="comment">// AN22 is Edge-Triggered</span></div>
<div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN23_LEVEL        0b0000000010000000      </span><span class="comment">// AN23 is Level-Triggered</span></div>
<div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN23_EDGE         0b0000000000000000      </span><span class="comment">// AN23 is Edge-Triggered</span></div>
<div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN24_LEVEL        0b0000000100000000      </span><span class="comment">// AN24 is Level-Triggered</span></div>
<div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN24_EDGE         0b0000000000000000      </span><span class="comment">// AN24 is Edge-Triggered</span></div>
<div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN25_LEVEL        0b0000001000000000      </span><span class="comment">// AN25 is Level-Triggered</span></div>
<div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN25_EDGE         0b0000000000000000      </span><span class="comment">// AN25 is Edge-Triggered</span></div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN26_LEVEL        0b0000010000000000      </span><span class="comment">// AN26 is Level-Triggered</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN26_EDGE         0b0000000000000000      </span><span class="comment">// AN26 is Edge-Triggered</span></div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN27_LEVEL        0b0000100000000000      </span><span class="comment">// AN27 is Level-Triggered</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN27_EDGE         0b0000000000000000      </span><span class="comment">// AN27 is Edge-Triggered</span></div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN28_LEVEL        0b0001000000000000      </span><span class="comment">// AN28 is Level-Triggered</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN28_EDGE         0b0000000000000000      </span><span class="comment">// AN28 is Edge-Triggered</span></div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN29_LEVEL        0b0010000000000000      </span><span class="comment">// AN29 is Level-Triggered</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN29_EDGE         0b0000000000000000      </span><span class="comment">// AN29 is Edge-Triggered</span></div>
<div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN30_LEVEL        0b0100000000000000      </span><span class="comment">// AN30 is Level-Triggered</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN30_EDGE         0b0000000000000000      </span><span class="comment">// AN30 is Edge-Triggered</span></div>
<div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN31_LEVEL        0b1000000000000000      </span><span class="comment">// AN31 is Level-Triggered</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor">#define REG_ADLVLTRGH_AN31_EDGE         0b0000000000000000      </span><span class="comment">// AN31 is Edge-Triggered</span></div>
<div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160; </div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    ADLVLTRG_ANx_LEVEL = 0b1, <span class="comment">// ANx is Level-Triggered</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;    ADLVLTRG_ANx_EDGE = 0b0  <span class="comment">// ANx is Edge-Triggered (default)</span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;}ADLVLTRG_e; <span class="comment">// Level Trigger for Corresponding Analog Input Enable bits</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160; </div>
<div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160; </div>
<div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">// REGISTER 19-15: ADEIEH: ADC EARLY INTERRUPT ENABLE REGISTER LOW</span></div>
<div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160; </div>
<div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="preprocessor">#define REG_ADEIEL_RESET                0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="preprocessor">#define REG_ADEIEL_VALID_DATA_MSK       0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="preprocessor">#define REG_ADEIEH_VALID_DATA_MSK       0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160; </div>
<div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="preprocessor">#define REG_ADEIEL_ALL_ENABLED          0b1111111111111111      </span><span class="comment">// Early Interrupt Enabled for all ANx inputs</span></div>
<div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="preprocessor">#define REG_ADEIEL_ALL_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for all ANx inputs</span></div>
<div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160; </div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN0_ENABLED          0b0000000000000001      </span><span class="comment">// Early Interrupt Enabled for AN0 </span></div>
<div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN0_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN0 </span></div>
<div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN1_ENABLED          0b0000000000000010      </span><span class="comment">// Early Interrupt Enabled for AN1</span></div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN1_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN1 </span></div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN2_ENABLED          0b0000000000000100      </span><span class="comment">// Early Interrupt Enabled for AN2</span></div>
<div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN2_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN2 </span></div>
<div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN3_ENABLED          0b0000000000001000      </span><span class="comment">// Early Interrupt Enabled for AN3</span></div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN3_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN3 </span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN4_ENABLED          0b0000000000010000      </span><span class="comment">// Early Interrupt Enabled for AN4</span></div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN4_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN4 </span></div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN5_ENABLED          0b0000000000100000      </span><span class="comment">// Early Interrupt Enabled for AN5</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN5_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN5 </span></div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN6_ENABLED          0b0000000001000000      </span><span class="comment">// Early Interrupt Enabled for AN6</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN6_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN6 </span></div>
<div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN7_ENABLED          0b0000000010000000      </span><span class="comment">// Early Interrupt Enabled for AN7</span></div>
<div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN7_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN7 </span></div>
<div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN8_ENABLED          0b0000000100000000      </span><span class="comment">// Early Interrupt Enabled for AN8</span></div>
<div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN8_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN8 </span></div>
<div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN9_ENABLED          0b0000001000000000      </span><span class="comment">// Early Interrupt Enabled for AN9</span></div>
<div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN9_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN9 </span></div>
<div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN10_ENABLED         0b0000010000000000      </span><span class="comment">// Early Interrupt Enabled for AN10 </span></div>
<div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN10_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN10 </span></div>
<div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN11_ENABLED         0b0000100000000000      </span><span class="comment">// Early Interrupt Enabled for AN11</span></div>
<div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN11_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN11 </span></div>
<div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN12_ENABLED         0b0001000000000000      </span><span class="comment">// Early Interrupt Enabled for AN12</span></div>
<div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN12_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN12 </span></div>
<div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN13_ENABLED         0b0010000000000000      </span><span class="comment">// Early Interrupt Enabled for AN13</span></div>
<div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN13_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN13 </span></div>
<div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN14_ENABLED         0b0100000000000000      </span><span class="comment">// Early Interrupt Enabled for AN14</span></div>
<div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN14_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN14 </span></div>
<div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN15_ENABLED         0b1000000000000000      </span><span class="comment">// Early Interrupt Enabled for AN15</span></div>
<div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor">#define REG_ADEIEL_AN15_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN15</span></div>
<div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160; </div>
<div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">// REGISTER 19-16: ADEIEH: ADC EARLY INTERRUPT ENABLE REGISTER HIGH</span></div>
<div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160; </div>
<div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;<span class="preprocessor">#define REG_ADEIEH_RESET                0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;<span class="preprocessor">#define REG_ADEIEH_VALID_DATA_MSK       0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160; </div>
<div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;<span class="preprocessor">#define REG_ADEIEH_ALL_ENABLED          0b1111111111111111      </span><span class="comment">// Early Interrupt Enabled for all ANx inputs</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor">#define REG_ADEIEH_ALL_DISABLED         0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for all ANx inputs</span></div>
<div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160; </div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN16_ENABLED         0b0000000000000001      </span><span class="comment">// Early Interrupt Enabled for AN16</span></div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN16_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN16 </span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN17_ENABLED         0b0000000000000010      </span><span class="comment">// Early Interrupt Enabled for AN17</span></div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN17_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN17 </span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN18_ENABLED         0b0000000000000100      </span><span class="comment">// Early Interrupt Enabled for AN18</span></div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN18_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN18 </span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN19_ENABLED         0b0000000000001000      </span><span class="comment">// Early Interrupt Enabled for AN19</span></div>
<div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN19_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN19 </span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN20_ENABLED         0b0000000000010000      </span><span class="comment">// Early Interrupt Enabled for AN20</span></div>
<div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN20_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN20 </span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN21_ENABLED         0b0000000000100000      </span><span class="comment">// Early Interrupt Enabled for AN21</span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN21_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN21 </span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN22_ENABLED         0b0000000001000000      </span><span class="comment">// Early Interrupt Enabled for AN22</span></div>
<div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN22_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN22 </span></div>
<div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN23_ENABLED         0b0000000010000000      </span><span class="comment">// Early Interrupt Enabled for AN23</span></div>
<div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN23_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN23 </span></div>
<div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN24_ENABLED         0b0000000100000000      </span><span class="comment">// Early Interrupt Enabled for AN24</span></div>
<div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN24_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN24 </span></div>
<div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN25_ENABLED         0b0000001000000000      </span><span class="comment">// Early Interrupt Enabled for AN25</span></div>
<div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN25_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN25 </span></div>
<div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN26_ENABLED         0b0000010000000000      </span><span class="comment">// Early Interrupt Enabled for AN26</span></div>
<div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN26_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN26 </span></div>
<div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN27_ENABLED         0b0000100000000000      </span><span class="comment">// Early Interrupt Enabled for AN27</span></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN27_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN27 </span></div>
<div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN28_ENABLED         0b0001000000000000      </span><span class="comment">// Early Interrupt Enabled for AN28</span></div>
<div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN28_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN28 </span></div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN29_ENABLED         0b0010000000000000      </span><span class="comment">// Early Interrupt Enabled for AN29</span></div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN29_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN29 </span></div>
<div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN30_ENABLED         0b0100000000000000      </span><span class="comment">// Early Interrupt Enabled for AN30</span></div>
<div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN30_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN30 </span></div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN31_ENABLED         0b1000000000000000      </span><span class="comment">// Early Interrupt Enabled for AN31</span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define REG_ADEIEH_AN31_DISABLED        0b0000000000000000      </span><span class="comment">// Early Interrupt Disabled for AN31</span></div>
<div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160; </div>
<div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;    ADEIE_ANx_ENABLED = 0b1,      <span class="comment">// Early Interrupt Enabled for ANx </span></div>
<div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;    ADEIE_ANx_DISABLED = 0b0      <span class="comment">// Early Interrupt Disabled for ANx </span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;}ADEIE_EIEN_e; </div>
<div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160; </div>
<div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;        <span class="comment">// ---HIGH WORD---</span></div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN0EIE : 1; <span class="comment">// Enable/Disable AN0 Early Interrupt</span></div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN1EIE : 1; <span class="comment">// Enable/Disable AN1 Early Interrupt</span></div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN2EIE : 1; <span class="comment">// Enable/Disable AN2 Early Interrupt</span></div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN3EIE : 1; <span class="comment">// Enable/Disable AN3 Early Interrupt</span></div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN4EIE : 1; <span class="comment">// Enable/Disable AN4 Early Interrupt</span></div>
<div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN5EIE : 1; <span class="comment">// Enable/Disable AN5 Early Interrupt</span></div>
<div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN6EIE : 1; <span class="comment">// Enable/Disable AN6 Early Interrupt</span></div>
<div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN7EIE : 1; <span class="comment">// Enable/Disable AN7 Early Interrupt</span></div>
<div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 7)</span></div>
<div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN8EIE : 1; <span class="comment">// Enable/Disable AN8 Early Interrupt</span></div>
<div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 8)</span></div>
<div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN9EIE : 1; <span class="comment">// Enable/Disable AN9 Early Interrupt</span></div>
<div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02906"></a><span class="lineno"> 2906</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 9)</span></div>
<div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN10EIE : 1; <span class="comment">// Enable/Disable AN10 Early Interrupt</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02909"></a><span class="lineno"> 2909</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02911"></a><span class="lineno"> 2911</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 10)</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN11EIE : 1; <span class="comment">// Enable/Disable AN11 Early Interrupt</span></div>
<div class="line"><a name="l02913"></a><span class="lineno"> 2913</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 11)</span></div>
<div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN12EIE : 1; <span class="comment">// Enable/Disable AN12 Early Interrupt</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 12)</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN13EIE : 1; <span class="comment">// Enable/Disable AN13 Early Interrupt</span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 13)</span></div>
<div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN14EIE : 1; <span class="comment">// Enable/Disable AN14 Early Interrupt</span></div>
<div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 14)</span></div>
<div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN15EIE : 1; <span class="comment">// Enable/Disable AN15 Early Interrupt</span></div>
<div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02934"></a><span class="lineno"> 2934</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160; </div>
<div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;        <span class="comment">// ---HIGH WORD---</span></div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 15)</span></div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN16EIE : 1; <span class="comment">// Enable/Disable AN16 Early Interrupt</span></div>
<div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 16)</span></div>
<div class="line"><a name="l02944"></a><span class="lineno"> 2944</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN17EIE : 1; <span class="comment">// Enable/Disable AN17 Early Interrupt</span></div>
<div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 17)</span></div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN18EIE : 1; <span class="comment">// Enable/Disable AN18 Early Interrupt</span></div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 18)</span></div>
<div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN19EIE : 1; <span class="comment">// Enable/Disable AN19 Early Interrupt</span></div>
<div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 19)</span></div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN20EIE : 1; <span class="comment">// Enable/Disable AN20 Early Interrupt</span></div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 20)</span></div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN21EIE : 1; <span class="comment">// Enable/Disable AN21 Early Interrupt</span></div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02966"></a><span class="lineno"> 2966</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02967"></a><span class="lineno"> 2967</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 21)</span></div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN22EIE : 1; <span class="comment">// Enable/Disable AN22 Early Interrupt</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 22)</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN23EIE : 1; <span class="comment">// Enable/Disable AN23 Early Interrupt</span></div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 23)</span></div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN24EIE : 1; <span class="comment">// Enable/Disable AN24 Early Interrupt</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 24)</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN25EIE : 1; <span class="comment">// Enable/Disable AN25 Early Interrupt</span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 25)</span></div>
<div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN26EIE : 1; <span class="comment">// Enable/Disable AN26 Early Interrupt</span></div>
<div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 26)</span></div>
<div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN27EIE : 1; <span class="comment">// Enable/Disable AN27 Early Interrupt</span></div>
<div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 27)</span></div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN28EIE : 1; <span class="comment">// Enable/Disable AN28 Early Interrupt</span></div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 28)</span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN29EIE : 1; <span class="comment">// Enable/Disable AN29 Early Interrupt</span></div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 29)</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN30EIE : 1; <span class="comment">// Enable/Disable AN30 Early Interrupt</span></div>
<div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 30)</span></div>
<div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;        <span class="keyword">volatile</span> ADEIE_EIEN_e AN31EIE : 1; <span class="comment">// Enable/Disable AN31 Early Interrupt</span></div>
<div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160; </div>
<div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;    }__attribute__((packed)) bits; <span class="comment">// ADC EARLY INTERRUPT ENABLE REGISTER HIGH/LOW BIT FIELD</span></div>
<div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;    <span class="keyword">volatile</span> uint32_t value; <span class="comment">// ADC EARLY INTERRUPT ENABLE REGISTER HIGH/LOW REGISTER VALUE</span></div>
<div class="line"><a name="l03021"></a><span class="lineno"> 3021</span>&#160;} ADEIE_t; <span class="comment">// ADC EARLY INTERRUPT ENABLE REGISTER HIGH/LOW BIT FIELD AND REGISTER VALUE</span></div>
<div class="line"><a name="l03022"></a><span class="lineno"> 3022</span>&#160; </div>
<div class="line"><a name="l03023"></a><span class="lineno"> 3023</span>&#160; </div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;<span class="comment">// REGISTER 19-17: ADEISTATL: ADC EARLY INTERRUPT STATUS REGISTER LOW</span></div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160; </div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_RESET             0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_VALID_DATA_MSK    0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160; </div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN0_SET           0b0000000000000001      </span><span class="comment">// Early Interrupt Status SET for AN0 </span></div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN0_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN0 </span></div>
<div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN1_SET           0b0000000000000010      </span><span class="comment">// Early Interrupt Status SET for AN1</span></div>
<div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN1_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN1 </span></div>
<div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN2_SET           0b0000000000000100      </span><span class="comment">// Early Interrupt Status SET for AN2</span></div>
<div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN2_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN2 </span></div>
<div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN3_SET           0b0000000000001000      </span><span class="comment">// Early Interrupt Status SET for AN3</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN3_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN3 </span></div>
<div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN4_SET           0b0000000000010000      </span><span class="comment">// Early Interrupt Status SET for AN4</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN4_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN4 </span></div>
<div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN5_SET           0b0000000000100000      </span><span class="comment">// Early Interrupt Status SET for AN5</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN5_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN5 </span></div>
<div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN6_SET           0b0000000001000000      </span><span class="comment">// Early Interrupt Status SET for AN6</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN6_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN6 </span></div>
<div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN7_SET           0b0000000010000000      </span><span class="comment">// Early Interrupt Status SET for AN7</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN7_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN7 </span></div>
<div class="line"><a name="l03045"></a><span class="lineno"> 3045</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN8_SET           0b0000000100000000      </span><span class="comment">// Early Interrupt Status SET for AN8</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN8_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN8 </span></div>
<div class="line"><a name="l03047"></a><span class="lineno"> 3047</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN9_SET           0b0000001000000000      </span><span class="comment">// Early Interrupt Status SET for AN9</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN9_CLR           0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN9 </span></div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN10_SET          0b0000010000000000      </span><span class="comment">// Early Interrupt Status SET for AN10 </span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN10_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN10 </span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN11_SET          0b0000100000000000      </span><span class="comment">// Early Interrupt Status SET for AN11</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN11_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN11 </span></div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN12_SET          0b0001000000000000      </span><span class="comment">// Early Interrupt Status SET for AN12</span></div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN12_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN12 </span></div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN13_SET          0b0010000000000000      </span><span class="comment">// Early Interrupt Status SET for AN13</span></div>
<div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN13_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN13 </span></div>
<div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN14_SET          0b0100000000000000      </span><span class="comment">// Early Interrupt Status SET for AN14</span></div>
<div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN14_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN14 </span></div>
<div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN15_SET          0b1000000000000000      </span><span class="comment">// Early Interrupt Status SET for AN15</span></div>
<div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="preprocessor">#define REG_ADEISTATL_AN15_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN15</span></div>
<div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160; </div>
<div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160; </div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">// REGISTER 19-18: ADEISTATH: ADC EARLY INTERRUPT STATUS REGISTER HIGH</span></div>
<div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160; </div>
<div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_RESET             0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_VALID_DATA_MSK    0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160; </div>
<div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN16_SET          0b0000000000000001      </span><span class="comment">// Early Interrupt Status SET for AN16</span></div>
<div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN16_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN16 </span></div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN17_SET          0b0000000000000010      </span><span class="comment">// Early Interrupt Status SET for AN17</span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN17_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN17 </span></div>
<div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN18_SET          0b0000000000000100      </span><span class="comment">// Early Interrupt Status SET for AN18</span></div>
<div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN18_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN18 </span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN19_SET          0b0000000000001000      </span><span class="comment">// Early Interrupt Status SET for AN19</span></div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN19_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN19 </span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN20_SET          0b0000000000010000      </span><span class="comment">// Early Interrupt Status SET for AN20</span></div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN20_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN20 </span></div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN21_SET          0b0000000000100000      </span><span class="comment">// Early Interrupt Status SET for AN21</span></div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN21_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN21 </span></div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN22_SET          0b0000000001000000      </span><span class="comment">// Early Interrupt Status SET for AN22</span></div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN22_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN22 </span></div>
<div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN23_SET          0b0000000010000000      </span><span class="comment">// Early Interrupt Status SET for AN23</span></div>
<div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN23_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN23 </span></div>
<div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN24_SET          0b0000000100000000      </span><span class="comment">// Early Interrupt Status SET for AN24</span></div>
<div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN24_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN24 </span></div>
<div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN25_SET          0b0000001000000000      </span><span class="comment">// Early Interrupt Status SET for AN25</span></div>
<div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN25_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN25 </span></div>
<div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN26_SET          0b0000010000000000      </span><span class="comment">// Early Interrupt Status SET for AN26</span></div>
<div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN26_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN26 </span></div>
<div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN27_SET          0b0000100000000000      </span><span class="comment">// Early Interrupt Status SET for AN27</span></div>
<div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN27_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN27 </span></div>
<div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN28_SET          0b0001000000000000      </span><span class="comment">// Early Interrupt Status SET for AN28</span></div>
<div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN28_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN28 </span></div>
<div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN29_SET          0b0010000000000000      </span><span class="comment">// Early Interrupt Status SET for AN29</span></div>
<div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN29_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN29 </span></div>
<div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN30_SET          0b0100000000000000      </span><span class="comment">// Early Interrupt Status SET for AN30</span></div>
<div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN30_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN30 </span></div>
<div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN31_SET          0b1000000000000000      </span><span class="comment">// Early Interrupt Status SET for AN31</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor">#define REG_ADEISTATH_AN31_CLR          0b0000000000000000      </span><span class="comment">// Early Interrupt Status CLEARED for AN31</span></div>
<div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160; </div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160; </div>
<div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="comment">// REGISTER 19-19: ADMOD0L: ADC INPUT MODE CONTROL REGISTER 0 LOW</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160; </div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_RESET                0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_VALID_DATA_MSK       0b1111111111111111     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160; </div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN0_DIFF             0b0000000000000010      </span><span class="comment">// AN0 operates in Differential mode</span></div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN0_SNGE             0b0000000000000000      </span><span class="comment">// AN0 operates in single ended mode</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN1_DIFF             0b0000000000001000      </span><span class="comment">// AN1 operates in Differential mode</span></div>
<div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN1_SNGE             0b0000000000000000      </span><span class="comment">// AN1 operates in single ended mode</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN2_DIFF             0b0000000000100000      </span><span class="comment">// AN2 operates in Differential mode</span></div>
<div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN2_SNGE             0b0000000000000000      </span><span class="comment">// AN2 operates in single ended mode</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN3_DIFF             0b0000000010000000      </span><span class="comment">// AN3 operates in Differential mode</span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN3_SNGE             0b0000000000000000      </span><span class="comment">// AN3 operates in single ended mode</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN4_DIFF             0b0000001000000000      </span><span class="comment">// AN4 operates in Differential mode</span></div>
<div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN4_SNGE             0b0000000000000000      </span><span class="comment">// AN4 operates in single ended mode</span></div>
<div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN5_DIFF             0b0000100000000000      </span><span class="comment">// AN5 operates in Differential mode</span></div>
<div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN5_SNGE             0b0000000000000000      </span><span class="comment">// AN5 operates in single ended mode</span></div>
<div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN6_DIFF             0b0010000000000000      </span><span class="comment">// AN6 operates in Differential mode</span></div>
<div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN6_SNGE             0b0000000000000000      </span><span class="comment">// AN6 operates in single ended mode</span></div>
<div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN7_DIFF             0b1000000000000000      </span><span class="comment">// AN7 operates in Differential mode</span></div>
<div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN7_SNGE             0b0000000000000000      </span><span class="comment">// AN7 operates in single ended mode</span></div>
<div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160; </div>
<div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN0_SIGNED           0b0000000000000001      </span><span class="comment">// In differential mode AN0 output will be signed</span></div>
<div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN0_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN0 output will be unsigned</span></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN1_SIGNED           0b0000000000000100      </span><span class="comment">// In differential mode AN1 output will be signed</span></div>
<div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN1_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN1 output will be unsigned</span></div>
<div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN2_SIGNED           0b0000000000010000      </span><span class="comment">// In differential mode AN2 output will be signed</span></div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN2_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN2 output will be unsigned</span></div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN3_SIGNED           0b0000000001000000      </span><span class="comment">// In differential mode AN3 output will be signed</span></div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN3_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN3 output will be unsigned</span></div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN4_SIGNED           0b0000000100000000      </span><span class="comment">// In differential mode AN4 output will be signed</span></div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN4_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN4 output will be unsigned</span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN5_SIGNED           0b0000010000000000      </span><span class="comment">// In differential mode AN5 output will be signed</span></div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN5_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN5 output will be unsigned</span></div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN6_SIGNED           0b0001000000000000      </span><span class="comment">// In differential mode AN6 output will be signed</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN6_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN6 output will be unsigned</span></div>
<div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN7_SIGNED           0b0100000000000000      </span><span class="comment">// In differential mode AN7 output will be signed</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor">#define REG_ADMOD0L_AN7_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN7 output will be unsigned</span></div>
<div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160; </div>
<div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160; </div>
<div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">// REGISTER 19-20: ADMOD0H: ADC INPUT MODE CONTROL REGISTER 0 HIGH</span></div>
<div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160; </div>
<div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_RESET                0b0000000000000000      </span><span class="comment">// Reset ADMOD0H High Register</span></div>
<div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_VALID_DATA_MSK       0b1111111111111111     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160; </div>
<div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN8_DIFF             0b0000000000000010      </span><span class="comment">// AN8 operates in Differential mode</span></div>
<div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN8_SNGE             0b0000000000000000      </span><span class="comment">// AN8 operates in single ended mode</span></div>
<div class="line"><a name="l03149"></a><span class="lineno"> 3149</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN9_DIFF             0b0000000000001000      </span><span class="comment">// AN9 operates in Differential mode</span></div>
<div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN9_SNGE             0b0000000000000000      </span><span class="comment">// AN9 operates in single ended mode</span></div>
<div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN10_DIFF            0b0000000000100000      </span><span class="comment">// AN10 operates in Differential mode</span></div>
<div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN10_SNGE            0b0000000000000000      </span><span class="comment">// AN10 operates in single ended mode</span></div>
<div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN11_DIFF            0b0000000010000000      </span><span class="comment">// AN11 operates in Differential mode</span></div>
<div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN11_SNGE            0b0000000000000000      </span><span class="comment">// AN11 operates in single ended mode</span></div>
<div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN12_DIFF            0b0000001000000000      </span><span class="comment">// AN12 operates in Differential mode</span></div>
<div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN12_SNGE            0b0000000000000000      </span><span class="comment">// AN12 operates in single ended mode</span></div>
<div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN13_DIFF            0b0000100000000000      </span><span class="comment">// AN13 operates in Differential mode</span></div>
<div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN13_SNGE            0b0000000000000000      </span><span class="comment">// AN13 operates in single ended mode</span></div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN14_DIFF            0b0010000000000000      </span><span class="comment">// AN14 operates in Differential mode</span></div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN14_SNGE            0b0000000000000000      </span><span class="comment">// AN14 operates in single ended mode</span></div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN15_DIFF            0b1000000000000000      </span><span class="comment">// AN15 operates in Differential mode</span></div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN15_SNGE            0b0000000000000000      </span><span class="comment">// AN15 operates in single ended mode</span></div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160; </div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN8_SIGNED           0b0000000000000001      </span><span class="comment">// In differential mode AN8 output will be signed</span></div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN8_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN8 output will be unsigned</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN9_SIGNED           0b0000000000000100      </span><span class="comment">// In differential mode AN9 output will be signed</span></div>
<div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN9_UNSIGNED         0b0000000000000000      </span><span class="comment">// In differential mode AN9 output will be unsigned</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN10_SIGNED          0b0000000000010000      </span><span class="comment">// In differential mode AN10 output will be signed</span></div>
<div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN10_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN10 output will be unsigned</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN11_SIGNED          0b0000000001000000      </span><span class="comment">// In differential mode AN11 output will be signed</span></div>
<div class="line"><a name="l03171"></a><span class="lineno"> 3171</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN11_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN11 output will be unsigned</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN12_SIGNED          0b0000000100000000      </span><span class="comment">// In differential mode AN12 output will be signed</span></div>
<div class="line"><a name="l03173"></a><span class="lineno"> 3173</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN12_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN12 output will be unsigned</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN13_SIGNED          0b0000010000000000      </span><span class="comment">// In differential mode AN13 output will be signed</span></div>
<div class="line"><a name="l03175"></a><span class="lineno"> 3175</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN13_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN13 output will be unsigned</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN14_SIGNED          0b0001000000000000      </span><span class="comment">// In differential mode AN14 output will be signed</span></div>
<div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN14_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN14 output will be unsigned</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN15_SIGNED          0b0100000000000000      </span><span class="comment">// In differential mode AN15 output will be signed</span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#define REG_ADMOD0H_AN15_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN15 output will be unsigned</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160; </div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160; </div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;<span class="preprocessor">#define REG_ADMOD0_AN_SET(x)   ((uint32_t)(pow(2, x)))  </span><span class="comment">// Macro to set register bit based on ANx input number</span></div>
<div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160; </div>
<div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;    ADMOD0H_DIFF_DIFF = 0b1,    <span class="comment">// ANx operates in Differential mode</span></div>
<div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;    ADMOD0H_DIFF_SNGE = 0b0     <span class="comment">// ANx operates in single ended mode</span></div>
<div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;} ADMOD0_DIFF_e;    </div>
<div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160; </div>
<div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;    ADMOD0_SIGN_SIGNED = 0b1,   <span class="comment">// ANx AN8 output value will be signed</span></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;    ADMOD0_SIGN_UNSIGNED = 0b0  <span class="comment">// ANx AN8 output value will be unsigned</span></div>
<div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;} ADMOD0_SIGN_e;    </div>
<div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160; </div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;    </div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN0DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN0SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN1DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN1SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN2DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN2SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN3DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN3SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160; </div>
<div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN4DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN4SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN5DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN5SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN6DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN6SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN7DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN7SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160; </div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN8DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN8SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN9DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN9SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN10DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN10SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN11DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN11SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160; </div>
<div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN12DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN12SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN13DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN13SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03228"></a><span class="lineno"> 3228</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN14DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN14SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;        <span class="keyword">volatile</span> ADMOD0_DIFF_e AN15DIFF : 1; <span class="comment">// Differential/Single Ended mode selection bit</span></div>
<div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;        <span class="keyword">volatile</span> ADMOD0_SIGN_e AN15SIGN : 1; <span class="comment">// signed/unsigned ANx result selection bit</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160; </div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;    }__attribute__((packed))bits;</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;} ADMOD0_t;</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160; </div>
<div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160; </div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="comment">// REGISTER 19-21: ADMOD1L: ADC INPUT MODE CONTROL REGISTER 1 LOW</span></div>
<div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160; </div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_RESET                0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_VALID_DATA_MSK       0b0000111111111111     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160; </div>
<div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN16_DIFF            0b0000000000000010      </span><span class="comment">// AN16 operates in Differential mode</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN16_SNGE            0b0000000000000000      </span><span class="comment">// AN16 operates in single ended mode</span></div>
<div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN17_DIFF            0b0000000000001000      </span><span class="comment">// AN17 operates in Differential mode</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN17_SNGE            0b0000000000000000      </span><span class="comment">// AN17 operates in single ended mode</span></div>
<div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN18_DIFF            0b0000000000100000      </span><span class="comment">// AN18 operates in Differential mode</span></div>
<div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN18_SNGE            0b0000000000000000      </span><span class="comment">// AN18 operates in single ended mode</span></div>
<div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN19_DIFF            0b0000000010000000      </span><span class="comment">// AN19 operates in Differential mode</span></div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN19_SNGE            0b0000000000000000      </span><span class="comment">// AN19 operates in single ended mode</span></div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN20_DIFF            0b0000001000000000      </span><span class="comment">// AN20 operates in Differential mode</span></div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN20_SNGE            0b0000000000000000      </span><span class="comment">// AN20 operates in single ended mode</span></div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN21_DIFF            0b0000100000000000      </span><span class="comment">// AN21 operates in Differential mode</span></div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN21_SNGE            0b0000000000000000      </span><span class="comment">// AN21 operates in single ended mode</span></div>
<div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN22_DIFF            0b0010000000000000      </span><span class="comment">// AN22 operates in Differential mode</span></div>
<div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN22_SNGE            0b0000000000000000      </span><span class="comment">// AN22 operates in single ended mode</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN23_DIFF            0b1000000000000000      </span><span class="comment">// AN23 operates in Differential mode</span></div>
<div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN23_SNGE            0b0000000000000000      </span><span class="comment">// AN23 operates in single ended mode</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160; </div>
<div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN16_SIGNED          0b0000000000000001      </span><span class="comment">// In differential mode AN8 output will be signed</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN16_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN8 output will be unsigned</span></div>
<div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN17_SIGNED          0b0000000000000100      </span><span class="comment">// In differential mode AN9 output will be signed</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN17_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN9 output will be unsigned</span></div>
<div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN18_SIGNED          0b0000000000010000      </span><span class="comment">// In differential mode AN10 output will be signed</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN18_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN10 output will be unsigned</span></div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN19_SIGNED          0b0000000001000000      </span><span class="comment">// In differential mode AN11 output will be signed</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN19_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN11 output will be unsigned</span></div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN20_SIGNED          0b0000000100000000      </span><span class="comment">// In differential mode AN12 output will be signed</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN20_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN12 output will be unsigned</span></div>
<div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN21_SIGNED          0b0000010000000000      </span><span class="comment">// In differential mode AN13 output will be signed</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN21_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN13 output will be unsigned</span></div>
<div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN22_SIGNED          0b0001000000000000      </span><span class="comment">// In differential mode AN14 output will be signed</span></div>
<div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN22_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN14 output will be unsigned</span></div>
<div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN23_SIGNED          0b0100000000000000      </span><span class="comment">// In differential mode AN15 output will be signed</span></div>
<div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;<span class="preprocessor">#define REG_ADMOD1L_AN23_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN15 output will be unsigned</span></div>
<div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160; </div>
<div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160; </div>
<div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;<span class="preprocessor">#ifdef ADMOD1H</span></div>
<div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;<span class="comment">// REGISTER 19-xx: ADMOD1H: ADC INPUT MODE CONTROL REGISTER 1 HIGH</span></div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160; </div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_RESET                0b0000000000000000      </span><span class="comment">// Reset ADMOD0H High Register</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_VALID_DATA_MSK       0b1111111111111111     </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160; </div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN24_DIFF            0b0000000000000010      </span><span class="comment">// AN24 operates in Differential mode</span></div>
<div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN24_SNGE            0b0000000000000000      </span><span class="comment">// AN24 operates in single ended mode</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN25_DIFF            0b0000000000001000      </span><span class="comment">// AN25 operates in Differential mode</span></div>
<div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN25_SNGE            0b0000000000000000      </span><span class="comment">// AN25 operates in single ended mode</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN26_DIFF            0b0000000000100000      </span><span class="comment">// AN26 operates in Differential mode</span></div>
<div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN26_SNGE            0b0000000000000000      </span><span class="comment">// AN26 operates in single ended mode</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN27_DIFF            0b0000000010000000      </span><span class="comment">// AN27 operates in Differential mode</span></div>
<div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN27_SNGE            0b0000000000000000      </span><span class="comment">// AN27 operates in single ended mode</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN28_DIFF            0b0000001000000000      </span><span class="comment">// AN28 operates in Differential mode</span></div>
<div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN28_SNGE            0b0000000000000000      </span><span class="comment">// AN28 operates in single ended mode</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN29_DIFF            0b0000100000000000      </span><span class="comment">// AN29 operates in Differential mode</span></div>
<div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN29_SNGE            0b0000000000000000      </span><span class="comment">// AN29 operates in single ended mode</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN30_DIFF            0b0010000000000000      </span><span class="comment">// AN30 operates in Differential mode</span></div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN30_SNGE            0b0000000000000000      </span><span class="comment">// AN30 operates in single ended mode</span></div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN31_DIFF            0b1000000000000000      </span><span class="comment">// AN31 operates in Differential mode</span></div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN31_SNGE            0b0000000000000000      </span><span class="comment">// AN31 operates in single ended mode</span></div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160; </div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN24_SIGNED          0b0000000000000001      </span><span class="comment">// In differential mode AN24 output will be signed</span></div>
<div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN24_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN24 output will be unsigned</span></div>
<div class="line"><a name="l03303"></a><span class="lineno"> 3303</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN25_SIGNED          0b0000000000000100      </span><span class="comment">// In differential mode AN25 output will be signed</span></div>
<div class="line"><a name="l03304"></a><span class="lineno"> 3304</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN25_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN25 output will be unsigned</span></div>
<div class="line"><a name="l03305"></a><span class="lineno"> 3305</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN26_SIGNED          0b0000000000010000      </span><span class="comment">// In differential mode AN26 output will be signed</span></div>
<div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN26_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN26 output will be unsigned</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN27_SIGNED          0b0000000001000000      </span><span class="comment">// In differential mode AN27 output will be signed</span></div>
<div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN27_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN27 output will be unsigned</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN28_SIGNED          0b0000000100000000      </span><span class="comment">// In differential mode AN28 output will be signed</span></div>
<div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN28_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN28 output will be unsigned</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN29_SIGNED          0b0000010000000000      </span><span class="comment">// In differential mode AN29 output will be signed</span></div>
<div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN29_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN29 output will be unsigned</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN30_SIGNED          0b0001000000000000      </span><span class="comment">// In differential mode AN30 output will be signed</span></div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN30_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN30 output will be unsigned</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN31_SIGNED          0b0100000000000000      </span><span class="comment">// In differential mode AN31 output will be signed</span></div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;<span class="preprocessor">#define REG_ADMOD1H_AN31_UNSIGNED        0b0000000000000000      </span><span class="comment">// In differential mode AN31 output will be unsigned</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160; </div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160; </div>
<div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;<span class="comment">// REGISTER 19-22: ADIEL: ADC INTERRUPT ENABLE REGISTER LOW</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160; </div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#define REG_ADIEL_RESET                 0b0000000000000000      </span><span class="comment">// Reset ADIEL Low Register</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor">#define REG_ADIEL_VALID_DATA_MSK        0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160; </div>
<div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;<span class="preprocessor">#define REG_ADIEL_ALL_ENABLED           0b1111111111111111      </span><span class="comment">// Interrupt enabled for all ANx inputs</span></div>
<div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;<span class="preprocessor">#define REG_ADIEL_ALL_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for all ANx inputs </span></div>
<div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160; </div>
<div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN0_ENABLED           0b0000000000000001      </span><span class="comment">// Interrupt enabled for AN0 </span></div>
<div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN0_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN0 </span></div>
<div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN1_ENABLED           0b0000000000000010      </span><span class="comment">// Interrupt enabled for AN1</span></div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN1_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN1 </span></div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN2_ENABLED           0b0000000000000100      </span><span class="comment">// Interrupt enabled for AN2</span></div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN2_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN2 </span></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN3_ENABLED           0b0000000000001000      </span><span class="comment">// Interrupt enabled for AN3</span></div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN3_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN3 </span></div>
<div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN4_ENABLED           0b0000000000010000      </span><span class="comment">// Interrupt enabled for AN4</span></div>
<div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN4_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN4 </span></div>
<div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN5_ENABLED           0b0000000000100000      </span><span class="comment">// Interrupt enabled for AN5</span></div>
<div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN5_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN5 </span></div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN6_ENABLED           0b0000000001000000      </span><span class="comment">// Interrupt enabled for AN6</span></div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN6_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN6 </span></div>
<div class="line"><a name="l03342"></a><span class="lineno"> 3342</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN7_ENABLED           0b0000000010000000      </span><span class="comment">// Interrupt enabled for AN7</span></div>
<div class="line"><a name="l03343"></a><span class="lineno"> 3343</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN7_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN7 </span></div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN8_ENABLED           0b0000000100000000      </span><span class="comment">// Interrupt enabled for AN8</span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN8_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN8 </span></div>
<div class="line"><a name="l03346"></a><span class="lineno"> 3346</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN9_ENABLED           0b0000001000000000      </span><span class="comment">// Interrupt enabled for AN9</span></div>
<div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN9_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN9 </span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN10_ENABLED          0b0000010000000000      </span><span class="comment">// Interrupt enabled for AN10 </span></div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN10_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN10 </span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN11_ENABLED          0b0000100000000000      </span><span class="comment">// Interrupt enabled for AN11</span></div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN11_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN11 </span></div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN12_ENABLED          0b0001000000000000      </span><span class="comment">// Interrupt enabled for AN12</span></div>
<div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN12_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN12 </span></div>
<div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN13_ENABLED          0b0010000000000000      </span><span class="comment">// Interrupt enabled for AN13</span></div>
<div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN13_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN13 </span></div>
<div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN14_ENABLED          0b0100000000000000      </span><span class="comment">// Interrupt enabled for AN14</span></div>
<div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN14_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN14 </span></div>
<div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN15_ENABLED          0b1000000000000000      </span><span class="comment">// Interrupt enabled for AN15</span></div>
<div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="preprocessor">#define REG_ADIEL_AN15_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN15</span></div>
<div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160; </div>
<div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160; </div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">// REGISTER 19-23: ADIEH: ADC INTERRUPT ENABLE REGISTER HIGH</span></div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160; </div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;<span class="preprocessor">#define REG_ADIEH_RESET                 0b0000000000000000      </span><span class="comment">// Reset ADIEH High Register</span></div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;<span class="preprocessor">#define REG_ADIEH_VALID_DATA_MSK        0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160; </div>
<div class="line"><a name="l03367"></a><span class="lineno"> 3367</span>&#160;<span class="preprocessor">#define REG_ADIEH_ALL_DISABLED          0b0000000000000000      </span><span class="comment">// Interrupt disabled for all ANx inputs</span></div>
<div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;<span class="preprocessor">#define REG_ADIEH_ALL_ENABLED           0b1111111111111111      </span><span class="comment">// Interrupt enabled for all ANx inputs</span></div>
<div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160; </div>
<div class="line"><a name="l03370"></a><span class="lineno"> 3370</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN16_ENABLED          0b0000000000000001      </span><span class="comment">// Interrupt enabled for AN16</span></div>
<div class="line"><a name="l03371"></a><span class="lineno"> 3371</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN16_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN16 </span></div>
<div class="line"><a name="l03372"></a><span class="lineno"> 3372</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN17_ENABLED          0b0000000000000010      </span><span class="comment">// Interrupt enabled for AN17</span></div>
<div class="line"><a name="l03373"></a><span class="lineno"> 3373</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN17_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN17 </span></div>
<div class="line"><a name="l03374"></a><span class="lineno"> 3374</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN18_ENABLED          0b0000000000000100      </span><span class="comment">// Interrupt enabled for AN18</span></div>
<div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN18_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN18 </span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN19_ENABLED          0b0000000000001000      </span><span class="comment">// Interrupt enabled for AN19</span></div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN19_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN19 </span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN20_ENABLED          0b0000000000010000      </span><span class="comment">// Interrupt enabled for AN20</span></div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN20_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN20 </span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN21_ENABLED          0b0000000000100000      </span><span class="comment">// Interrupt enabled for AN21</span></div>
<div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN21_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN21 </span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN22_ENABLED          0b0000000001000000      </span><span class="comment">// Interrupt enabled for AN22</span></div>
<div class="line"><a name="l03383"></a><span class="lineno"> 3383</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN22_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN22 </span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN23_ENABLED          0b0000000010000000      </span><span class="comment">// Interrupt enabled for AN23</span></div>
<div class="line"><a name="l03385"></a><span class="lineno"> 3385</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN23_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN23 </span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN24_ENABLED          0b0000000100000000      </span><span class="comment">// Interrupt enabled for AN24</span></div>
<div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN24_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN24 </span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN25_ENABLED          0b0000001000000000      </span><span class="comment">// Interrupt enabled for AN25</span></div>
<div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN25_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN25 </span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN26_ENABLED          0b0000010000000000      </span><span class="comment">// Interrupt enabled for AN26</span></div>
<div class="line"><a name="l03391"></a><span class="lineno"> 3391</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN26_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN26 </span></div>
<div class="line"><a name="l03392"></a><span class="lineno"> 3392</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN27_ENABLED          0b0000100000000000      </span><span class="comment">// Interrupt enabled for AN27</span></div>
<div class="line"><a name="l03393"></a><span class="lineno"> 3393</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN27_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN27 </span></div>
<div class="line"><a name="l03394"></a><span class="lineno"> 3394</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN28_ENABLED          0b0001000000000000      </span><span class="comment">// Interrupt enabled for AN28</span></div>
<div class="line"><a name="l03395"></a><span class="lineno"> 3395</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN28_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN28 </span></div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN29_ENABLED          0b0010000000000000      </span><span class="comment">// Interrupt enabled for AN29</span></div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN29_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN29 </span></div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN30_ENABLED          0b0100000000000000      </span><span class="comment">// Interrupt enabled for AN30</span></div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN30_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN30 </span></div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN31_ENABLED          0b1000000000000000      </span><span class="comment">// Interrupt enabled for AN31</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor">#define REG_ADIEH_AN31_DISABLED         0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN31</span></div>
<div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160; </div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160; </div>
<div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;    ADIE_ANx_ENABLED = 0b1,      <span class="comment">// Interrupt Generation Enabled for ANx </span></div>
<div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    ADIE_ANx_DISABLED = 0b0      <span class="comment">// Interrupt Generation Disabled for ANx </span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;}ADIE_IE_e; </div>
<div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160; </div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an0ie : 1; <span class="comment">// Enable/Disable AN0 Interrupt Generation</span></div>
<div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an1ie : 1; <span class="comment">// Enable/Disable AN1 Interrupt Generation</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an2ie : 1; <span class="comment">// Enable/Disable AN2 Interrupt Generation</span></div>
<div class="line"><a name="l03414"></a><span class="lineno"> 3414</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an3ie : 1; <span class="comment">// Enable/Disable AN3 Interrupt Generation</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an4ie : 1; <span class="comment">// Enable/Disable AN4 Interrupt Generation</span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an5ie : 1; <span class="comment">// Enable/Disable AN5 Interrupt Generation</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an6ie : 1; <span class="comment">// Enable/Disable AN6 Interrupt Generation</span></div>
<div class="line"><a name="l03418"></a><span class="lineno"> 3418</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an7ie : 1; <span class="comment">// Enable/Disable AN7 Interrupt Generation</span></div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 7)</span></div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an8ie : 1; <span class="comment">// Enable/Disable AN8 Interrupt Generation</span></div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 8)</span></div>
<div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an9ie : 1; <span class="comment">// Enable/Disable AN9 Interrupt Generation</span></div>
<div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 9)</span></div>
<div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an10ie : 1; <span class="comment">// Enable/Disable AN10 Interrupt Generation</span></div>
<div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 10)</span></div>
<div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an11ie : 1; <span class="comment">// Enable/Disable AN11 Interrupt Generation</span></div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 11)</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an12ie : 1; <span class="comment">// Enable/Disable AN12 Interrupt Generation</span></div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 12)</span></div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an13ie : 1; <span class="comment">// Enable/Disable AN13 Interrupt Generation</span></div>
<div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 13)</span></div>
<div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an14ie : 1; <span class="comment">// Enable/Disable AN14 Interrupt Generation</span></div>
<div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160; </div>
<div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 14)</span></div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an15ie : 1; <span class="comment">// Enable/Disable AN15 Interrupt Generation</span></div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;        <span class="comment">// ---------------------------</span></div>
<div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 15)</span></div>
<div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an16ie : 1; <span class="comment">// Enable/Disable AN16 Interrupt Generation</span></div>
<div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03464"></a><span class="lineno"> 3464</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160; </div>
<div class="line"><a name="l03467"></a><span class="lineno"> 3467</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 16)</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an17ie : 1; <span class="comment">// Enable/Disable AN17 Interrupt Generation</span></div>
<div class="line"><a name="l03469"></a><span class="lineno"> 3469</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 17)</span></div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an18ie : 1; <span class="comment">// Enable/Disable AN18 Interrupt Generation</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03475"></a><span class="lineno"> 3475</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03477"></a><span class="lineno"> 3477</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 18)</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an19ie : 1; <span class="comment">// Enable/Disable AN19 Interrupt Generation</span></div>
<div class="line"><a name="l03479"></a><span class="lineno"> 3479</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 19)</span></div>
<div class="line"><a name="l03483"></a><span class="lineno"> 3483</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an20ie : 1; <span class="comment">// Enable/Disable AN20 Interrupt Generation</span></div>
<div class="line"><a name="l03484"></a><span class="lineno"> 3484</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03485"></a><span class="lineno"> 3485</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03486"></a><span class="lineno"> 3486</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03487"></a><span class="lineno"> 3487</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 20)</span></div>
<div class="line"><a name="l03488"></a><span class="lineno"> 3488</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an21ie : 1; <span class="comment">// Enable/Disable AN21 Interrupt Generation</span></div>
<div class="line"><a name="l03489"></a><span class="lineno"> 3489</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03490"></a><span class="lineno"> 3490</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03491"></a><span class="lineno"> 3491</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03492"></a><span class="lineno"> 3492</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 21)</span></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an22ie : 1; <span class="comment">// Enable/Disable AN22 Interrupt Generation</span></div>
<div class="line"><a name="l03494"></a><span class="lineno"> 3494</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03495"></a><span class="lineno"> 3495</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 22)</span></div>
<div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an23ie : 1; <span class="comment">// Enable/Disable AN23 Interrupt Generation</span></div>
<div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 23)</span></div>
<div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an24ie : 1; <span class="comment">// Enable/Disable AN24 Interrupt Generation</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03505"></a><span class="lineno"> 3505</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03507"></a><span class="lineno"> 3507</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 24)</span></div>
<div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an25ie : 1; <span class="comment">// Enable/Disable AN25 Interrupt Generation</span></div>
<div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03510"></a><span class="lineno"> 3510</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 25)</span></div>
<div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an26ie : 1; <span class="comment">// Enable/Disable AN26 Interrupt Generation</span></div>
<div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 26)</span></div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an27ie : 1; <span class="comment">// Enable/Disable AN27 Interrupt Generation</span></div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 27)</span></div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an28ie : 1; <span class="comment">// Enable/Disable AN28 Interrupt Generation</span></div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 28)</span></div>
<div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an29ie : 1; <span class="comment">// Enable/Disable AN29 Interrupt Generation</span></div>
<div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 29)</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an30ie : 1; <span class="comment">// Enable/Disable AN30 Interrupt Generation</span></div>
<div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor">        #if (ADC_ANINPUT_COUNT &gt; 30)</span></div>
<div class="line"><a name="l03538"></a><span class="lineno"> 3538</span>&#160;        <span class="keyword">volatile</span> ADIE_IE_e an31ie : 1; <span class="comment">// Enable/Disable AN31 Interrupt Generation</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l03540"></a><span class="lineno"> 3540</span>&#160;        <span class="keyword">volatile</span> unsigned : 1; <span class="comment">// reserved</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l03542"></a><span class="lineno"> 3542</span>&#160; </div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;    }__attribute__((packed))bits;</div>
<div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;} ADIE_t;</div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160; </div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160; </div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">// REGISTER 19-24: ADSTATL: ADC DATA READY STATUS REGISTER LOW</span></div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160; </div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="preprocessor">#define REG_ADSTATL_RESET               0b0000000000000000      </span><span class="comment">// Reset ADSTATL Low Register</span></div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="preprocessor">#define REG_ADSTATL_VALID_DATA_MSK      0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160; </div>
<div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN0_SET             0b0000000000000001      </span><span class="comment">// DATA READY bit is set for AN0 </span></div>
<div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN0_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN0 </span></div>
<div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN1_SET             0b0000000000000010      </span><span class="comment">// DATA READY bit is set AN1</span></div>
<div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN1_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN1 </span></div>
<div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN2_SET             0b0000000000000100      </span><span class="comment">// DATA READY bit is set for AN2</span></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN2_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN2 </span></div>
<div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN3_SET             0b0000000000001000      </span><span class="comment">// DATA READY bit is set for AN3</span></div>
<div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN3_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN3 </span></div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN4_SET             0b0000000000010000      </span><span class="comment">// DATA READY bit is set for AN4</span></div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN4_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN4 </span></div>
<div class="line"><a name="l03563"></a><span class="lineno"> 3563</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN5_SET             0b0000000000100000      </span><span class="comment">// DATA READY bit is set for AN5</span></div>
<div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN5_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN5 </span></div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN6_SET             0b0000000001000000      </span><span class="comment">// DATA READY bit is set for AN6</span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN6_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN6 </span></div>
<div class="line"><a name="l03567"></a><span class="lineno"> 3567</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN7_SET             0b0000000010000000      </span><span class="comment">// DATA READY bit is set for AN7</span></div>
<div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN7_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN7 </span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN8_SET             0b0000000100000000      </span><span class="comment">// DATA READY bit is set for AN8</span></div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN8_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN8 </span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN9_SET             0b0000001000000000      </span><span class="comment">// DATA READY bit is set for AN9</span></div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN9_CLR             0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN9 </span></div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN10_SET            0b0000010000000000      </span><span class="comment">// DATA READY bit is set for AN10 </span></div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN10_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN10 </span></div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN11_SET            0b0000100000000000      </span><span class="comment">// DATA READY bit is set for AN11</span></div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN11_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN11 </span></div>
<div class="line"><a name="l03577"></a><span class="lineno"> 3577</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN12_SET            0b0001000000000000      </span><span class="comment">// DATA READY bit is set for AN12</span></div>
<div class="line"><a name="l03578"></a><span class="lineno"> 3578</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN12_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN12 </span></div>
<div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN13_SET            0b0010000000000000      </span><span class="comment">// DATA READY bit is set for AN13</span></div>
<div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN13_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN13 </span></div>
<div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN14_SET            0b0100000000000000      </span><span class="comment">// DATA READY bit is set for AN14</span></div>
<div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN14_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN14 </span></div>
<div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN15_SET            0b1000000000000000      </span><span class="comment">// DATA READY bit is set for AN15</span></div>
<div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="preprocessor">#define REG_ADSTATL_AN15_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN15</span></div>
<div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160; </div>
<div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160; </div>
<div class="line"><a name="l03587"></a><span class="lineno"> 3587</span>&#160;<span class="comment">// REGISTER 19-25: ADSTATH: ADC DATA READY STATUS REGISTER HIGH</span></div>
<div class="line"><a name="l03588"></a><span class="lineno"> 3588</span>&#160; </div>
<div class="line"><a name="l03589"></a><span class="lineno"> 3589</span>&#160;<span class="preprocessor">#define REG_ADSTATH_RESET               0b0000000000000000      </span><span class="comment">// Reset ADLVLTRGH High Register</span></div>
<div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;<span class="preprocessor">#define REG_ADSTATH_VALID_DATA_MSK      0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160; </div>
<div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN16_SET            0b0000000000000001      </span><span class="comment">// DATA READY bit is set for AN16</span></div>
<div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN16_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN16 </span></div>
<div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN17_SET            0b0000000000000010      </span><span class="comment">// DATA READY bit is set for AN17</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN17_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN17 </span></div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN18_SET            0b0000000000000100      </span><span class="comment">// DATA READY bit is set for AN18</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN18_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN18 </span></div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN19_SET            0b0000000000001000      </span><span class="comment">// DATA READY bit is set for AN19</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN19_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN19 </span></div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN20_SET            0b0000000000010000      </span><span class="comment">// DATA READY bit is set for AN20</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN20_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN20 </span></div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN21_SET            0b0000000000100000      </span><span class="comment">// DATA READY bit is set for AN21</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN21_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN21 </span></div>
<div class="line"><a name="l03604"></a><span class="lineno"> 3604</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN22_SET            0b0000000001000000      </span><span class="comment">// DATA READY bit is set for AN22</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN22_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN22 </span></div>
<div class="line"><a name="l03606"></a><span class="lineno"> 3606</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN23_SET            0b0000000010000000      </span><span class="comment">// DATA READY bit is set for AN23</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN23_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN23 </span></div>
<div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN24_SET            0b0000000100000000      </span><span class="comment">// DATA READY bit is set for AN24</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN24_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN24 </span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN25_SET            0b0000001000000000      </span><span class="comment">// DATA READY bit is set for AN25</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN25_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN25 </span></div>
<div class="line"><a name="l03612"></a><span class="lineno"> 3612</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN26_SET            0b0000010000000000      </span><span class="comment">// DATA READY bit is set for AN26</span></div>
<div class="line"><a name="l03613"></a><span class="lineno"> 3613</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN26_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN26 </span></div>
<div class="line"><a name="l03614"></a><span class="lineno"> 3614</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN27_SET            0b0000100000000000      </span><span class="comment">// DATA READY bit is set for AN27</span></div>
<div class="line"><a name="l03615"></a><span class="lineno"> 3615</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN27_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN27 </span></div>
<div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN28_SET            0b0001000000000000      </span><span class="comment">// DATA READY bit is set for AN28</span></div>
<div class="line"><a name="l03617"></a><span class="lineno"> 3617</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN28_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN28 </span></div>
<div class="line"><a name="l03618"></a><span class="lineno"> 3618</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN29_SET            0b0010000000000000      </span><span class="comment">// DATA READY bit is set for AN29</span></div>
<div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN29_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN29 </span></div>
<div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN30_SET            0b0100000000000000      </span><span class="comment">// DATA READY bit is set for AN30</span></div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN30_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN30 </span></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN31_SET            0b1000000000000000      </span><span class="comment">// DATA READY bit is set for AN31</span></div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="preprocessor">#define REG_ADSTATH_AN31_CLR            0b0000000000000000      </span><span class="comment">// DATA READY bit is cleared for AN31</span></div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160; </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160; </div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;<span class="preprocessor">#define REG_ADSTAT_AN_SET(x)   ((uint32_t)(pow(2, x)))  </span><span class="comment">// Macro to set register bit based on ANx input number</span></div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160; </div>
<div class="line"><a name="l03628"></a><span class="lineno"> 3628</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;    ADSTAT_ANx_SET = 0b1,   <span class="comment">// DATA READY bit is set for ANx</span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;    ADSTAT_ANx_CLR = 0b0    <span class="comment">// DATA READY bit is cleared for ANx</span></div>
<div class="line"><a name="l03631"></a><span class="lineno"> 3631</span>&#160;} ADSTAT_e; </div>
<div class="line"><a name="l03632"></a><span class="lineno"> 3632</span>&#160; </div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l03634"></a><span class="lineno"> 3634</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an0rdy : 1; <span class="comment">// DATA READY bit AN0</span></div>
<div class="line"><a name="l03636"></a><span class="lineno"> 3636</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an1rdy : 1; <span class="comment">// DATA READY bit AN1</span></div>
<div class="line"><a name="l03637"></a><span class="lineno"> 3637</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an2rdy : 1; <span class="comment">// DATA READY bit AN2</span></div>
<div class="line"><a name="l03638"></a><span class="lineno"> 3638</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an3rdy : 1; <span class="comment">// DATA READY bit AN3</span></div>
<div class="line"><a name="l03639"></a><span class="lineno"> 3639</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an4rdy : 1; <span class="comment">// DATA READY bit AN4</span></div>
<div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an5rdy : 1; <span class="comment">// DATA READY bit AN5</span></div>
<div class="line"><a name="l03641"></a><span class="lineno"> 3641</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an6rdy : 1; <span class="comment">// DATA READY bit AN6</span></div>
<div class="line"><a name="l03642"></a><span class="lineno"> 3642</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an7rdy : 1; <span class="comment">// DATA READY bit AN7</span></div>
<div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an8rdy : 1; <span class="comment">// DATA READY bit AN8</span></div>
<div class="line"><a name="l03644"></a><span class="lineno"> 3644</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an9rdy : 1; <span class="comment">// DATA READY bit AN9</span></div>
<div class="line"><a name="l03645"></a><span class="lineno"> 3645</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an10rdy : 1; <span class="comment">// DATA READY bit AN10</span></div>
<div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an11rdy : 1; <span class="comment">// DATA READY bit AN11</span></div>
<div class="line"><a name="l03647"></a><span class="lineno"> 3647</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an12rdy : 1; <span class="comment">// DATA READY bit AN12</span></div>
<div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an13rdy : 1; <span class="comment">// DATA READY bit AN13</span></div>
<div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an14rdy : 1; <span class="comment">// DATA READY bit AN14</span></div>
<div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an15rdy : 1; <span class="comment">// DATA READY bit AN15</span></div>
<div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160; </div>
<div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an16rdy : 1; <span class="comment">// DATA READY bit AN16</span></div>
<div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an17rdy : 1; <span class="comment">// DATA READY bit AN17</span></div>
<div class="line"><a name="l03654"></a><span class="lineno"> 3654</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an18rdy : 1; <span class="comment">// DATA READY bit AN18</span></div>
<div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an19rdy : 1; <span class="comment">// DATA READY bit AN19</span></div>
<div class="line"><a name="l03656"></a><span class="lineno"> 3656</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an20rdy : 1; <span class="comment">// DATA READY bit AN20</span></div>
<div class="line"><a name="l03657"></a><span class="lineno"> 3657</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an21rdy : 1; <span class="comment">// DATA READY bit AN21</span></div>
<div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an22rdy : 1; <span class="comment">// DATA READY bit AN22</span></div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an23rdy : 1; <span class="comment">// DATA READY bit AN23</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an24rdy : 1; <span class="comment">// DATA READY bit AN24</span></div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an25rdy : 1; <span class="comment">// DATA READY bit AN25</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an26rdy : 1; <span class="comment">// DATA READY bit AN26</span></div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an27rdy : 1; <span class="comment">// DATA READY bit AN27</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an28rdy : 1; <span class="comment">// DATA READY bit AN28</span></div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an29rdy : 1; <span class="comment">// DATA READY bit AN29</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an30rdy : 1; <span class="comment">// DATA READY bit AN30</span></div>
<div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;        <span class="keyword">volatile</span> ADSTAT_e an31rdy : 1; <span class="comment">// DATA READY bit AN31</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;    }__attribute__((packed)) bits;</div>
<div class="line"><a name="l03669"></a><span class="lineno"> 3669</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;} ADSTAT_t;</div>
<div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160; </div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160; </div>
<div class="line"><a name="l03673"></a><span class="lineno"> 3673</span>&#160;<span class="comment">// REGISTER 19-26: ADTRGxH: ADC CHANNEL x TRIGGER SOURCE SELECTION REGISTER </span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160; </div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#define REG_ADTRIGx_VALID_DATA_MSK          0b0001111100011111 </span><span class="comment">// =0x1F1F</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_VALID_DATA_MSK         0b0001111100000000 </span><span class="comment">// =0x1F00</span></div>
<div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160; </div>
<div class="line"><a name="l03678"></a><span class="lineno"> 3678</span>&#160;<span class="preprocessor">#define REG_ADTRIGx_VALID_DATA_LOW_MSK      0b0000000000011111 </span><span class="comment">// =0x001F</span></div>
<div class="line"><a name="l03679"></a><span class="lineno"> 3679</span>&#160;<span class="preprocessor">#define REG_ADTRIGx_VALID_DATA_HIGH_MSK     0b0001111100000000 </span><span class="comment">// =0x1F00</span></div>
<div class="line"><a name="l03680"></a><span class="lineno"> 3680</span>&#160; </div>
<div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160; </div>
<div class="line"><a name="l03682"></a><span class="lineno"> 3682</span>&#160;<span class="preprocessor">#if defined (__MA330049_dsPIC33CH_DPPIM__)</span></div>
<div class="line"><a name="l03683"></a><span class="lineno"> 3683</span>&#160; </div>
<div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PTG        0b0001111000000000 </span><span class="comment">// Master PTG</span></div>
<div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SLV_CLC1        0b0001110100000000 </span><span class="comment">// Slave CLC1</span></div>
<div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_CLC1       0b0001110000000000 </span><span class="comment">// Master CLC1</span></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SLV_PWM8_TRIG2  0b0001101100000000 </span><span class="comment">// Slave PWM8 Trigger 2</span></div>
<div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SLV_PWM5_TRIG2  0b0001101000000000 </span><span class="comment">// Slave PWM5 Trigger 2</span></div>
<div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SLV_PWM3_TRIG2  0b0001100100000000 </span><span class="comment">// Slave PWM3 Trigger 2</span></div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SLV_PWM1_TRIG2  0b0001100000000000 </span><span class="comment">// Slave PWM1 Trigger 2</span></div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP4_PWM       0b0001011100000000 </span><span class="comment">// Master SCCP4 PWM interrupt</span></div>
<div class="line"><a name="l03692"></a><span class="lineno"> 3692</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP3_PWM       0b0001011000000000 </span><span class="comment">// Master SCCP3 PWM interrupt</span></div>
<div class="line"><a name="l03693"></a><span class="lineno"> 3693</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP2_PWM       0b0001010100000000 </span><span class="comment">// Master SCCP2 PWM interrupt</span></div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP1_PWM       0b0001010000000000 </span><span class="comment">// Master SCCP1 PWM interrupt</span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160; </div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM4_TRIG2 0b0000101100000000 </span><span class="comment">// Master PWM4 Trigger 2</span></div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM4_TRIG1 0b0000101000000000 </span><span class="comment">// Master PWM4 Trigger 1</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM3_TRIG2 0b0000100100000000 </span><span class="comment">// Master PWM3 Trigger 2</span></div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM3_TRIG1 0b0000100000000000 </span><span class="comment">// Master PWM3 Trigger 1</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM2_TRIG2 0b0000011100000000 </span><span class="comment">// Master PWM2 Trigger 2</span></div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM2_TRIG1 0b0000011000000000 </span><span class="comment">// Master PWM2 Trigger 1</span></div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM1_TRIG2 0b0000010100000000 </span><span class="comment">// Master PWM1 Trigger 2</span></div>
<div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MSTR_PWM1_TRIG1 0b0000010000000000 </span><span class="comment">// Master PWM1 Trigger 1</span></div>
<div class="line"><a name="l03704"></a><span class="lineno"> 3704</span>&#160; </div>
<div class="line"><a name="l03705"></a><span class="lineno"> 3705</span>&#160;<span class="preprocessor">#elif defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160; </div>
<div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PTG             0b0001111000000000 </span><span class="comment">// PTG</span></div>
<div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_CLC2            0b0001110100000000 </span><span class="comment">// CLC2</span></div>
<div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_CLC1            0b0001110000000000 </span><span class="comment">// CLC1</span></div>
<div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_MCCP9           0b0001101100000000 </span><span class="comment">// MCCP9</span></div>
<div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP7           0b0001101000000000 </span><span class="comment">// SCCP7</span></div>
<div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP6           0b0001100100000000 </span><span class="comment">// SCCP6</span></div>
<div class="line"><a name="l03713"></a><span class="lineno"> 3713</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP5           0b0001100000000000 </span><span class="comment">// SCCP5</span></div>
<div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP4           0b0001011100000000 </span><span class="comment">// SCCP4</span></div>
<div class="line"><a name="l03715"></a><span class="lineno"> 3715</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP3           0b0001011000000000 </span><span class="comment">// SCCP3</span></div>
<div class="line"><a name="l03716"></a><span class="lineno"> 3716</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP2           0b0001010100000000 </span><span class="comment">// SCCP2</span></div>
<div class="line"><a name="l03717"></a><span class="lineno"> 3717</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_SCCP1           0b0001010000000000 </span><span class="comment">// SCCP1</span></div>
<div class="line"><a name="l03718"></a><span class="lineno"> 3718</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM8_TRIG2      0b0001001100000000 </span><span class="comment">// PWM8 Trigger 2</span></div>
<div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM8_TRIG1      0b0001001000000000 </span><span class="comment">// PWM8 Trigger 1</span></div>
<div class="line"><a name="l03720"></a><span class="lineno"> 3720</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM7_TRIG2      0b0001000100000000 </span><span class="comment">// PWM7 Trigger 2</span></div>
<div class="line"><a name="l03721"></a><span class="lineno"> 3721</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM7_TRIG1      0b0001000000000000 </span><span class="comment">// PWM7 Trigger 1</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM6_TRIG2      0b0000111100000000 </span><span class="comment">// PWM6 Trigger 2</span></div>
<div class="line"><a name="l03723"></a><span class="lineno"> 3723</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM6_TRIG1      0b0000111000000000 </span><span class="comment">// PWM6 Trigger 1</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM5_TRIG2      0b0000110100000000 </span><span class="comment">// PWM5 Trigger 2</span></div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM5_TRIG1      0b0000110000000000 </span><span class="comment">// PWM5 Trigger 1</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM4_TRIG2      0b0000101100000000 </span><span class="comment">// PWM4 Trigger 2</span></div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM4_TRIG1      0b0000101000000000 </span><span class="comment">// PWM4 Trigger 1</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM3_TRIG2      0b0000100100000000 </span><span class="comment">// PWM3 Trigger 2</span></div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM3_TRIG1      0b0000100000000000 </span><span class="comment">// PWM3 Trigger 1</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM2_TRIG2      0b0000011100000000 </span><span class="comment">// PWM2 Trigger 2</span></div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM2_TRIG1      0b0000011000000000 </span><span class="comment">// PWM2 Trigger 1</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM1_TRIG2      0b0000010100000000 </span><span class="comment">// PWM1 Trigger 2</span></div>
<div class="line"><a name="l03733"></a><span class="lineno"> 3733</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_PWM1_TRIG1      0b0000010000000000 </span><span class="comment">// PWM1 Trigger 1</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160; </div>
<div class="line"><a name="l03735"></a><span class="lineno"> 3735</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160; </div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_LSWTRG          0b0000001000000000 </span><span class="comment">// Level software trigger</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_CSWTRG          0b0000000100000000 </span><span class="comment">// Common Software Trigger</span></div>
<div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;<span class="preprocessor">#define REG_ADTRIGxH_TRGSRC_NONE            0b0000000000000000 </span><span class="comment">// No trigger is selected</span></div>
<div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160; </div>
<div class="line"><a name="l03741"></a><span class="lineno"> 3741</span>&#160; </div>
<div class="line"><a name="l03742"></a><span class="lineno"> 3742</span>&#160; </div>
<div class="line"><a name="l03743"></a><span class="lineno"> 3743</span>&#160; </div>
<div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;<span class="comment">// REGISTER 19-26: ADTRGxL: ADC CHANNEL x TRIGGER SELECTION REGISTER LOW</span></div>
<div class="line"><a name="l03745"></a><span class="lineno"> 3745</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_RESET                  0b0000000000000000 </span><span class="comment">// =0x0000</span></div>
<div class="line"><a name="l03746"></a><span class="lineno"> 3746</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_VALID_DATA_MSK         0b0000000000011111 </span><span class="comment">// =0x001F</span></div>
<div class="line"><a name="l03747"></a><span class="lineno"> 3747</span>&#160; </div>
<div class="line"><a name="l03748"></a><span class="lineno"> 3748</span>&#160; </div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_ADTRG31         0b0000000000011111 </span><span class="comment">// ADC Trigger #31 (PPS input))</span></div>
<div class="line"><a name="l03750"></a><span class="lineno"> 3750</span>&#160; </div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor">#if defined (__MA330049_dsPIC33CH_DPPIM__)</span></div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160; </div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PTG        0b0000000000011110 </span><span class="comment">// Master PTG</span></div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SLV_CLC1        0b0000000000011101 </span><span class="comment">// Slave CLC1</span></div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_CLC1       0b0000000000011100 </span><span class="comment">// Master CLC1</span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SLV_PWM8_TRIG2  0b0000000000011011 </span><span class="comment">// Slave PWM8 Trigger 2</span></div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SLV_PWM5_TRIG2  0b0000000000011010 </span><span class="comment">// Slave PWM5 Trigger 2</span></div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SLV_PWM3_TRIG2  0b0000000000011001 </span><span class="comment">// Slave PWM3 Trigger 2</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SLV_PWM1_TRIG2  0b0000000000011000 </span><span class="comment">// Slave PWM1 Trigger 2</span></div>
<div class="line"><a name="l03760"></a><span class="lineno"> 3760</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP4_PWM       0b0000000000010111 </span><span class="comment">// Master SCCP4 PWM interrupt</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP3_PWM       0b0000000000010110 </span><span class="comment">// Master SCCP3 PWM interrupt</span></div>
<div class="line"><a name="l03762"></a><span class="lineno"> 3762</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP2_PWM       0b0000000000010101 </span><span class="comment">// Master SCCP2 PWM interrupt</span></div>
<div class="line"><a name="l03763"></a><span class="lineno"> 3763</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP1_PWM       0b0000000000010100 </span><span class="comment">// Master SCCP1 PWM interrupt</span></div>
<div class="line"><a name="l03764"></a><span class="lineno"> 3764</span>&#160; </div>
<div class="line"><a name="l03765"></a><span class="lineno"> 3765</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM4_TRIG2 0b0000000000001011 </span><span class="comment">// Master PWM4 Trigger 2</span></div>
<div class="line"><a name="l03766"></a><span class="lineno"> 3766</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM4_TRIG1 0b0000000000001010 </span><span class="comment">// Master PWM4 Trigger 1</span></div>
<div class="line"><a name="l03767"></a><span class="lineno"> 3767</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM3_TRIG2 0b0000000000001001 </span><span class="comment">// Master PWM3 Trigger 2</span></div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM3_TRIG1 0b0000000000001000 </span><span class="comment">// Master PWM3 Trigger 1</span></div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM2_TRIG2 0b0000000000000111 </span><span class="comment">// Master PWM2 Trigger 2</span></div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM2_TRIG1 0b0000000000000110 </span><span class="comment">// Master PWM2 Trigger 1</span></div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM1_TRIG2 0b0000000000000101 </span><span class="comment">// Master PWM1 Trigger 2</span></div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MSTR_PWM1_TRIG1 0b0000000000000100 </span><span class="comment">// Master PWM1 Trigger 1</span></div>
<div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160; </div>
<div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="preprocessor">#elif defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l03775"></a><span class="lineno"> 3775</span>&#160; </div>
<div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PTG             0b0000000000011110 </span><span class="comment">// PTG</span></div>
<div class="line"><a name="l03777"></a><span class="lineno"> 3777</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_CLC2            0b0000000000011101 </span><span class="comment">// CLC2</span></div>
<div class="line"><a name="l03778"></a><span class="lineno"> 3778</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_CLC1            0b0000000000011100 </span><span class="comment">// CLC1</span></div>
<div class="line"><a name="l03779"></a><span class="lineno"> 3779</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_MCCP9           0b0000000000011011 </span><span class="comment">// MCCP9</span></div>
<div class="line"><a name="l03780"></a><span class="lineno"> 3780</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP7           0b0000000000011010 </span><span class="comment">// SCCP7</span></div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP6           0b0000000000011001 </span><span class="comment">// SCCP6</span></div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP5           0b0000000000011000 </span><span class="comment">// SCCP5</span></div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP4           0b0000000000010111 </span><span class="comment">// SCCP4</span></div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP3           0b0000000000010110 </span><span class="comment">// SCCP3</span></div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP2           0b0000000000010101 </span><span class="comment">// SCCP2</span></div>
<div class="line"><a name="l03786"></a><span class="lineno"> 3786</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_SCCP1           0b0000000000010100 </span><span class="comment">// SCCP1</span></div>
<div class="line"><a name="l03787"></a><span class="lineno"> 3787</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM8_TRIG2      0b0000000000010011 </span><span class="comment">// PWM8 Trigger 2</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM8_TRIG1      0b0000000000010010 </span><span class="comment">// PWM8 Trigger 1</span></div>
<div class="line"><a name="l03789"></a><span class="lineno"> 3789</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM7_TRIG2      0b0000000000010001 </span><span class="comment">// PWM7 Trigger 2</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM7_TRIG1      0b0000000000010000 </span><span class="comment">// PWM7 Trigger 1</span></div>
<div class="line"><a name="l03791"></a><span class="lineno"> 3791</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM6_TRIG2      0b0000000000001111 </span><span class="comment">// PWM6 Trigger 2</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM6_TRIG1      0b0000000000001110 </span><span class="comment">// PWM6 Trigger 1</span></div>
<div class="line"><a name="l03793"></a><span class="lineno"> 3793</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM5_TRIG2      0b0000000000001101 </span><span class="comment">// PWM5 Trigger 2</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM5_TRIG1      0b0000000000001100 </span><span class="comment">// PWM5 Trigger 1</span></div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM4_TRIG2      0b0000000000001011 </span><span class="comment">// PWM4 Trigger 2</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM4_TRIG1      0b0000000000001010 </span><span class="comment">// PWM4 Trigger 1</span></div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM3_TRIG2      0b0000000000001001 </span><span class="comment">// PWM3 Trigger 2</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM3_TRIG1      0b0000000000001000 </span><span class="comment">// PWM3 Trigger 1</span></div>
<div class="line"><a name="l03799"></a><span class="lineno"> 3799</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM2_TRIG2      0b0000000000000111 </span><span class="comment">// PWM2 Trigger 2</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM2_TRIG1      0b0000000000000110 </span><span class="comment">// PWM2 Trigger 1</span></div>
<div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM1_TRIG2      0b0000000000000101 </span><span class="comment">// PWM1 Trigger 2</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_PWM1_TRIG1      0b0000000000000100 </span><span class="comment">// PWM1 Trigger 1</span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160; </div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03805"></a><span class="lineno"> 3805</span>&#160; </div>
<div class="line"><a name="l03806"></a><span class="lineno"> 3806</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_LSWTRG          0b0000000000000010 </span><span class="comment">// Level software trigger</span></div>
<div class="line"><a name="l03807"></a><span class="lineno"> 3807</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_CSWTRG          0b0000000000000001 </span><span class="comment">// Common Software Trigger</span></div>
<div class="line"><a name="l03808"></a><span class="lineno"> 3808</span>&#160;<span class="preprocessor">#define REG_ADTRIGxL_TRGSRC_NONE            0b0000000000000000 </span><span class="comment">// No trigger is selected</span></div>
<div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160; </div>
<div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160; </div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;    ADTRIGx_TRGSRC_ADTRG31    = 0b11111, <span class="comment">// ADC Trigger #31 (PPS input)</span></div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;    ADTRIGx_TRGSRC_LSWTRG     = 0b00010, <span class="comment">// Level software trigger</span></div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;    ADTRIGx_TRGSRC_CSWTRG     = 0b00001, <span class="comment">// Common Software Trigger</span></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160; </div>
<div class="line"><a name="l03816"></a><span class="lineno"> 3816</span>&#160;<span class="preprocessor">#if defined (__MA330049_dsPIC33CH_DPPIM__)</span></div>
<div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160; </div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;    ADTRIGx_TRGSRC_MSTR_PTG = 0b11110, <span class="comment">// Master PTG</span></div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;    ADTRIGx_TRGSRC_SLV_CLC1 = 0b11101, <span class="comment">// Slave CLC1</span></div>
<div class="line"><a name="l03820"></a><span class="lineno"> 3820</span>&#160;    ADTRIGx_TRGSRC_MSTR_CLC1 = 0b11100, <span class="comment">// Master CLC1</span></div>
<div class="line"><a name="l03821"></a><span class="lineno"> 3821</span>&#160;    ADTRIGx_TRGSRC_SLV_PWM8_TRIG2 = 0b11011, <span class="comment">// Slave PWM8 Trigger 2</span></div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;    ADTRIGx_TRGSRC_SLV_PWM5_TRIG2 = 0b11010, <span class="comment">// Slave PWM5 Trigger 2</span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;    ADTRIGx_TRGSRC_SLV_PWM3_TRIG2 = 0b11001, <span class="comment">// Slave PWM3 Trigger 2</span></div>
<div class="line"><a name="l03824"></a><span class="lineno"> 3824</span>&#160;    ADTRIGx_TRGSRC_SLV_PWM1_TRIG2 = 0b11000, <span class="comment">// Slave PWM1 Trigger 2</span></div>
<div class="line"><a name="l03825"></a><span class="lineno"> 3825</span>&#160;    ADTRIGx_TRGSRC_SCCP4_PWM = 0b10111, <span class="comment">// Master SCCP4 PWM interrupt</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;    ADTRIGx_TRGSRC_SCCP3_PWM = 0b10110, <span class="comment">// Master SCCP3 PWM interrupt</span></div>
<div class="line"><a name="l03827"></a><span class="lineno"> 3827</span>&#160;    ADTRIGx_TRGSRC_SCCP2_PWM = 0b10101, <span class="comment">// Master SCCP2 PWM interrupt</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;    ADTRIGx_TRGSRC_SCCP1_PWM = 0b10100, <span class="comment">// Master SCCP1 PWM interrupt</span></div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160; </div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM4_TRIG2 = 0b01011, <span class="comment">// Master PWM4 Trigger 2</span></div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM4_TRIG1 = 0b01010, <span class="comment">// Master PWM4 Trigger 1</span></div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM3_TRIG2 = 0b01001, <span class="comment">// Master PWM3 Trigger 2</span></div>
<div class="line"><a name="l03833"></a><span class="lineno"> 3833</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM3_TRIG1 = 0b01000, <span class="comment">// Master PWM3 Trigger 1</span></div>
<div class="line"><a name="l03834"></a><span class="lineno"> 3834</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM2_TRIG2 = 0b00111, <span class="comment">// Master PWM2 Trigger 2</span></div>
<div class="line"><a name="l03835"></a><span class="lineno"> 3835</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM2_TRIG1 = 0b00110, <span class="comment">// Master PWM2 Trigger 1</span></div>
<div class="line"><a name="l03836"></a><span class="lineno"> 3836</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM1_TRIG2 = 0b00101, <span class="comment">// Master PWM1 Trigger 2</span></div>
<div class="line"><a name="l03837"></a><span class="lineno"> 3837</span>&#160;    ADTRIGx_TRGSRC_MSTR_PWM1_TRIG1 = 0b00100, <span class="comment">// Master PWM1 Trigger 1</span></div>
<div class="line"><a name="l03838"></a><span class="lineno"> 3838</span>&#160; </div>
<div class="line"><a name="l03839"></a><span class="lineno"> 3839</span>&#160;<span class="preprocessor">#elif defined (__MA330048_dsPIC33CK_DPPIM__)</span></div>
<div class="line"><a name="l03840"></a><span class="lineno"> 3840</span>&#160; </div>
<div class="line"><a name="l03841"></a><span class="lineno"> 3841</span>&#160;    ADTRIGx_TRGSRC_PTG        = 0b11110, <span class="comment">// AD trigger source: PTG</span></div>
<div class="line"><a name="l03842"></a><span class="lineno"> 3842</span>&#160;    ADTRIGx_TRGSRC_CLC2       = 0b11101, <span class="comment">// AD trigger source: CLC2</span></div>
<div class="line"><a name="l03843"></a><span class="lineno"> 3843</span>&#160;    ADTRIGx_TRGSRC_CLC1       = 0b11100, <span class="comment">// AD trigger source: CLC1</span></div>
<div class="line"><a name="l03844"></a><span class="lineno"> 3844</span>&#160;    ADTRIGx_TRGSRC_MCCP9      = 0b11011, <span class="comment">// AD trigger source: MCCP9</span></div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;    ADTRIGx_TRGSRC_SCCP7      = 0b11010, <span class="comment">// AD trigger source: SCCP7</span></div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;    ADTRIGx_TRGSRC_SCCP6      = 0b11001, <span class="comment">// AD trigger source: SCCP6</span></div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;    ADTRIGx_TRGSRC_SCCP5      = 0b11000, <span class="comment">// AD trigger source: SCCP5</span></div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;    ADTRIGx_TRGSRC_SCCP4      = 0b10111, <span class="comment">// AD trigger source: SCCP4</span></div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160;    ADTRIGx_TRGSRC_SCCP3      = 0b10110, <span class="comment">// AD trigger source: SCCP3</span></div>
<div class="line"><a name="l03850"></a><span class="lineno"> 3850</span>&#160;    ADTRIGx_TRGSRC_SCCP2      = 0b10101, <span class="comment">// AD trigger source: SCCP2</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;    ADTRIGx_TRGSRC_SCCP1      = 0b10100, <span class="comment">// AD trigger source: SCCP1</span></div>
<div class="line"><a name="l03852"></a><span class="lineno"> 3852</span>&#160;    ADTRIGx_TRGSRC_PWM8_TRIG2 = 0b10011, <span class="comment">// AD trigger source: PWM8 Trigger 2</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;    ADTRIGx_TRGSRC_PWM8_TRIG1 = 0b10010, <span class="comment">// AD trigger source: PWM8 Trigger 1</span></div>
<div class="line"><a name="l03854"></a><span class="lineno"> 3854</span>&#160;    ADTRIGx_TRGSRC_PWM7_TRIG2 = 0b10001, <span class="comment">// AD trigger source: PWM7 Trigger 2</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;    ADTRIGx_TRGSRC_PWM7_TRIG1 = 0b10000, <span class="comment">// AD trigger source: PWM7 Trigger 1</span></div>
<div class="line"><a name="l03856"></a><span class="lineno"> 3856</span>&#160;    ADTRIGx_TRGSRC_PWM6_TRIG2 = 0b01111, <span class="comment">// AD trigger source: PWM6 Trigger 2</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;    ADTRIGx_TRGSRC_PWM6_TRIG1 = 0b01110, <span class="comment">// AD trigger source: PWM6 Trigger 1</span></div>
<div class="line"><a name="l03858"></a><span class="lineno"> 3858</span>&#160;    ADTRIGx_TRGSRC_PWM5_TRIG2 = 0b01101, <span class="comment">// AD trigger source: PWM5 Trigger 2</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;    ADTRIGx_TRGSRC_PWM5_TRIG1 = 0b01100, <span class="comment">// AD trigger source: PWM5 Trigger 1</span></div>
<div class="line"><a name="l03860"></a><span class="lineno"> 3860</span>&#160;    ADTRIGx_TRGSRC_PWM4_TRIG2 = 0b01011, <span class="comment">// AD trigger source: PWM4 Trigger 2</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;    ADTRIGx_TRGSRC_PWM4_TRIG1 = 0b01010, <span class="comment">// AD trigger source: PWM4 Trigger 1</span></div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;    ADTRIGx_TRGSRC_PWM3_TRIG2 = 0b01001, <span class="comment">// AD trigger source: PWM3 Trigger 2</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;    ADTRIGx_TRGSRC_PWM3_TRIG1 = 0b01000, <span class="comment">// AD trigger source: PWM3 Trigger 1</span></div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;    ADTRIGx_TRGSRC_PWM2_TRIG2 = 0b00111, <span class="comment">// AD trigger source: PWM2 Trigger 2</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;    ADTRIGx_TRGSRC_PWM2_TRIG1 = 0b00110, <span class="comment">// AD trigger source: PWM2 Trigger 1</span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;    ADTRIGx_TRGSRC_PWM1_TRIG2 = 0b00101, <span class="comment">// AD trigger source: PWM1 Trigger 2</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;    ADTRIGx_TRGSRC_PWM1_TRIG1 = 0b00100, <span class="comment">// AD trigger source: PWM1 Trigger 1</span></div>
<div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160; </div>
<div class="line"><a name="l03869"></a><span class="lineno"> 3869</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l03870"></a><span class="lineno"> 3870</span>&#160; </div>
<div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;    ADTRIGx_TRGSRC_NONE       = 0b00000 <span class="comment">// No trigger is selected</span></div>
<div class="line"><a name="l03872"></a><span class="lineno"> 3872</span>&#160;        </div>
<div class="line"><a name="l03873"></a><span class="lineno"> 3873</span>&#160;} ADTRIG_TRGSRC_e;</div>
<div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160; </div>
<div class="line"><a name="l03875"></a><span class="lineno"> 3875</span>&#160; </div>
<div class="line"><a name="l03876"></a><span class="lineno"> 3876</span>&#160;<span class="comment">// REGISTER 19-27: ADCAL0L: ADC CALIBRATION REGISTER 0 LOW</span></div>
<div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160; </div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_RESET               0b0000000000000000      </span><span class="comment">// ADC core #0 &amp; #1 calibration reset</span></div>
<div class="line"><a name="l03879"></a><span class="lineno"> 3879</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_VALID_DATA_MSK      0b1000111110001111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160; </div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1RDY_DONE        0b1000000000000000      </span><span class="comment">// ADC core #1 calibration completed</span></div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1RDY_PEND        0b0000000000000000      </span><span class="comment">// ADC core #1 calibration pending</span></div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160; </div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1SKIP_BYPASS     0b0000100000000000      </span><span class="comment">// ADC core #1 calibration will be skipped</span></div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1SKIP_CALIB      0b0000000000000000      </span><span class="comment">// ADC core #1 calibration will be performed</span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160; </div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1DIFF_DIFF       0b0000010000000000      </span><span class="comment">// ADC core #1 differential input calibration </span></div>
<div class="line"><a name="l03888"></a><span class="lineno"> 3888</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1DIFF_SNGM       0b0000000000000000      </span><span class="comment">// ADC core #1 single ended input calibration </span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160; </div>
<div class="line"><a name="l03890"></a><span class="lineno"> 3890</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1EN_UNLOCKED     0b0000001000000000      </span><span class="comment">// ADC core #1 calibration bits accessable</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1EN_LOCKED       0b0000000000000000      </span><span class="comment">// ADC core #1 calibration bits blocked </span></div>
<div class="line"><a name="l03892"></a><span class="lineno"> 3892</span>&#160; </div>
<div class="line"><a name="l03893"></a><span class="lineno"> 3893</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1RUN_EXECUTE     0b0000000100000000      </span><span class="comment">// ADC core #1 execute calibration </span></div>
<div class="line"><a name="l03894"></a><span class="lineno"> 3894</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL1RUN_READY       0b0000000000000000      </span><span class="comment">// ADC core #1 ready for calibration </span></div>
<div class="line"><a name="l03895"></a><span class="lineno"> 3895</span>&#160; </div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0RDY_DONE        0b0000000010000000      </span><span class="comment">// ADC core #0 calibration completed</span></div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0RDY_PEND        0b0000000000000000      </span><span class="comment">// ADC core #0 calibration pending</span></div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160; </div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0SKIP_BYPASS     0b0000000000001000      </span><span class="comment">// ADC core #0 calibration will be skipped</span></div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0SKIP_CALIB      0b0000000000000000      </span><span class="comment">// ADC core #0 calibration will be performed</span></div>
<div class="line"><a name="l03901"></a><span class="lineno"> 3901</span>&#160; </div>
<div class="line"><a name="l03902"></a><span class="lineno"> 3902</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0DIFF_DIFF       0b0000000000000100      </span><span class="comment">// ADC core #0 differential input calibration </span></div>
<div class="line"><a name="l03903"></a><span class="lineno"> 3903</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0DIFF_SNGM       0b0000000000000000      </span><span class="comment">// ADC core #0 single ended input calibration </span></div>
<div class="line"><a name="l03904"></a><span class="lineno"> 3904</span>&#160; </div>
<div class="line"><a name="l03905"></a><span class="lineno"> 3905</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0EN_UNLOCKED     0b0000000000000010      </span><span class="comment">// ADC core #0 calibration bits accessable</span></div>
<div class="line"><a name="l03906"></a><span class="lineno"> 3906</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0EN_LOCKED       0b0000000000000000      </span><span class="comment">// ADC core #0 calibration bits blocked </span></div>
<div class="line"><a name="l03907"></a><span class="lineno"> 3907</span>&#160; </div>
<div class="line"><a name="l03908"></a><span class="lineno"> 3908</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0RUN_EXECUTE     0b0000000000000001      </span><span class="comment">// ADC core #0 execute calibration </span></div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;<span class="preprocessor">#define REG_ADCAL0L_CAL0RUN_READY       0b0000000000000000      </span><span class="comment">// ADC core #0 ready for calibration </span></div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160; </div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160; </div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;<span class="comment">// REGISTER 19-28: ADCAL0H: ADC CALIBRATION REGISTER 0 HIGH</span></div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_RESET               0b0000000000000000      </span><span class="comment">// ADC core #2 &amp; #3 calibration reset</span></div>
<div class="line"><a name="l03914"></a><span class="lineno"> 3914</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_VALID_DATA_MSK      0b1000111110001111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03915"></a><span class="lineno"> 3915</span>&#160; </div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3RDY_DONE        0b1000000000000000      </span><span class="comment">// ADC core #3 calibration completed</span></div>
<div class="line"><a name="l03917"></a><span class="lineno"> 3917</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3RDY_PEND        0b0000000000000000      </span><span class="comment">// ADC core #3 calibration pending</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160; </div>
<div class="line"><a name="l03919"></a><span class="lineno"> 3919</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3SKIP_BYPASS     0b0000100000000000      </span><span class="comment">// ADC core #3 calibration will be skipped</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3SKIP_CALIB      0b0000000000000000      </span><span class="comment">// ADC core #3 calibration will be performed</span></div>
<div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160; </div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3DIFF_DIFF       0b0000010000000000      </span><span class="comment">// ADC core #3 differential input calibration </span></div>
<div class="line"><a name="l03923"></a><span class="lineno"> 3923</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3DIFF_SNGM       0b0000000000000000      </span><span class="comment">// ADC core #3 single ended input calibration </span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160; </div>
<div class="line"><a name="l03925"></a><span class="lineno"> 3925</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3EN_UNLOCKED     0b0000001000000000      </span><span class="comment">// ADC core #3 calibration bits accessable</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3EN_LOCKED       0b0000000000000000      </span><span class="comment">// ADC core #3 calibration bits blocked </span></div>
<div class="line"><a name="l03927"></a><span class="lineno"> 3927</span>&#160; </div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3RUN_EXECUTE     0b0000000100000000      </span><span class="comment">// ADC core #3 execute calibration </span></div>
<div class="line"><a name="l03929"></a><span class="lineno"> 3929</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL3RUN_READY       0b0000000000000000      </span><span class="comment">// ADC core #3 ready for calibration </span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160; </div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2RDY_DONE        0b0000000010000000      </span><span class="comment">// ADC core #2 calibration completed</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2RDY_PEND        0b0000000000000000      </span><span class="comment">// ADC core #2 calibration pending</span></div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160; </div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2SKIP_BYPASS     0b0000000000001000      </span><span class="comment">// ADC core #2 calibration will be skipped</span></div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2SKIP_CALIB      0b0000000000000000      </span><span class="comment">// ADC core #2 calibration will be performed</span></div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160; </div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2DIFF_DIFF       0b0000000000000100      </span><span class="comment">// ADC core #2 differential input calibration </span></div>
<div class="line"><a name="l03938"></a><span class="lineno"> 3938</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2DIFF_SNGM       0b0000000000000000      </span><span class="comment">// ADC core #2 single ended input calibration </span></div>
<div class="line"><a name="l03939"></a><span class="lineno"> 3939</span>&#160; </div>
<div class="line"><a name="l03940"></a><span class="lineno"> 3940</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2EN_UNLOCKED     0b0000000000000010      </span><span class="comment">// ADC core #2 calibration bits accessable</span></div>
<div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2EN_LOCKED       0b0000000000000000      </span><span class="comment">// ADC core #2 calibration bits blocked </span></div>
<div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160; </div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2RUN_EXECUTE     0b0000000000000001      </span><span class="comment">// ADC core #2 execute calibration </span></div>
<div class="line"><a name="l03944"></a><span class="lineno"> 3944</span>&#160;<span class="preprocessor">#define REG_ADCAL0H_CAL2RUN_READY       0b0000000000000000      </span><span class="comment">// ADC core #2 ready for calibration </span></div>
<div class="line"><a name="l03945"></a><span class="lineno"> 3945</span>&#160; </div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160; </div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;<span class="comment">// REGISTER 19-29: ADCAL1H: ADC CALIBRATION REGISTER 1 HIGH</span></div>
<div class="line"><a name="l03948"></a><span class="lineno"> 3948</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_RESET               0b0000000000000000      </span><span class="comment">// ADC shared core calibration reset</span></div>
<div class="line"><a name="l03949"></a><span class="lineno"> 3949</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_VALID_DATA_MSK      0b1000111100000000      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160; </div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRRDY_DONE        0b1000000000000000      </span><span class="comment">// ADC shared core calibration completed</span></div>
<div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRRDY_PEND        0b0000000000000000      </span><span class="comment">// ADC shared core calibration pending</span></div>
<div class="line"><a name="l03953"></a><span class="lineno"> 3953</span>&#160; </div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRSKIP_BYPASS     0b0000100000000000      </span><span class="comment">// ADC shared core calibration will be skipped</span></div>
<div class="line"><a name="l03955"></a><span class="lineno"> 3955</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRSKIP_CALIB      0b0000000000000000      </span><span class="comment">// ADC shared core calibration will be performed</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160; </div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRDIFF_DIFF       0b0000010000000000      </span><span class="comment">// ADC shared core differential input calibration </span></div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRDIFF_SNGM       0b0000000000000000      </span><span class="comment">// ADC shared core single ended input calibration </span></div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160; </div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHREN_UNLOCKED     0b0000001000000000      </span><span class="comment">// ADC shared core calibration bits accessable</span></div>
<div class="line"><a name="l03961"></a><span class="lineno"> 3961</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHREN_LOCKED       0b0000000000000000      </span><span class="comment">// ADC shared core calibration bits blocked </span></div>
<div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160; </div>
<div class="line"><a name="l03963"></a><span class="lineno"> 3963</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRRUN_EXECUTE     0b0000000100000000      </span><span class="comment">// ADC shared core execute calibration </span></div>
<div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor">#define REG_ADCAL1H_CSHRRUN_READY       0b0000000000000000      </span><span class="comment">// ADC shared core ready for calibration </span></div>
<div class="line"><a name="l03965"></a><span class="lineno"> 3965</span>&#160; </div>
<div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160; </div>
<div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;<span class="comment">// EXTENSION TO REGISTERS 19-27/28/29: ADCAL0L/ADCAL0H/ADCAL1L: ADC CALIBRATION REGISTERS</span></div>
<div class="line"><a name="l03968"></a><span class="lineno"> 3968</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_VALID_DATA_MSK     0b0000000010001111     </span><span class="comment">// Low Byte Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03969"></a><span class="lineno"> 3969</span>&#160;<span class="preprocessor">#define REG_ADCALx_VALID_DATA_MSK        0b1000111110001111     </span><span class="comment">// Word Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03970"></a><span class="lineno"> 3970</span>&#160; </div>
<div class="line"><a name="l03971"></a><span class="lineno"> 3971</span>&#160;<span class="preprocessor">#define REG_ADC_CALIB_MODE_SINGLE_ENDED  0b1000101110001011 </span><span class="comment">// Single Ended Mode Calibration</span></div>
<div class="line"><a name="l03972"></a><span class="lineno"> 3972</span>&#160;<span class="preprocessor">#define REG_ADC_CALIB_MODE_DIFFERENTIAL  0b1000111110001111 </span><span class="comment">// Differenial Mode Calibration</span></div>
<div class="line"><a name="l03973"></a><span class="lineno"> 3973</span>&#160; </div>
<div class="line"><a name="l03974"></a><span class="lineno"> 3974</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxRDY_SET_MSK    0b0000000010000000</span></div>
<div class="line"><a name="l03975"></a><span class="lineno"> 3975</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxRDY_CLR_MSK   (0b1111111101111111  &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160; </div>
<div class="line"><a name="l03977"></a><span class="lineno"> 3977</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxSKIP_SET_MSK   0b0000000000001000</span></div>
<div class="line"><a name="l03978"></a><span class="lineno"> 3978</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxSKIP_CLR_MSK  (0b1111111111110111  &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160; </div>
<div class="line"><a name="l03980"></a><span class="lineno"> 3980</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxDIFF_SET_MSK   0b0000000000000100</span></div>
<div class="line"><a name="l03981"></a><span class="lineno"> 3981</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxDIFF_CLR_MSK  (0b1111111111111011 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160; </div>
<div class="line"><a name="l03983"></a><span class="lineno"> 3983</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxEN_SET_MSK     0b0000000000000010</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxEN_CLR_MSK    (0b1111111111111101 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03985"></a><span class="lineno"> 3985</span>&#160; </div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxRUN_SET_MSK    0b0000000000000001</span></div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;<span class="preprocessor">#define REG_ADCALx_LB_CALxRUN_CLR_MSK   (0b1111111111111110 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160; </div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_VALID_DATA_MSK     0b1000111100000000     </span><span class="comment">// High Byte Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160; </div>
<div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxRDY_SET_MSK    0b1000000000000000</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxRDY_CLR_MSK   (0b0111111111111111  &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160; </div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxSKIP_SET_MSK   0b0000100000000000</span></div>
<div class="line"><a name="l03995"></a><span class="lineno"> 3995</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxSKIP_CLR_MSK  (0b1111011111111111  &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160; </div>
<div class="line"><a name="l03997"></a><span class="lineno"> 3997</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxDIFF_SET_MSK   0b0000010000000000</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxDIFF_CLR_MSK  (0b1111101111111111 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l03999"></a><span class="lineno"> 3999</span>&#160; </div>
<div class="line"><a name="l04000"></a><span class="lineno"> 4000</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxEN_SET_MSK     0b0000001000000000</span></div>
<div class="line"><a name="l04001"></a><span class="lineno"> 4001</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxEN_CLR_MSK    (0b1111110111111111 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l04002"></a><span class="lineno"> 4002</span>&#160; </div>
<div class="line"><a name="l04003"></a><span class="lineno"> 4003</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxRUN_SET_MSK    0b0000000100000000</span></div>
<div class="line"><a name="l04004"></a><span class="lineno"> 4004</span>&#160;<span class="preprocessor">#define REG_ADCALx_HB_CALxRUN_CLR_MSK   (0b1111111011111111 &amp; REG_ADCALx_VALID_DATA_MSK)</span></div>
<div class="line"><a name="l04005"></a><span class="lineno"> 4005</span>&#160; </div>
<div class="line"><a name="l04006"></a><span class="lineno"> 4006</span>&#160; </div>
<div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="comment">// REGISTER 19-30: ADCMPxCON: ADC DIGITAL COMPARATOR x CONTROL REGISTER</span></div>
<div class="line"><a name="l04008"></a><span class="lineno"> 4008</span>&#160; </div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_RESET             0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Configuration Reset</span></div>
<div class="line"><a name="l04010"></a><span class="lineno"> 4010</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_VALID_DATA_RD_MSK 0b0001111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_VALID_DATA_WR_MSK 0b0000000011011111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04012"></a><span class="lineno"> 4012</span>&#160; </div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor">#define REG_ADCMPxLO_RESET              0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Lower Compare Value Reset</span></div>
<div class="line"><a name="l04014"></a><span class="lineno"> 4014</span>&#160;<span class="preprocessor">#define REG_ADCMPxLO_VALID_DATA_MSK     0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160; </div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;<span class="preprocessor">#define REG_ADCMPxHI_RESET              0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Upper Compare Value Reset</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor">#define REG_ADCMPxHI_VALID_DATA_MSK     0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160; </div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_MSK          0b0001111100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL(x)        ((x &lt;&lt; 8) &amp; REG_ADCMPxCON_CHNL_MSK)    </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_NO(x)     ((x &amp; REG_ADCMPxCON_CHNL_MSK) &gt;&gt; 8)    </span><span class="comment">// Macro to extract the active ANx input channel no</span></div>
<div class="line"><a name="l04022"></a><span class="lineno"> 4022</span>&#160; </div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN31         0b0001111100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04024"></a><span class="lineno"> 4024</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN30         0b0001111000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04025"></a><span class="lineno"> 4025</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN29         0b0001110100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04026"></a><span class="lineno"> 4026</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN28         0b0001110000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04027"></a><span class="lineno"> 4027</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN27         0b0001101100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04028"></a><span class="lineno"> 4028</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN26         0b0001101000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04029"></a><span class="lineno"> 4029</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN25         0b0001100100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04030"></a><span class="lineno"> 4030</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN24         0b0001100000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04031"></a><span class="lineno"> 4031</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN23         0b0001011100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04032"></a><span class="lineno"> 4032</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN22         0b0001011000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04033"></a><span class="lineno"> 4033</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN21         0b0001010100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN20         0b0001010000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04035"></a><span class="lineno"> 4035</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN19         0b0001001100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN18         0b0001001000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN17         0b0001000100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN16         0b0001000000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN15         0b0000111100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN14         0b0000111000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04041"></a><span class="lineno"> 4041</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN13         0b0000110100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN12         0b0000110000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN11         0b0000101100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN10         0b0000101000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN9          0b0000100100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN8          0b0000100000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04047"></a><span class="lineno"> 4047</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN7          0b0000011100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN6          0b0000011000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN5          0b0000010100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04050"></a><span class="lineno"> 4050</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN4          0b0000010000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04051"></a><span class="lineno"> 4051</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN3          0b0000001100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN2          0b0000001000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04053"></a><span class="lineno"> 4053</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN1          0b0000000100000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04054"></a><span class="lineno"> 4054</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CHNL_AN0          0b0000000000000000      </span><span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04055"></a><span class="lineno"> 4055</span>&#160; </div>
<div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;    ADCMPxCON_CHNL_AN31 = 0b11111,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;    ADCMPxCON_CHNL_AN30 = 0b11110,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;    ADCMPxCON_CHNL_AN29 = 0b11101,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;    ADCMPxCON_CHNL_AN28 = 0b11100,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;    ADCMPxCON_CHNL_AN27 = 0b11011,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;    ADCMPxCON_CHNL_AN26 = 0b11010,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;    ADCMPxCON_CHNL_AN25 = 0b11001,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04064"></a><span class="lineno"> 4064</span>&#160;    ADCMPxCON_CHNL_AN24 = 0b11000,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;    ADCMPxCON_CHNL_AN23 = 0b10111,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;    ADCMPxCON_CHNL_AN22 = 0b10110,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;    ADCMPxCON_CHNL_AN21 = 0b10101,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;    ADCMPxCON_CHNL_AN20 = 0b10100,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;    ADCMPxCON_CHNL_AN19 = 0b10011,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160;    ADCMPxCON_CHNL_AN18 = 0b10010,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;    ADCMPxCON_CHNL_AN17 = 0b10001,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04072"></a><span class="lineno"> 4072</span>&#160;    ADCMPxCON_CHNL_AN16 = 0b10000,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;    ADCMPxCON_CHNL_AN15 = 0b01111,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;    ADCMPxCON_CHNL_AN14 = 0b01110,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;    ADCMPxCON_CHNL_AN13 = 0b01101,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04076"></a><span class="lineno"> 4076</span>&#160;    ADCMPxCON_CHNL_AN12 = 0b01100,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04077"></a><span class="lineno"> 4077</span>&#160;    ADCMPxCON_CHNL_AN11 = 0b01011,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04078"></a><span class="lineno"> 4078</span>&#160;    ADCMPxCON_CHNL_AN10 = 0b01010,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;    ADCMPxCON_CHNL_AN9  = 0b01001,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;    ADCMPxCON_CHNL_AN8  = 0b01000,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;    ADCMPxCON_CHNL_AN7  = 0b00111,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    ADCMPxCON_CHNL_AN6  = 0b00110,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160;    ADCMPxCON_CHNL_AN5  = 0b00101,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;    ADCMPxCON_CHNL_AN4  = 0b00100,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;    ADCMPxCON_CHNL_AN3  = 0b00011,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;    ADCMPxCON_CHNL_AN2  = 0b00010,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04087"></a><span class="lineno"> 4087</span>&#160;    ADCMPxCON_CHNL_AN1  = 0b00001,      <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04088"></a><span class="lineno"> 4088</span>&#160;    ADCMPxCON_CHNL_AN0  = 0b00000       <span class="comment">// ADC Input Number used for comparison</span></div>
<div class="line"><a name="l04089"></a><span class="lineno"> 4089</span>&#160;}ADCMPxCON_CHNL_e; <span class="comment">// Input Channel Number bits</span></div>
<div class="line"><a name="l04090"></a><span class="lineno"> 4090</span>&#160; </div>
<div class="line"><a name="l04091"></a><span class="lineno"> 4091</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CMPEN_ENABLED     0b0000000010000000      </span><span class="comment">// ADC Digital Comparator Enabled</span></div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_CMPEN_DISABLED    0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Disabled</span></div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160; </div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    ADCMPxCON_CMPEN_ENABLED  = 0b1, <span class="comment">// ADC Digital Comparator Enabled</span></div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;    ADCMPxCON_CMPEN_DISABLED = 0b0  <span class="comment">// ADC Digital Comparator Disabled</span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;}ADCMPxCON_CMPEN_e; <span class="comment">// Digital Comparator Enable bit</span></div>
<div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160; </div>
<div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_IE_ENABLED        0b0000000001000000      </span><span class="comment">// ADC Digital Comparator Common Interrupt Enabled</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_IE_DISABLED       0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Common Interrupt Disabled</span></div>
<div class="line"><a name="l04101"></a><span class="lineno"> 4101</span>&#160; </div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04103"></a><span class="lineno"> 4103</span>&#160;    ADCMPxCON_IE_ENABLED  = 0b1, <span class="comment">// ADC Digital Comparator Common Interrupt Enabled</span></div>
<div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;    ADCMPxCON_IE_DISABLED = 0b0  <span class="comment">// ADC Digital Comparator Common Interrupt Disabled</span></div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;}ADCMPxCON_IE_e; <span class="comment">// Digital Comparator Common ADC Interrupt Enable bit</span></div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160; </div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_STAT_ACTIVE       0b0000000000100000      </span><span class="comment">// ADC Digital Comparator Common Interrupt Active</span></div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_STAT_READY        0b0000000000000000      </span><span class="comment">// ADC Digital Comparator Common Interrupt Pending</span></div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160; </div>
<div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;    ADCMPxCON_STAT_ACTIVE = 0b1, <span class="comment">// ADC Digital Comparator event active</span></div>
<div class="line"><a name="l04112"></a><span class="lineno"> 4112</span>&#160;    ADCMPxCON_STAT_READY  = 0b0  <span class="comment">// ADC Digital Comparator event not active</span></div>
<div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;}ADCMPxCON_STAT_e; <span class="comment">// Digital Comparator Event Status bit</span></div>
<div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160; </div>
<div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_BTWN_ENABLED      0b0000000000010000      </span><span class="comment">// Generate Interrupt when ADC buffer between min &amp; max</span></div>
<div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_BTWN_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt when ADC buffer between min &amp; max</span></div>
<div class="line"><a name="l04117"></a><span class="lineno"> 4117</span>&#160; </div>
<div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;    ADCMPxCON_BTWN_ACTIVE = 0b1, <span class="comment">// Generate Interrupt when ADC buffer between min &amp; max</span></div>
<div class="line"><a name="l04120"></a><span class="lineno"> 4120</span>&#160;    ADCMPxCON_BTWN_READY  = 0b0  <span class="comment">// No Interrupt when ADC buffer between min &amp; max</span></div>
<div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;}ADCMPxCON_BTWN_e; <span class="comment">// Digital Comparator Between Low/High Comparator Event bit</span></div>
<div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160; </div>
<div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_HIHI_ENABLED      0b0000000000001000      </span><span class="comment">// Generate Interrupt when ADC buffer &gt;= max</span></div>
<div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_HIHI_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt when ADC buffer &gt;= max</span></div>
<div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160; </div>
<div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;    ADCMPxCON_HIHI_ACTIVE = 0b1, <span class="comment">// Generate Interrupt when ADC buffer &gt;= max</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;    ADCMPxCON_HIHI_READY  = 0b0  <span class="comment">// No Interrupt when ADC buffer &gt;= max</span></div>
<div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;}ADCMPxCON_HIHI_e; <span class="comment">// Digital Comparator Above High Comparator Event bit</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160; </div>
<div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_HILO_ENABLED      0b0000000000000100      </span><span class="comment">// Generate Interrupt when ADC buffer &lt; max</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_HILO_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt when ADC buffer &lt; max</span></div>
<div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160; </div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;    ADCMPxCON_HILO_ACTIVE = 0b1, <span class="comment">// Generate Interrupt when ADC buffer ? max</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;    ADCMPxCON_HILO_READY  = 0b0  <span class="comment">// No Interrupt when ADC buffer ? max</span></div>
<div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;}ADCMPxCON_HILO_e; <span class="comment">// Digital Comparator Below High Comparator Event bit</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160; </div>
<div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_LOHI_ENABLED      0b0000000000000010      </span><span class="comment">// Generate Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_LOHI_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04141"></a><span class="lineno"> 4141</span>&#160; </div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    ADCMPxCON_LOHI_ACTIVE = 0b1, <span class="comment">// Generate Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04144"></a><span class="lineno"> 4144</span>&#160;    ADCMPxCON_LOHI_READY  = 0b0  <span class="comment">// No Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;}ADCMPxCON_LOHI_e; <span class="comment">// Digital Comparator Above Low Comparator Event bit</span></div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160; </div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_LOLO_ENABLED      0b0000000000000001      </span><span class="comment">// Generate Interrupt when ADC buffer &lt; min</span></div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;<span class="preprocessor">#define REG_ADCMPxCON_LOLO_DISABLED     0b0000000000000000      </span><span class="comment">// No Interrupt when ADC buffer &lt; min</span></div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160; </div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;    ADCMPxCON_LOLO_ACTIVE = 0b1, <span class="comment">// Generate Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;    ADCMPxCON_LOLO_READY  = 0b0  <span class="comment">// No Interrupt when ADC buffer ? min</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;}ADCMPxCON_LOLO_e; <span class="comment">// Digital Comparator Below Low Comparator Event bit</span></div>
<div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160; </div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_LOLO_e lolo   : 1; <span class="comment">// Bit 0: Low/Low Comparator Event bit</span></div>
<div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_LOHI_e lohi   : 1; <span class="comment">// Bit 1: Low/High Comparator Event bit</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_HILO_e hilo   : 1; <span class="comment">// Bit 2: High/Low Comparator Event bit</span></div>
<div class="line"><a name="l04160"></a><span class="lineno"> 4160</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_HIHI_e hihi   : 1; <span class="comment">// Bit 3: High/High Comparator Event bit</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_BTWN_e btwn   : 1; <span class="comment">// Bit 4: Between Low/High Comparator Event bit</span></div>
<div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_STAT_e stat   : 1; <span class="comment">// Bit 5: Comparator Event Status bit</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_IE_e   ie     : 1; <span class="comment">// Bit 6: Comparator Common ADC Interrupt Enable bit</span></div>
<div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_CMPEN_e cmpen : 1; <span class="comment">// Bit 7: Comparator Enable bit</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;        <span class="keyword">volatile</span> ADCMPxCON_CHNL_e chnl   : 5; <span class="comment">// Bit 12-8: Input Channel Number bits</span></div>
<div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;        <span class="keyword">volatile</span> unsigned                : 3; <span class="comment">// Bit 15-13: (reserved)</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;    }__attribute__((packed)) bits; <span class="comment">// ADC DIGITAL COMPARATOR x CONTROL REGISTER</span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;    <span class="keyword">volatile</span> uint16_t value; <span class="comment">// Analog-To-Digital input index (e.g. 3 for AN3)</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;} ADCMPxCON_t; <span class="comment">// ADC DIGITAL COMPARATOR Settings </span></div>
<div class="line"><a name="l04170"></a><span class="lineno"> 4170</span>&#160; </div>
<div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160; </div>
<div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;<span class="comment">// REGISTER 19-31: ADCMPxENL: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER LOW</span></div>
<div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160; </div>
<div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_RESET             0b0000000000000000      </span><span class="comment">// Reset ADCMPxENL Register</span></div>
<div class="line"><a name="l04175"></a><span class="lineno"> 4175</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_VALID_DATA_MSK    0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160; </div>
<div class="line"><a name="l04177"></a><span class="lineno"> 4177</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_ALL_ENABLED       0b1111111111111111      </span><span class="comment">// Interrupt enabled for AN0 </span></div>
<div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_ALL_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN0 </span></div>
<div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160; </div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN0_ENABLED       0b0000000000000001      </span><span class="comment">// Interrupt enabled for AN0 </span></div>
<div class="line"><a name="l04181"></a><span class="lineno"> 4181</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN0_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN0 </span></div>
<div class="line"><a name="l04182"></a><span class="lineno"> 4182</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN1_ENABLED       0b0000000000000010      </span><span class="comment">// Interrupt enabled for AN1</span></div>
<div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN1_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN1 </span></div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN2_ENABLED       0b0000000000000100      </span><span class="comment">// Interrupt enabled for AN2</span></div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN2_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN2 </span></div>
<div class="line"><a name="l04186"></a><span class="lineno"> 4186</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN3_ENABLED       0b0000000000001000      </span><span class="comment">// Interrupt enabled for AN3</span></div>
<div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN3_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN3 </span></div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN4_ENABLED       0b0000000000010000      </span><span class="comment">// Interrupt enabled for AN4</span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN4_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN4 </span></div>
<div class="line"><a name="l04190"></a><span class="lineno"> 4190</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN5_ENABLED       0b0000000000100000      </span><span class="comment">// Interrupt enabled for AN5</span></div>
<div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN5_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN5 </span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN6_ENABLED       0b0000000001000000      </span><span class="comment">// Interrupt enabled for AN6</span></div>
<div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN6_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN6 </span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN7_ENABLED       0b0000000010000000      </span><span class="comment">// Interrupt enabled for AN7</span></div>
<div class="line"><a name="l04195"></a><span class="lineno"> 4195</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN7_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN7 </span></div>
<div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN8_ENABLED       0b0000000100000000      </span><span class="comment">// Interrupt enabled for AN8</span></div>
<div class="line"><a name="l04197"></a><span class="lineno"> 4197</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN8_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN8 </span></div>
<div class="line"><a name="l04198"></a><span class="lineno"> 4198</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN9_ENABLED       0b0000001000000000      </span><span class="comment">// Interrupt enabled for AN9</span></div>
<div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN9_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN9 </span></div>
<div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN10_ENABLED      0b0000010000000000      </span><span class="comment">// Interrupt enabled for AN10 </span></div>
<div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN10_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN10 </span></div>
<div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN11_ENABLED      0b0000100000000000      </span><span class="comment">// Interrupt enabled for AN11</span></div>
<div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN11_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN11 </span></div>
<div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN12_ENABLED      0b0001000000000000      </span><span class="comment">// Interrupt enabled for AN12</span></div>
<div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN12_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN12 </span></div>
<div class="line"><a name="l04206"></a><span class="lineno"> 4206</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN13_ENABLED      0b0010000000000000      </span><span class="comment">// Interrupt enabled for AN13</span></div>
<div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN13_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN13 </span></div>
<div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN14_ENABLED      0b0100000000000000      </span><span class="comment">// Interrupt enabled for AN14</span></div>
<div class="line"><a name="l04209"></a><span class="lineno"> 4209</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN14_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN14 </span></div>
<div class="line"><a name="l04210"></a><span class="lineno"> 4210</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN15_ENABLED      0b1000000000000000      </span><span class="comment">// Interrupt enabled for AN15</span></div>
<div class="line"><a name="l04211"></a><span class="lineno"> 4211</span>&#160;<span class="preprocessor">#define REG_ADCMPxENL_AN15_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN15</span></div>
<div class="line"><a name="l04212"></a><span class="lineno"> 4212</span>&#160; </div>
<div class="line"><a name="l04213"></a><span class="lineno"> 4213</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04214"></a><span class="lineno"> 4214</span>&#160;    ADCMPxENL_ANx_ENABLED  = 0b1,     <span class="comment">// Interrupt enabled for ANx </span></div>
<div class="line"><a name="l04215"></a><span class="lineno"> 4215</span>&#160;    ADCMPxENL_ANx_DISABLED = 0b0      <span class="comment">// Interrupt disabled for ANx </span></div>
<div class="line"><a name="l04216"></a><span class="lineno"> 4216</span>&#160;}ADCMPxENL_e;</div>
<div class="line"><a name="l04217"></a><span class="lineno"> 4217</span>&#160; </div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="comment">// REGISTER 19-32: ADCMPxENH: ADC DIGITAL COMPARATOR x CHANNEL ENABLE REGISTER HIGH</span></div>
<div class="line"><a name="l04219"></a><span class="lineno"> 4219</span>&#160; </div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_RESET             0b0000000000000000      </span><span class="comment">// Reset ADCMPxENH High Register</span></div>
<div class="line"><a name="l04221"></a><span class="lineno"> 4221</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_VALID_DATA_MSK    0b0000000000111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160; </div>
<div class="line"><a name="l04223"></a><span class="lineno"> 4223</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_ALL_ENABLED       0b1111111111111111      </span><span class="comment">// Interrupt enabled for all ANx inputs</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_ALL_DISABLED      0b0000000000000000      </span><span class="comment">// Interrupt disabled for all ANx inputs</span></div>
<div class="line"><a name="l04225"></a><span class="lineno"> 4225</span>&#160; </div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN16_ENABLED      0b0000000000000001      </span><span class="comment">// Interrupt enabled for AN16</span></div>
<div class="line"><a name="l04227"></a><span class="lineno"> 4227</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN16_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN16 </span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN17_ENABLED      0b0000000000000010      </span><span class="comment">// Interrupt enabled for AN17</span></div>
<div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN17_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN17 </span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN18_ENABLED      0b0000000000000100      </span><span class="comment">// Interrupt enabled for AN18</span></div>
<div class="line"><a name="l04231"></a><span class="lineno"> 4231</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN18_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN18 </span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN19_ENABLED      0b0000000000001000      </span><span class="comment">// Interrupt enabled for AN19</span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN19_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN19 </span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN20_ENABLED      0b0000000000010000      </span><span class="comment">// Interrupt enabled for AN20</span></div>
<div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN20_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN20 </span></div>
<div class="line"><a name="l04236"></a><span class="lineno"> 4236</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN21_ENABLED      0b0000000000100000      </span><span class="comment">// Interrupt enabled for AN21</span></div>
<div class="line"><a name="l04237"></a><span class="lineno"> 4237</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN21_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN21 </span></div>
<div class="line"><a name="l04238"></a><span class="lineno"> 4238</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN22_ENABLED      0b0000000001000000      </span><span class="comment">// Interrupt enabled for AN22</span></div>
<div class="line"><a name="l04239"></a><span class="lineno"> 4239</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN22_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN22 </span></div>
<div class="line"><a name="l04240"></a><span class="lineno"> 4240</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN23_ENABLED      0b0000000010000000      </span><span class="comment">// Interrupt enabled for AN23</span></div>
<div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN23_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN23 </span></div>
<div class="line"><a name="l04242"></a><span class="lineno"> 4242</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN24_ENABLED      0b0000000100000000      </span><span class="comment">// Interrupt enabled for AN24</span></div>
<div class="line"><a name="l04243"></a><span class="lineno"> 4243</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN24_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN24 </span></div>
<div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN25_ENABLED      0b0000001000000000      </span><span class="comment">// Interrupt enabled for AN25</span></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN25_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN25 </span></div>
<div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN26_ENABLED      0b0000010000000000      </span><span class="comment">// Interrupt enabled for AN26</span></div>
<div class="line"><a name="l04247"></a><span class="lineno"> 4247</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN26_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN26 </span></div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN27_ENABLED      0b0000100000000000      </span><span class="comment">// Interrupt enabled for AN27</span></div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN27_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN27 </span></div>
<div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN28_ENABLED      0b0001000000000000      </span><span class="comment">// Interrupt enabled for AN28</span></div>
<div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN28_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN28 </span></div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN29_ENABLED      0b0010000000000000      </span><span class="comment">// Interrupt enabled for AN29</span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN29_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN29 </span></div>
<div class="line"><a name="l04254"></a><span class="lineno"> 4254</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN30_ENABLED      0b0100000000000000      </span><span class="comment">// Interrupt enabled for AN30</span></div>
<div class="line"><a name="l04255"></a><span class="lineno"> 4255</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN30_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN30 </span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN31_ENABLED      0b1000000000000000      </span><span class="comment">// Interrupt enabled for AN31</span></div>
<div class="line"><a name="l04257"></a><span class="lineno"> 4257</span>&#160;<span class="preprocessor">#define REG_ADCMPxENH_AN31_DISABLED     0b0000000000000000      </span><span class="comment">// Interrupt disabled for AN31</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160; </div>
<div class="line"><a name="l04259"></a><span class="lineno"> 4259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04260"></a><span class="lineno"> 4260</span>&#160;    ADCMPxEN_ANx_ENABLED = 0b1,      <span class="comment">// Conversion result for corresponding channel is used by the comparator</span></div>
<div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;    ADCMPxEN_ANx_DISABLED = 0b0      <span class="comment">// Conversion result for corresponding channel is not used by the comparator</span></div>
<div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;} ADCMPxEN_e;   <span class="comment">// Comparator Enable for Corresponding Input Channels bits</span></div>
<div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160; </div>
<div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;    </div>
<div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an0cmpen : 1;    <span class="comment">// Bit 0: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04268"></a><span class="lineno"> 4268</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an1cmpen : 1;    <span class="comment">// Bit 1: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an2cmpen : 1;    <span class="comment">// Bit 2: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04270"></a><span class="lineno"> 4270</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an3cmpen : 1;    <span class="comment">// Bit 3: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04271"></a><span class="lineno"> 4271</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an4cmpen : 1;    <span class="comment">// Bit 4: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04272"></a><span class="lineno"> 4272</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an5cmpen : 1;    <span class="comment">// Bit 5: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an6cmpen : 1;    <span class="comment">// Bit 6: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an7cmpen : 1;    <span class="comment">// Bit 7: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an8cmpen : 1;    <span class="comment">// Bit 8: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an9cmpen : 1;    <span class="comment">// Bit 9: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an10cmpen : 1;    <span class="comment">// Bit 10: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04278"></a><span class="lineno"> 4278</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an11cmpen : 1;    <span class="comment">// Bit 11: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04279"></a><span class="lineno"> 4279</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an12cmpen : 1;    <span class="comment">// Bit 12: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04280"></a><span class="lineno"> 4280</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an13cmpen : 1;    <span class="comment">// Bit 13: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04281"></a><span class="lineno"> 4281</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an14cmpen : 1;    <span class="comment">// Bit 14: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04282"></a><span class="lineno"> 4282</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an15cmpen : 1;    <span class="comment">// Bit 15: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160; </div>
<div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an16cmpen : 1;    <span class="comment">// Bit 0: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an17cmpen : 1;    <span class="comment">// Bit 1: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an18cmpen : 1;    <span class="comment">// Bit 2: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an19cmpen : 1;    <span class="comment">// Bit 3: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an20cmpen : 1;    <span class="comment">// Bit 4: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an21cmpen : 1;    <span class="comment">// Bit 5: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an22cmpen : 1;    <span class="comment">// Bit 6: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an23cmpen : 1;    <span class="comment">// Bit 7: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04292"></a><span class="lineno"> 4292</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an24cmpen : 1;    <span class="comment">// Bit 8: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an25cmpen : 1;    <span class="comment">// Bit 9: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04294"></a><span class="lineno"> 4294</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an26cmpen : 1;    <span class="comment">// Bit 10: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an27cmpen : 1;    <span class="comment">// Bit 11: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04296"></a><span class="lineno"> 4296</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an28cmpen : 1;    <span class="comment">// Bit 12: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an29cmpen : 1;    <span class="comment">// Bit 13: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an30cmpen : 1;    <span class="comment">// Bit 14: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;        <span class="keyword">volatile</span> ADCMPxEN_e an31cmpen : 1;    <span class="comment">// Bit 15: Enable ANx as digital comparator input source</span></div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160; </div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;    }__attribute__((packed)) bits;  <span class="comment">// Digital Comparator Input Source Selection</span></div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;    <span class="keyword">volatile</span> uint32_t value;</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160;}ADCMPxEN_t; <span class="comment">// Comparator Enable for Corresponding Input Channels bits</span></div>
<div class="line"><a name="l04304"></a><span class="lineno"> 4304</span>&#160; </div>
<div class="line"><a name="l04305"></a><span class="lineno"> 4305</span>&#160;<span class="comment">// REGISTER 19-33: ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER</span></div>
<div class="line"><a name="l04306"></a><span class="lineno"> 4306</span>&#160; </div>
<div class="line"><a name="l04307"></a><span class="lineno"> 4307</span>&#160;<span class="preprocessor">#define REG_ADFLxDAT_RESET                  0b0000000000000000      </span><span class="comment">// Reset ADFLxDAT Register</span></div>
<div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_RESET                  0b0000000000000000      </span><span class="comment">// Reset ADFLxCON Register</span></div>
<div class="line"><a name="l04309"></a><span class="lineno"> 4309</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_VALID_DATA_WR_MSK      0b1111111100011111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_VALID_DATA_RD_MSK      0b1111111100011111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04311"></a><span class="lineno"> 4311</span>&#160;<span class="preprocessor">#define REG_ADFLxDAT_VALID_DATA_MSK         0b1111111111111111      </span><span class="comment">// Bit mask used to set unimplemented bits to zero</span></div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160; </div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160; </div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_FLEN_ENABLED           0b1000000000000000      </span><span class="comment">// Digital filter enabled</span></div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_FLEN_DISABLED          0b0000000000000000      </span><span class="comment">// Digital filter disabled</span></div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160; </div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;    ADFLxCON_FLEN_ENABLED  = 0b1, <span class="comment">// Analog filter x is enabled</span></div>
<div class="line"><a name="l04319"></a><span class="lineno"> 4319</span>&#160;    ADFLxCON_FLEN_DISABLED = 0b0  <span class="comment">// Analog filter x is disabled</span></div>
<div class="line"><a name="l04320"></a><span class="lineno"> 4320</span>&#160;}ADFLxCON_FLEN_e; <span class="comment">// Filter Enable bit</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160; </div>
<div class="line"><a name="l04322"></a><span class="lineno"> 4322</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_MODE_AVERAGE           0b0110000000000000      </span><span class="comment">// Digital filter operates in Averaging mode</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_MODE_OVERSAMPLE        0b0000000000000000      </span><span class="comment">// Digital filter operates in Oversampling mode</span></div>
<div class="line"><a name="l04324"></a><span class="lineno"> 4324</span>&#160; </div>
<div class="line"><a name="l04325"></a><span class="lineno"> 4325</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04326"></a><span class="lineno"> 4326</span>&#160;    ADFLxCON_MODE_AVERAGE    = 0b11, <span class="comment">// Analog filter x is enabled</span></div>
<div class="line"><a name="l04327"></a><span class="lineno"> 4327</span>&#160;    ADFLxCON_MODE_OVERSAMPLE = 0b00  <span class="comment">// Analog filter x is disabled</span></div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;}ADFLxCON_MODE_e; <span class="comment">// Filter Enable bit</span></div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160; </div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160; </div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_256X    0b0000110000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_128X    0b0001110000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04333"></a><span class="lineno"> 4333</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_64X     0b0000100000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04334"></a><span class="lineno"> 4334</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_32X     0b0001100000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04335"></a><span class="lineno"> 4335</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_16      0b0000010000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04336"></a><span class="lineno"> 4336</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_8X      0b0001010000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_4X      0b0000000000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_OVRSAM_LEFT_ALIGN_2X      0b0001000000000000      </span><span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04339"></a><span class="lineno"> 4339</span>&#160; </div>
<div class="line"><a name="l04340"></a><span class="lineno"> 4340</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_256X  0b0111110000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04341"></a><span class="lineno"> 4341</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_128X  0b0111100000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04342"></a><span class="lineno"> 4342</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_64X   0b0111010000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_32X   0b0111000000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_16X   0b0110110000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_8X    0b0111100000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_4X    0b0110010000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_AVERAGE_RIGHT_ALIGN_2X    0b0110000000000000      </span><span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04348"></a><span class="lineno"> 4348</span>&#160; </div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04350"></a><span class="lineno"> 4350</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_256X = 0b11111,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_128X = 0b11110,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_64X  = 0b11101,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_32X  = 0b11100,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04354"></a><span class="lineno"> 4354</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_16X  = 0b11011,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_8X   = 0b11110,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04356"></a><span class="lineno"> 4356</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_4X   = 0b11001,      <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;    ADFLxCON_AVERAGE_RIGHT_ALIGN_2X   = 0b11000,       <span class="comment">// Digital filter result alignment right</span></div>
<div class="line"><a name="l04358"></a><span class="lineno"> 4358</span>&#160; </div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_256X   = 0b00011,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04360"></a><span class="lineno"> 4360</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_128X   = 0b00111,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_64X    = 0b00010,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04362"></a><span class="lineno"> 4362</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_32X    = 0b00110,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_16     = 0b00001,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_8X     = 0b00101,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_4X     = 0b00000,      <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;    ADFLxCON_OVRSAM_LEFT_ALIGN_2X     = 0b00100       <span class="comment">// Digital filter result alignment left</span></div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160;}ADFLxCON_OVRSAM_e;</div>
<div class="line"><a name="l04368"></a><span class="lineno"> 4368</span>&#160; </div>
<div class="line"><a name="l04369"></a><span class="lineno"> 4369</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_IE_ENABLED             0b0000001000000000      </span><span class="comment">// Digital filter result ready interrupt enabled</span></div>
<div class="line"><a name="l04370"></a><span class="lineno"> 4370</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_IE_DISABLED            0b0000000000000000      </span><span class="comment">// Digital filter result ready interrupt disabled</span></div>
<div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160; </div>
<div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04373"></a><span class="lineno"> 4373</span>&#160;    ADFLxCON_IE_ENABLED  = 0b1, <span class="comment">// Digital filter result ready interrupt enabled</span></div>
<div class="line"><a name="l04374"></a><span class="lineno"> 4374</span>&#160;    ADFLxCON_IE_DISABLED = 0b0  <span class="comment">// Digital filter result ready interrupt disabled</span></div>
<div class="line"><a name="l04375"></a><span class="lineno"> 4375</span>&#160;}ADFLxCON_IE_e; <span class="comment">// Filter Common ADC Interrupt Enable bit</span></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160; </div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_RDY_READY              0b0000000100000000      </span><span class="comment">// Digital filter result ready </span></div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_RDY_PEND               0b0000000000000000      </span><span class="comment">// Digital filter result pending</span></div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160; </div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;    ADFLxCON_RDY_READY  = 0b1, <span class="comment">// Digital filter result ready </span></div>
<div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;    ADFLxCON_RDY_PEND   = 0b0  <span class="comment">// Digital filter result pending</span></div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;}ADFLxCON_RDY_e; <span class="comment">// Oversampling Filter Data Ready Flag bit</span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160; </div>
<div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_MSK              0b0000000001111111      </span><span class="comment">// ADC Core Clock Divider Filter Mask</span></div>
<div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT(x)            (x &amp; REG_ADFLxCON_INPUT_MSK)     </span><span class="comment">// Digital Filter ADC Input Number</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160; </div>
<div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN31             0b0000000000011111      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN30             0b0000000000011110      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04390"></a><span class="lineno"> 4390</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN29             0b0000000000011101      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04391"></a><span class="lineno"> 4391</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN28             0b0000000000011100      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04392"></a><span class="lineno"> 4392</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN27             0b0000000000011011      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04393"></a><span class="lineno"> 4393</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN26             0b0000000000011010      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04394"></a><span class="lineno"> 4394</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN25             0b0000000000011001      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04395"></a><span class="lineno"> 4395</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN24             0b0000000000011000      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04396"></a><span class="lineno"> 4396</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN23             0b0000000000010111      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN22             0b0000000000010110      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN21             0b0000000000010101      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN20             0b0000000000010100      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN19             0b0000000000010011      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN18             0b0000000000010010      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN17             0b0000000000010001      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN16             0b0000000000010000      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN15             0b0000000000001111      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN14             0b0000000000001110      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN13             0b0000000000001101      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN12             0b0000000000001100      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN11             0b0000000000001011      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN10             0b0000000000001010      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN9              0b0000000000001001      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN8              0b0000000000001000      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04412"></a><span class="lineno"> 4412</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN7              0b0000000000000111      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN6              0b0000000000000110      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN5              0b0000000000000101      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04415"></a><span class="lineno"> 4415</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN4              0b0000000000000100      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN3              0b0000000000000011      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN2              0b0000000000000010      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN1              0b0000000000000001      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">#define REG_ADFLxCON_INPUT_AN0              0b0000000000000000      </span><span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160; </div>
<div class="line"><a name="l04421"></a><span class="lineno"> 4421</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;    ADFLxCON_INPUT_AN25 = 0b11001,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;    ADFLxCON_INPUT_AN24 = 0b11000,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;    ADFLxCON_INPUT_AN23 = 0b10111,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;    ADFLxCON_INPUT_AN22 = 0b10110,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;    ADFLxCON_INPUT_AN21 = 0b10101,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;    ADFLxCON_INPUT_AN20 = 0b10100,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;    ADFLxCON_INPUT_AN19 = 0b10011,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;    ADFLxCON_INPUT_AN18 = 0b10010,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;    ADFLxCON_INPUT_AN17 = 0b10001,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;    ADFLxCON_INPUT_AN16 = 0b10000,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;    ADFLxCON_INPUT_AN15 = 0b01111,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;    ADFLxCON_INPUT_AN14 = 0b01110,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;    ADFLxCON_INPUT_AN13 = 0b01101,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;    ADFLxCON_INPUT_AN12 = 0b01100,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;    ADFLxCON_INPUT_AN11 = 0b01011,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;    ADFLxCON_INPUT_AN10 = 0b01010,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;    ADFLxCON_INPUT_AN9  = 0b01001,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;    ADFLxCON_INPUT_AN8  = 0b01000,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;    ADFLxCON_INPUT_AN7  = 0b00111,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;    ADFLxCON_INPUT_AN6  = 0b00110,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;    ADFLxCON_INPUT_AN5  = 0b00101,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160;    ADFLxCON_INPUT_AN4  = 0b00100,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;    ADFLxCON_INPUT_AN3  = 0b00011,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;    ADFLxCON_INPUT_AN2  = 0b00010,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04446"></a><span class="lineno"> 4446</span>&#160;    ADFLxCON_INPUT_AN1  = 0b00001,      <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04447"></a><span class="lineno"> 4447</span>&#160;    ADFLxCON_INPUT_AN0  = 0b00000       <span class="comment">// Digital Filter ADC Input Number </span></div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;}ADFLxCON_INPUT_e;</div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160; </div>
<div class="line"><a name="l04450"></a><span class="lineno"> 4450</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;    </div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;        <span class="keyword">volatile</span> ADFLxCON_INPUT_e flchsel : 5;  <span class="comment">// Bit 4-0: Oversampling Filter Input Channel Selection bits</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;        <span class="keyword">volatile</span> unsigned  : 3;                 <span class="comment">// Bit 7-5: (reserved)</span></div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160;        <span class="keyword">volatile</span> ADFLxCON_RDY_e rdy : 1;        <span class="comment">// Bit 8: Oversampling Filter Data Ready Flag bit</span></div>
<div class="line"><a name="l04456"></a><span class="lineno"> 4456</span>&#160;        <span class="keyword">volatile</span> ADFLxCON_IE_e ie : 1;          <span class="comment">// Bit 9: Filter Common ADC Interrupt Enable bit</span></div>
<div class="line"><a name="l04457"></a><span class="lineno"> 4457</span>&#160;        <span class="keyword">volatile</span> ADFLxCON_OVRSAM_e ovrsam : 5;  <span class="comment">// Bit 14-10: Filter Mode bits + Filter Averaging/Oversampling Ratio bits</span></div>
<div class="line"><a name="l04458"></a><span class="lineno"> 4458</span>&#160;        <span class="keyword">volatile</span> ADFLxCON_FLEN_e flen : 1;      <span class="comment">// Bit 15: Filter Enable bit</span></div>
<div class="line"><a name="l04459"></a><span class="lineno"> 4459</span>&#160;    }__attribute__((packed)) bits;        <span class="comment">// ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER</span></div>
<div class="line"><a name="l04460"></a><span class="lineno"> 4460</span>&#160;    <span class="keyword">volatile</span> uint16_t value;</div>
<div class="line"><a name="l04461"></a><span class="lineno"> 4461</span>&#160;} ADFLxCON_t;    <span class="comment">// ADFLxCON: ADC DIGITAL FILTER x CONTROL REGISTER</span></div>
<div class="line"><a name="l04462"></a><span class="lineno"> 4462</span>&#160; </div>
<div class="line"><a name="l04463"></a><span class="lineno"> 4463</span>&#160; </div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;<span class="comment">// Global macros </span></div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;<span class="preprocessor">#define ADCBUFx_ADDR(x)  ((x) * ((volatile uint16_t)&amp;ADCBUF1 - (volatile uint16_t)&amp;ADCBUF0)) </span></div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160; </div>
<div class="line"><a name="l04469"></a><span class="lineno"> 4469</span>&#160; </div>
<div class="line"><a name="l04470"></a><span class="lineno"> 4470</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;<span class="comment">// High Speed ADC Core Settings Data Structure (Dedicated ADC Code 0-6 and Shared ADC Core)</span></div>
<div class="line"><a name="l04472"></a><span class="lineno"> 4472</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160; </div>
<div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;        <span class="keyword">volatile</span> ADCOREx_SAMC_e samc : 10;  <span class="comment">// Bit 9-0: Dedicated ADC Core x Conversion Delay Selection bits</span></div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;        <span class="keyword">volatile</span> unsigned : 6;              <span class="comment">// Bit 15-10: (reserved)</span></div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;    } __attribute__((packed)) bits;   <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER LOW BIT FIELD</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;    <span class="keyword">volatile</span> uint16_t value;  <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER LOW VALUE</span></div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;}ADCORExL_t; <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER LOW BIT FIELD AND REGISTER VALUE</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160; </div>
<div class="line"><a name="l04482"></a><span class="lineno"> 4482</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;        <span class="keyword">volatile</span> ADCOREx_ADCS_e adcs : 7;   <span class="comment">// Bit 6-0: ADC Core x Input Clock Divider bits</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;        <span class="keyword">volatile</span> unsigned : 1;              <span class="comment">// Bit 7: (reserved)</span></div>
<div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;        <span class="keyword">volatile</span> ADCOREx_RES_e res : 2;     <span class="comment">// Bit 9-8: ADC Core x Resolution Selection bits</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;        <span class="keyword">volatile</span> ADCOREx_EISEL_e eisel : 3; <span class="comment">// Bit 12-10: ADC Core x Early Interrupt Time Selection bits</span></div>
<div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;        <span class="keyword">volatile</span> unsigned : 3;              <span class="comment">// Bit 15-13: (reserved)</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;    }__attribute__((packed)) bits;    <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER HIGH BIT FIELD</span></div>
<div class="line"><a name="l04490"></a><span class="lineno"> 4490</span>&#160;    <span class="keyword">volatile</span> uint16_t value;  <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER VALUE</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;}ADCORExH_t; <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER HIGH BIT FIELD AND REGISTER VALUE</span></div>
<div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160; </div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;    <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;        <span class="comment">// --- LOW-WORD ---</span></div>
<div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;        <span class="keyword">volatile</span> ADCOREx_SAMC_e samc : 10;  <span class="comment">// Bit 9-0: Dedicated ADC Core x Conversion Delay Selection bits</span></div>
<div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;        <span class="keyword">volatile</span> unsigned : 6;              <span class="comment">// Bit 15-10: (reserved)</span></div>
<div class="line"><a name="l04498"></a><span class="lineno"> 4498</span>&#160;        <span class="comment">// --- HIGH-WORD ---</span></div>
<div class="line"><a name="l04499"></a><span class="lineno"> 4499</span>&#160;        <span class="keyword">volatile</span> ADCOREx_ADCS_e adcs : 7;   <span class="comment">// Bit 6-0: ADC Core x Input Clock Divider bits</span></div>
<div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;        <span class="keyword">volatile</span> unsigned : 1;              <span class="comment">// Bit 7: (reserved)</span></div>
<div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;        <span class="keyword">volatile</span> ADCOREx_RES_e res : 2;     <span class="comment">// Bit 9-8: ADC Core x Resolution Selection bits</span></div>
<div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;        <span class="keyword">volatile</span> ADCOREx_EISEL_e eisel : 3; <span class="comment">// Bit 12-10: ADC Core x Early Interrupt Time Selection bits</span></div>
<div class="line"><a name="l04503"></a><span class="lineno"> 4503</span>&#160;        <span class="keyword">volatile</span> unsigned : 3;              <span class="comment">// Bit 15-13: (reserved)</span></div>
<div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;    }__attribute__((packed)) bits;     <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER HIGH BIT FIELD</span></div>
<div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;    <span class="keyword">volatile</span> uint32_t value;  <span class="comment">// REGISTER HIGH/LOW VALUE (32-bit)</span></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;}ADCOREx_t; <span class="comment">// DEDICATED ADC CORE x CONTROL REGISTER HIGH/LOW BIT FIELD AND REGISTER VALUE</span></div>
<div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160; </div>
<div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160; </div>
<div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="comment">//typedef enum {</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="comment">//    ADCORE_TYPE_SHARED    = 0b1, // ADC core is Shared ADC core</span></div>
<div class="line"><a name="l04518"></a><span class="lineno"> 4518</span>&#160;<span class="comment">//    ADCORE_TYPE_DEDICATED = 0b0  // ADC core is Dedicated ADC core</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="comment">//}ADCORE_TYPE_e; // User enumeration distinguishing between dedicated and shared ADC cores</span></div>
<div class="line"><a name="l04520"></a><span class="lineno"> 4520</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l04521"></a><span class="lineno"> 4521</span>&#160;<span class="comment">//typedef enum {</span></div>
<div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="comment">//    ADCORE_ENABLED  = 0b1, // ADC core is/will be enabled (powered on and checked)</span></div>
<div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="comment">//    ADCORE_DISABLED = 0b0  // ADC core is/will be disabled (powered off)</span></div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;<span class="comment">//}ADCORE_ENABLE_e; // User enumeration distinguishing between dedicated and shared ADC cores</span></div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;<span class="comment">//typedef struct {</span></div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;<span class="comment">//    volatile ADCOREx_SAMC_e samc : 10;      // Bit 9-0: Dedicated ADC Core x Conversion Delay Selection bits</span></div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="comment">//    volatile ADCON4_SAMCxEN_e samc_en : 1;  // Bit 10: Flag indicating if sample delay should be enabled/disabled</span></div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160;<span class="comment">//    volatile ADCOREx_RES_e res : 2;         // Bit 12-11: ADC Core x Resolution Selection bits</span></div>
<div class="line"><a name="l04530"></a><span class="lineno"> 4530</span>&#160;<span class="comment">//    volatile ADCOREx_EISEL_e eisel : 3;     // Bit 15-13: ADC Core x Early Interrupt Time Selection bits</span></div>
<div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="comment">//    </span></div>
<div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="comment">//    volatile ADCOREx_ADCS_e adcs : 7;       // Bit 6-0: ADC Core x Input Clock Divider bits</span></div>
<div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;<span class="comment">//    volatile ADCON4_SYNCTRGx_e synctrg : 1; // Bit 7: Synchronous trigger</span></div>
<div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="comment">//    volatile ADCORE_TYPE_e type : 1;        // Bit 8: Flag indicating if this is a shared or dedicated core</span></div>
<div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">//    volatile ADCON5_WARMTIME_e warmtime : 4; // Bit 12-9: ADC Dedicated Core x Power-up Delay bits</span></div>
<div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">//    volatile unsigned : 2;                  // Bit 14-13: (reserved)</span></div>
<div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">//    volatile ADCORE_ENABLE_e enable : 1;    // Bit 15: ADC core enable bit</span></div>
<div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment">//}__attribute__((packed)) ADCORE_CONFIG_t;   // Generic core configuration data structure</span></div>
<div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">//typedef struct {</span></div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="comment">//    volatile uint16_t index;     // ADC core index</span></div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;<span class="comment">//    volatile ADCORE_CONFIG_t config; // ADC core configuration (32 bit)</span></div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="comment">//}HSADC_ADCORECFG_t; // Generic DEDICATED/SHARED ADC CORE configuration</span></div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="comment">//typedef struct {</span></div>
<div class="line"><a name="l04546"></a><span class="lineno"> 4546</span>&#160;<span class="comment">//    #if defined (ADCORE0L)</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core0; // ADC core configuration of dedicated ADC core #0</span></div>
<div class="line"><a name="l04548"></a><span class="lineno"> 4548</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="comment">//    #if defined (ADCORE1L)</span></div>
<div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core1; // ADC core configuration of dedicated ADC core #1</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="comment">//    #if defined (ADCORE2L)</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core2; // ADC core configuration of dedicated ADC core #2</span></div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="comment">//    #if defined (ADCORE3L)</span></div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core3; // ADC core configuration of dedicated ADC core #3</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">//    #if defined (ADCORE4L)</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core4; // ADC core configuration of dedicated ADC core #4</span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="comment">//    #if defined (ADCORE5L)</span></div>
<div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core5; // ADC core configuration of dedicated ADC core #5</span></div>
<div class="line"><a name="l04563"></a><span class="lineno"> 4563</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04564"></a><span class="lineno"> 4564</span>&#160;<span class="comment">//    #if defined (ADCORE6L)</span></div>
<div class="line"><a name="l04565"></a><span class="lineno"> 4565</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t core6; // ADC core configuration of dedicated ADC core #6</span></div>
<div class="line"><a name="l04566"></a><span class="lineno"> 4566</span>&#160;<span class="comment">//    #endif</span></div>
<div class="line"><a name="l04567"></a><span class="lineno"> 4567</span>&#160;<span class="comment">//    volatile HSADC_ADCORECFG_t shared_core; // ADC core configuration of shared ADC core</span></div>
<div class="line"><a name="l04568"></a><span class="lineno"> 4568</span>&#160;<span class="comment">//}HSADC_ADCORES_t; // Generic DEDICATED/SHARED ADC CORE configuration</span></div>
<div class="line"><a name="l04569"></a><span class="lineno"> 4569</span>&#160; </div>
<div class="line"><a name="l04570"></a><span class="lineno"> 4570</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04571"></a><span class="lineno"> 4571</span>&#160;<span class="comment">// High Speed ADC Module Base Register Data Structure (ADCONx Registers)</span></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160; <span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;    <span class="keyword">volatile</span> ADCOREx_SAMC_e samc;       <span class="comment">// Shared/Dedicated ADC Core Conversion Delay Selection bits</span></div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;<span class="preprocessor">    #if ADC_CORE_COUNT &gt; 1</span></div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;    <span class="keyword">volatile</span> ADCON4_SAMCxEN_e samc_en;  <span class="comment">// Flag indicating if sample delay should be enabled/disabled</span></div>
<div class="line"><a name="l04577"></a><span class="lineno"> 4577</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l04578"></a><span class="lineno"> 4578</span>&#160;    <span class="keyword">volatile</span> ADCOREx_EISEL_e eisel;     <span class="comment">// ADC Core x Early Interrupt Time Selection bits</span></div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;    <span class="keyword">volatile</span> ADCOREx_ADCS_e adcs;       <span class="comment">// Shared ADC Core Input Clock Divider bits</span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;    <span class="keyword">volatile</span> ADCOREx_RES_e res;         <span class="comment">// ADC Core x Resolution Selection bits</span></div>
<div class="line"><a name="l04581"></a><span class="lineno"> 4581</span>&#160;} HSADC_CORE_CONFIG_t; <span class="comment">// GENERIC ADC CORE CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04582"></a><span class="lineno"> 4582</span>&#160; </div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04584"></a><span class="lineno"> 4584</span>&#160;<span class="preprocessor">    #if defined (ADCORE0L)</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;    <span class="keyword">volatile</span> HSADC_CORE_CONFIG_t core0;    <span class="comment">// DEDICATED ADC CORE #0 CLOCK CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;<span class="preprocessor">    #if defined (ADCORE1L)</span></div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;    <span class="keyword">volatile</span> HSADC_CORE_CONFIG_t core1;    <span class="comment">// DEDICATED ADC CORE #1 CLOCK CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160;<span class="preprocessor">    #endif</span></div>
<div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;    <span class="keyword">volatile</span> HSADC_CORE_CONFIG_t shared_core; <span class="comment">// SHARED ADC CORE CLOCK CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04591"></a><span class="lineno"> 4591</span>&#160;    <span class="keyword">volatile</span> ADCON3_CLKDIV_e clkdiv;    <span class="comment">// ADC Module Clock Source Divider bits</span></div>
<div class="line"><a name="l04592"></a><span class="lineno"> 4592</span>&#160;    <span class="keyword">volatile</span> ADCON3_CLKSEL_e clksel;    <span class="comment">// ADC Module Clock Source Selection bits</span></div>
<div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;} HSADC_CLOCK_CONFIG_t; <span class="comment">// ADC CLOCK CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160; </div>
<div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFERCIE_e refercie;    <span class="comment">// Band Gap or Reference Voltage Error Common Interrupt Enable bit</span></div>
<div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;    <span class="keyword">volatile</span> ADCON2_REFCIE_e refcie;        <span class="comment">// Band Gap and Reference Voltage Ready Common Interrupt Enable bit</span></div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;    <span class="keyword">volatile</span> ADCON3_REFSEL_e refsel;        <span class="comment">// ADC Reference Voltage Selection bits</span></div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;} HSADC_REFERENCE_CONFIG_t; <span class="comment">// ADC REFERENCE CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160; </div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160;    <span class="keyword">volatile</span> ADCON3_CNVCHSEL_e cnvchsel;    <span class="comment">// Channel Number Selection for Software Individual Channel Conversion Trigger bits</span></div>
<div class="line"><a name="l04603"></a><span class="lineno"> 4603</span>&#160;    <span class="keyword">volatile</span> ADCON3_SUSPCIE_e suspcie;      <span class="comment">// All ADC Core Triggers Disable bit</span></div>
<div class="line"><a name="l04604"></a><span class="lineno"> 4604</span>&#160;    <span class="keyword">volatile</span> ADCON3_SUSPEND_e suspend;      <span class="comment">// All ADC Core Triggers Disable bit</span></div>
<div class="line"><a name="l04605"></a><span class="lineno"> 4605</span>&#160;} HSADC_SWTRIG_CONFIG_t; <span class="comment">// ADC SOFTWARE TRIGGER CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04606"></a><span class="lineno"> 4606</span>&#160; </div>
<div class="line"><a name="l04607"></a><span class="lineno"> 4607</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04608"></a><span class="lineno"> 4608</span>&#160;    <span class="keyword">volatile</span> ADCON5_WARMTIME_e warmtime; <span class="comment">// ADC Dedicated Core x Power-up Delay</span></div>
<div class="line"><a name="l04609"></a><span class="lineno"> 4609</span>&#160;    <span class="keyword">volatile</span> ADCON2_PTGEN_e ptgen;      <span class="comment">// External Conversion Request Interface bit</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;    <span class="keyword">volatile</span> ADCON2_EIEN_e eien;        <span class="comment">// Early Interrupts Enable bit</span></div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;    <span class="keyword">volatile</span> ADCON1_FORM_e form;        <span class="comment">// Fractional Data Output Format bit</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;    <span class="keyword">volatile</span> ADCON1_ADSIDL_e adsidl;    <span class="comment">// ADC Stop in Idle Mode bit</span></div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;    <span class="keyword">volatile</span> ADCON1_ADON_e adon;        <span class="comment">// ADC Enable bit</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;} HSADC_CONTROL_CONFIG_t; <span class="comment">// BASIC ADC MODULE CONTROL REGISTER SETTINGS</span></div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160; </div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04617"></a><span class="lineno"> 4617</span>&#160;    <span class="keyword">volatile</span> HSADC_CLOCK_CONFIG_t cores;      <span class="comment">// ADC CLOCK CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;    <span class="keyword">volatile</span> HSADC_REFERENCE_CONFIG_t refcfg; <span class="comment">// ADC REFERENCE CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04619"></a><span class="lineno"> 4619</span>&#160;    <span class="keyword">volatile</span> HSADC_SWTRIG_CONFIG_t swtrig;    <span class="comment">// ADC SOFTWARE TRIGGER CONFIGURAITON REGISTER SETTINGS</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;    <span class="keyword">volatile</span> HSADC_CONTROL_CONFIG_t config;   <span class="comment">// BASIC ADC MODULE CONTROL REGISTER SETTINGS</span></div>
<div class="line"><a name="l04621"></a><span class="lineno"> 4621</span>&#160;} HSADC_ADMODCFG_t; <span class="comment">// ADC module base register set</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160; </div>
<div class="line"><a name="l04623"></a><span class="lineno"> 4623</span>&#160; </div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="comment">// High Speed ADC Input Channel Settings Data Structure (ANx inputs 0-31)</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160; </div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;    ANx_CORE_ASSIGNMENT_DEDICATED = 0b1, <span class="comment">// Input pin ANx is tied to Dedicated ADC core</span></div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160;    ANx_CORE_ASSIGNMENT_SHARED = 0b1     <span class="comment">// Input pin ANx is tied to Shared ADC core</span></div>
<div class="line"><a name="l04631"></a><span class="lineno"> 4631</span>&#160;}ADCORE_ASSIGNMENT_e;</div>
<div class="line"><a name="l04632"></a><span class="lineno"> 4632</span>&#160; </div>
<div class="line"><a name="l04633"></a><span class="lineno"> 4633</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04634"></a><span class="lineno"> 4634</span>&#160;    ANx_DIFFERENTIAL = 0b1, <span class="comment">// Input pin ANx is configured in differential mode</span></div>
<div class="line"><a name="l04635"></a><span class="lineno"> 4635</span>&#160;    ANx_SINGLE_ENDED = 0b0  <span class="comment">// Input pin ANx is configured in single-ended mode</span></div>
<div class="line"><a name="l04636"></a><span class="lineno"> 4636</span>&#160;}ADMOD_INPUT_MODE_e;</div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160; </div>
<div class="line"><a name="l04638"></a><span class="lineno"> 4638</span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a name="l04639"></a><span class="lineno"> 4639</span>&#160;    ANx_DATA_SIGNED = 0b1, <span class="comment">// Input pin ANx output data is signed</span></div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;    ANx_DATA_UNSIGNED = 0b0  <span class="comment">// Input pin ANx output data is unsigned</span></div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;}ADMOD_OUTPUT_DATA_MODE_e; <span class="comment">// Input pin ANx output data mode</span></div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160; </div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;    <span class="keyword">volatile</span> uint16_t core_index;                   <span class="comment">// Index of the ADC core the analog input is connected to</span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;    <span class="keyword">volatile</span> ADCORE_ASSIGNMENT_e core_assigmnment;  <span class="comment">// Pin ANx is tied to dedicated or shared ADC core bit (read only)</span></div>
<div class="line"><a name="l04646"></a><span class="lineno"> 4646</span>&#160;    <span class="keyword">volatile</span> ADMOD_INPUT_MODE_e input_mode;         <span class="comment">// Input ANx input mode is differential or single-ended bit</span></div>
<div class="line"><a name="l04647"></a><span class="lineno"> 4647</span>&#160;    <span class="keyword">volatile</span> ADMOD_OUTPUT_DATA_MODE_e data_mode;    <span class="comment">// Input ANx output data mode bit</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;    <span class="keyword">volatile</span> ADLVLTRG_e trigger_mode;               <span class="comment">// Level Trigger for corresponding Analog Input Enable bit</span></div>
<div class="line"><a name="l04649"></a><span class="lineno"> 4649</span>&#160;    <span class="keyword">volatile</span> ADIE_IE_e interrupt_enable;            <span class="comment">// Input ANx interrupt enable bit</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;    <span class="keyword">volatile</span> ADEIE_EIEN_e early_interrupt_enable;   <span class="comment">// Input ANx early interrupt enable bit</span></div>
<div class="line"><a name="l04651"></a><span class="lineno"> 4651</span>&#160;    <span class="keyword">volatile</span> ADTRIG_TRGSRC_e trigger_source;        <span class="comment">// Input ANx trigger source bits</span></div>
<div class="line"><a name="l04652"></a><span class="lineno"> 4652</span>&#160;} ADCAN_CONFIG_t; <span class="comment">// ADC Input Channel Settings </span></div>
<div class="line"><a name="l04653"></a><span class="lineno"> 4653</span>&#160; </div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;    <span class="keyword">volatile</span> ADCAN_CONFIG_t config; <span class="comment">// Analog input configuration</span></div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;    <span class="keyword">volatile</span> uint16_t ad_input; <span class="comment">// Analog-To-Digital input index (e.g. 3 for AN3)</span></div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;}HSADC_ADCANCFG_t; <span class="comment">// ADC Input Channel Settings </span></div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160; </div>
<div class="line"><a name="l04659"></a><span class="lineno"> 4659</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04660"></a><span class="lineno"> 4660</span>&#160;<span class="comment">// ADC Digital Comparator Object</span></div>
<div class="line"><a name="l04661"></a><span class="lineno"> 4661</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04662"></a><span class="lineno"> 4662</span>&#160; </div>
<div class="line"><a name="l04663"></a><span class="lineno"> 4663</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04664"></a><span class="lineno"> 4664</span>&#160;    <span class="keyword">volatile</span> ADCMPxCON_t ADCMPxCON; <span class="comment">// ADC digital comparator configuration</span></div>
<div class="line"><a name="l04665"></a><span class="lineno"> 4665</span>&#160;    <span class="keyword">volatile</span> ADCMPxEN_t ADCMPxEN;   <span class="comment">// Analog input source enable selection</span></div>
<div class="line"><a name="l04666"></a><span class="lineno"> 4666</span>&#160;    <span class="keyword">volatile</span> uint16_t ADCMPxLO;   <span class="comment">// ADC digital comparator Lower Threshold register</span></div>
<div class="line"><a name="l04667"></a><span class="lineno"> 4667</span>&#160;    <span class="keyword">volatile</span> uint16_t ADCMPxHI;   <span class="comment">// ADC digital comparator Upper Threshold register</span></div>
<div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;}HSADC_ADCMP_CONFIG_t; <span class="comment">// ADC DIGITAL COMPARATOR Settings </span></div>
<div class="line"><a name="l04669"></a><span class="lineno"> 4669</span>&#160; </div>
<div class="line"><a name="l04670"></a><span class="lineno"> 4670</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04671"></a><span class="lineno"> 4671</span>&#160;<span class="comment">// ADC Digital Comparator Object</span></div>
<div class="line"><a name="l04672"></a><span class="lineno"> 4672</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04673"></a><span class="lineno"> 4673</span>&#160; </div>
<div class="line"><a name="l04674"></a><span class="lineno"> 4674</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;    <span class="keyword">volatile</span> ADFLxCON_t ADFLxCON;    <span class="comment">// ADC digital filter configuration</span></div>
<div class="line"><a name="l04676"></a><span class="lineno"> 4676</span>&#160;    <span class="keyword">volatile</span> uint16_t ADFLxDAT;             <span class="comment">// ADC digital filter result register</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;}HSADC_ADFLT_CONFIG_t; <span class="comment">// ADC DIGITAL FILTER Settings </span></div>
<div class="line"><a name="l04678"></a><span class="lineno"> 4678</span>&#160; </div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04680"></a><span class="lineno"> 4680</span>&#160;<span class="comment">// Global Function Prototypes</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="comment">// ==============================================================================================</span></div>
<div class="line"><a name="l04682"></a><span class="lineno"> 4682</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_Initialize( <span class="keyword">volatile</span> HSADC_ADMODCFG_t adc_cfg );</div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADInput_Initialize( <span class="keyword">volatile</span> HSADC_ADCANCFG_t adin_cfg );</div>
<div class="line"><a name="l04684"></a><span class="lineno"> 4684</span>&#160; </div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160; </div>
<div class="line"><a name="l04686"></a><span class="lineno"> 4686</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_PowerUp(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_PowerDown(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04688"></a><span class="lineno"> 4688</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_Enable(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_Disable(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Module_Reset(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160; </div>
<div class="line"><a name="l04692"></a><span class="lineno"> 4692</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Core_PowerUp(<span class="keyword">volatile</span> uint16_t index);</div>
<div class="line"><a name="l04693"></a><span class="lineno"> 4693</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_Core_CheckReady(<span class="keywordtype">void</span>);</div>
<div class="line"><a name="l04694"></a><span class="lineno"> 4694</span>&#160; </div>
<div class="line"><a name="l04695"></a><span class="lineno"> 4695</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADInput_SetMode(<span class="keyword">volatile</span> HSADC_ADCANCFG_t adin_cfg);</div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADInput_SetTriggerSource(<span class="keyword">volatile</span> HSADC_ADCANCFG_t adin_cfg);</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADInput_SetTriggerMode(<span class="keyword">volatile</span> HSADC_ADCANCFG_t adin_cfg);</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADInput_SetInterrupt(<span class="keyword">volatile</span> HSADC_ADCANCFG_t adin_cfg);</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160; </div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADComp_Initialize(<span class="keyword">volatile</span> uint16_t index, <span class="keyword">volatile</span> HSADC_ADCMP_CONFIG_t adcmp_cfg);</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> uint16_t ADC_ADFilter_Initialize(<span class="keyword">volatile</span> uint16_t index, <span class="keyword">volatile</span> HSADC_ADFLT_CONFIG_t adflt_cfg);</div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160; </div>
<div class="line"><a name="l04703"></a><span class="lineno"> 4703</span>&#160; </div>
<div class="line"><a name="l04704"></a><span class="lineno"> 4704</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* dsPIC33CH/CK only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* end of MCAL_P33SMPS_HSADC_H */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160; </div>
<div class="line"><a name="l04707"></a><span class="lineno"> 4707</span>&#160;<span class="comment">// end of files</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.20-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_5c9e57b9bcd9b7f50d88ecfbd194c0ae.html">dpsk_buck_acmc.X</a></li><li class="navelem"><a class="el" href="dir_0b7fd148aa9e0e6d20cdcee736988614.html">sources</a></li><li class="navelem"><a class="el" href="dir_afa4bbc4f9900f05b441b3d1aa1db3d6.html">common</a></li><li class="navelem"><a class="el" href="dir_a137f7f23f7f036da728e37ee9a15b2e.html">p33c_pral</a></li><li class="navelem"><b>p33c_adc.h</b></li>
    <p style="height: 12px; padding-bottom: 8px; padding-right: 12px; vertical-align: bottom; text-align: right; font-size: 90%;">© 2021, Microchip Technology Inc.</p>
  </ul>
</div>
</body>
</html>
