vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\d_flipflop.vhd"
vhdl work "E:\for_testing_submission\src\lab4\next_state_logic.vhd"
vhdl work "E:\for_testing_submission\project\microprogram_cdp_test_VHDL\nbit_reg.vhd"
vhdl work "E:\for_testing_submission\src\lab4\four_bit_synchronous_counter.vhd"
