<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_csr.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_csr.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_csr.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryMed">84.7&nbsp;%</td>
            <td class="headerCovTableEntry">261</td>
            <td class="headerCovTableEntry">221</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_csr.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Control Status Registers (CSR)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Provides access to RISC-V CSR Machine registers</span>
<span id="L10"><span class="lineNum">      10</span>              :  // - Handles events (EXC, IRQ and MRET):</span>
<span id="L11"><span class="lineNum">      11</span>              :  //   - Setups handling configuration</span>
<span id="L12"><span class="lineNum">      12</span>              :  //   - Displays events statuses and information</span>
<span id="L13"><span class="lineNum">      13</span>              :  //   - Generates new PC</span>
<span id="L14"><span class="lineNum">      14</span>              :  // - Provides information about the number of executed instructions and elapsed</span>
<span id="L15"><span class="lineNum">      15</span>              :  //   cycles</span>
<span id="L16"><span class="lineNum">      16</span>              :  // - Provides interfaces for IPIC, HDU and TDU registers access</span>
<span id="L17"><span class="lineNum">      17</span>              :  //</span>
<span id="L18"><span class="lineNum">      18</span>              :  // Structure:</span>
<span id="L19"><span class="lineNum">      19</span>              :  // - Events (EXC, IRQ, MRET) logic</span>
<span id="L20"><span class="lineNum">      20</span>              :  // - CSR read/write interface</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - CSR registers:</span>
<span id="L22"><span class="lineNum">      22</span>              :  //   - Machine Trap Setup registers</span>
<span id="L23"><span class="lineNum">      23</span>              :  //   - Machine Trap Handling registers</span>
<span id="L24"><span class="lineNum">      24</span>              :  //   - Machine Counters/Timers registers</span>
<span id="L25"><span class="lineNum">      25</span>              :  //   - Non-standard CSRs (MCOUNTEN)</span>
<span id="L26"><span class="lineNum">      26</span>              :  // - CSR &lt;-&gt; EXU i/f</span>
<span id="L27"><span class="lineNum">      27</span>              :  // - CSR &lt;-&gt; IPIC i/f</span>
<span id="L28"><span class="lineNum">      28</span>              :  // - CSR &lt;-&gt; HDU i/f</span>
<span id="L29"><span class="lineNum">      29</span>              :  // - CSR &lt;-&gt; TDU i/f</span>
<span id="L30"><span class="lineNum">      30</span>              :  //</span>
<span id="L31"><span class="lineNum">      31</span>              : //------------------------------------------------------------------------------</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L34"><span class="lineNum">      34</span>              : `include &quot;scr1_csr.svh&quot;</span>
<span id="L35"><span class="lineNum">      35</span>              : `include &quot;scr1_arch_types.svh&quot;</span>
<span id="L36"><span class="lineNum">      36</span>              : `include &quot;scr1_riscv_isa_decoding.svh&quot;</span>
<span id="L37"><span class="lineNum">      37</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L38"><span class="lineNum">      38</span>              : `include &quot;scr1_ipic.svh&quot;</span>
<span id="L39"><span class="lineNum">      39</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L40"><span class="lineNum">      40</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L41"><span class="lineNum">      41</span>              : `include &quot;scr1_hdu.svh&quot;</span>
<span id="L42"><span class="lineNum">      42</span>              : `endif // SCR1_DBG_EN</span>
<span id="L43"><span class="lineNum">      43</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L44"><span class="lineNum">      44</span>              : `include &quot;scr1_tdu.svh&quot;</span>
<span id="L45"><span class="lineNum">      45</span>              : `endif // SCR1_TDU_EN</span>
<span id="L46"><span class="lineNum">      46</span>              : </span>
<span id="L47"><span class="lineNum">      47</span>              : module scr1_pipe_csr (</span>
<span id="L48"><span class="lineNum">      48</span>              :     // Common</span>
<span id="L49"><span class="lineNum">      49</span>              :     input   logic                                       rst_n,                      // CSR reset</span>
<span id="L50"><span class="lineNum">      50</span>              :     input   logic                                       clk,                        // Gated CSR clock</span>
<span id="L51"><span class="lineNum">      51</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L52"><span class="lineNum">      52</span>              :  `ifdef SCR1_CLKCTRL_EN</span>
<span id="L53"><span class="lineNum">      53</span>              :     input   logic                                       clk_alw_on,                 // Not-gated CSR clock</span>
<span id="L54"><span class="lineNum">      54</span>              :  `endif // SCR1_CLKCTRL_EN</span>
<span id="L55"><span class="lineNum">      55</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L56"><span class="lineNum">      56</span>              : </span>
<span id="L57"><span class="lineNum">      57</span>              :     // SOC signals</span>
<span id="L58"><span class="lineNum">      58</span>              :     // IRQ</span>
<span id="L59"><span class="lineNum">      59</span>              :     input   logic                                       soc2csr_irq_ext_i,          // External interrupt request</span>
<span id="L60"><span class="lineNum">      60</span>              :     input   logic                                       soc2csr_irq_soft_i,         // Software interrupt request</span>
<span id="L61"><span class="lineNum">      61</span>              :     input   logic                                       soc2csr_irq_mtimer_i,       // External timer interrupt request</span>
<span id="L62"><span class="lineNum">      62</span>              : </span>
<span id="L63"><span class="lineNum">      63</span>              :     // Memory-mapped external timer</span>
<span id="L64"><span class="lineNum">      64</span>              :     input   logic [63:0]                                soc2csr_mtimer_val_i,       // External timer value</span>
<span id="L65"><span class="lineNum">      65</span>              : </span>
<span id="L66"><span class="lineNum">      66</span>              :     // MHARTID fuse</span>
<span id="L67"><span class="lineNum">      67</span>              :     input   logic [`SCR1_XLEN-1:0]                      soc2csr_fuse_mhartid_i,     // MHARTID fuse</span>
<span id="L68"><span class="lineNum">      68</span>              : </span>
<span id="L69"><span class="lineNum">      69</span>              :     // CSR &lt;-&gt; EXU read/write interface</span>
<span id="L70"><span class="lineNum">      70</span>              :     input   logic                                       exu2csr_r_req_i,            // CSR read/write address</span>
<span id="L71"><span class="lineNum">      71</span>              :     input   logic [SCR1_CSR_ADDR_WIDTH-1:0]             exu2csr_rw_addr_i,          // CSR read request</span>
<span id="L72"><span class="lineNum">      72</span>              :     output  logic [`SCR1_XLEN-1:0]                      csr2exu_r_data_o,           // CSR read data</span>
<span id="L73"><span class="lineNum">      73</span>              :     input   logic                                       exu2csr_w_req_i,            // CSR write request</span>
<span id="L74"><span class="lineNum">      74</span>              :     input   type_scr1_csr_cmd_sel_e                     exu2csr_w_cmd_i,            // CSR write command</span>
<span id="L75"><span class="lineNum">      75</span>              :     input   logic [`SCR1_XLEN-1:0]                      exu2csr_w_data_i,           // CSR write data</span>
<span id="L76"><span class="lineNum">      76</span>              :     output  logic                                       csr2exu_rw_exc_o,           // CSR read/write access exception</span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span>              :     // CSR &lt;-&gt; EXU event interface</span>
<span id="L79"><span class="lineNum">      79</span>              :     input   logic                                       exu2csr_take_irq_i,         // Take IRQ trap</span>
<span id="L80"><span class="lineNum">      80</span>              :     input   logic                                       exu2csr_take_exc_i,         // Take exception trap</span>
<span id="L81"><span class="lineNum">      81</span>              :     input   logic                                       exu2csr_mret_update_i,      // MRET update CSR</span>
<span id="L82"><span class="lineNum">      82</span>              :     input   logic                                       exu2csr_mret_instr_i,       // MRET instruction</span>
<span id="L83"><span class="lineNum">      83</span>              :     input   type_scr1_exc_code_e                        exu2csr_exc_code_i,         // Exception code (see scr1_arch_types.svh)</span>
<span id="L84"><span class="lineNum">      84</span>              :     input   logic [`SCR1_XLEN-1:0]                      exu2csr_trap_val_i,         // Trap value</span>
<span id="L85"><span class="lineNum">      85</span>              :     output  logic                                       csr2exu_irq_o,              // IRQ request</span>
<span id="L86"><span class="lineNum">      86</span>              :     output  logic                                       csr2exu_ip_ie_o,            // Some IRQ pending and locally enabled</span>
<span id="L87"><span class="lineNum">      87</span>              :     output  logic                                       csr2exu_mstatus_mie_up_o,   // MSTATUS or MIE update in the current cycle</span>
<span id="L88"><span class="lineNum">      88</span>              : </span>
<span id="L89"><span class="lineNum">      89</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L90"><span class="lineNum">      90</span>              :     // CSR &lt;-&gt; IPIC interface</span>
<span id="L91"><span class="lineNum">      91</span>              :     output  logic                                       csr2ipic_r_req_o,           // IPIC read request</span>
<span id="L92"><span class="lineNum">      92</span>              :     output  logic                                       csr2ipic_w_req_o,           // IPIC write request</span>
<span id="L93"><span class="lineNum">      93</span>              :     output  logic [2:0]                                 csr2ipic_addr_o,            // IPIC address</span>
<span id="L94"><span class="lineNum">      94</span>              :     output  logic [`SCR1_XLEN-1:0]                      csr2ipic_wdata_o,           // IPIC write data</span>
<span id="L95"><span class="lineNum">      95</span>              :     input   logic [`SCR1_XLEN-1:0]                      ipic2csr_rdata_i,           // IPIC read data</span>
<span id="L96"><span class="lineNum">      96</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L99"><span class="lineNum">      99</span>              :     // CSR &lt;-&gt; HDU interface</span>
<span id="L100"><span class="lineNum">     100</span>              :     output  logic                                       csr2hdu_req_o,              // Request to HDU</span>
<span id="L101"><span class="lineNum">     101</span>              :     output  type_scr1_csr_cmd_sel_e                     csr2hdu_cmd_o,              // HDU command</span>
<span id="L102"><span class="lineNum">     102</span>              :     output  logic [SCR1_HDU_DEBUGCSR_ADDR_WIDTH-1:0]    csr2hdu_addr_o,             // HDU address</span>
<span id="L103"><span class="lineNum">     103</span>              :     output  logic [`SCR1_XLEN-1:0]                      csr2hdu_wdata_o,            // HDU write data</span>
<span id="L104"><span class="lineNum">     104</span>              :     input   logic [`SCR1_XLEN-1:0]                      hdu2csr_rdata_i,            // HDU read data</span>
<span id="L105"><span class="lineNum">     105</span>              :     input   type_scr1_csr_resp_e                        hdu2csr_resp_i,             // HDU response</span>
<span id="L106"><span class="lineNum">     106</span>              :     input   logic                                       hdu2csr_no_commit_i,        // Forbid instruction commitment</span>
<span id="L107"><span class="lineNum">     107</span>              : `endif // SCR1_DBG_EN</span>
<span id="L108"><span class="lineNum">     108</span>              : </span>
<span id="L109"><span class="lineNum">     109</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L110"><span class="lineNum">     110</span>              :     // CSR &lt;-&gt; TDU interface</span>
<span id="L111"><span class="lineNum">     111</span>              :     output  logic                                       csr2tdu_req_o,              // Request to TDU</span>
<span id="L112"><span class="lineNum">     112</span>              :     output  type_scr1_csr_cmd_sel_e                     csr2tdu_cmd_o,              // TDU command</span>
<span id="L113"><span class="lineNum">     113</span>              :     output  logic [SCR1_CSR_ADDR_TDU_OFFS_W-1:0]        csr2tdu_addr_o,             // TDU address</span>
<span id="L114"><span class="lineNum">     114</span>              :     output  logic [`SCR1_XLEN-1:0]                      csr2tdu_wdata_o,            // TDU write data</span>
<span id="L115"><span class="lineNum">     115</span>              :     input   logic [`SCR1_XLEN-1:0]                      tdu2csr_rdata_i,            // TDU read data</span>
<span id="L116"><span class="lineNum">     116</span>              :     input   type_scr1_csr_resp_e                        tdu2csr_resp_i,             // TDU response</span>
<span id="L117"><span class="lineNum">     117</span>              : `endif // SCR1_TDU_EN</span>
<span id="L118"><span class="lineNum">     118</span>              : </span>
<span id="L119"><span class="lineNum">     119</span>              :     // CSR &lt;-&gt; EXU PC interface</span>
<span id="L120"><span class="lineNum">     120</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L121"><span class="lineNum">     121</span>              :     input   logic                                       exu2csr_instret_no_exc_i,   // Instruction retired (without exception)</span>
<span id="L122"><span class="lineNum">     122</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L123"><span class="lineNum">     123</span>              :     input   logic [`SCR1_XLEN-1:0]                      exu2csr_pc_curr_i,          // Current PC</span>
<span id="L124"><span class="lineNum">     124</span>              :     input   logic [`SCR1_XLEN-1:0]                      exu2csr_pc_next_i,          // Next PC</span>
<span id="L125"><span class="lineNum">     125</span>              :     output  logic [`SCR1_XLEN-1:0]                      csr2exu_new_pc_o            // Exception/IRQ/MRET new PC</span>
<span id="L126"><span class="lineNum">     126</span>              : );</span>
<span id="L127"><span class="lineNum">     127</span>              : </span>
<span id="L128"><span class="lineNum">     128</span>              : //------------------------------------------------------------------------------</span>
<span id="L129"><span class="lineNum">     129</span>              : // Local parameters</span>
<span id="L130"><span class="lineNum">     130</span>              : //------------------------------------------------------------------------------</span>
<span id="L131"><span class="lineNum">     131</span>              : </span>
<span id="L132"><span class="lineNum">     132</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L133"><span class="lineNum">     133</span>              :     localparam PC_LSB = 1;</span>
<span id="L134"><span class="lineNum">     134</span>              : `else</span>
<span id="L135"><span class="lineNum">     135</span>              :     localparam PC_LSB = 2;</span>
<span id="L136"><span class="lineNum">     136</span>              : `endif</span>
<span id="L137"><span class="lineNum">     137</span>              : </span>
<span id="L138"><span class="lineNum">     138</span>              : //------------------------------------------------------------------------------</span>
<span id="L139"><span class="lineNum">     139</span>              : // Local signals declaration</span>
<span id="L140"><span class="lineNum">     140</span>              : //------------------------------------------------------------------------------</span>
<span id="L141"><span class="lineNum">     141</span>              : </span>
<span id="L142"><span class="lineNum">     142</span>              : // Machine Trap Setup registers</span>
<span id="L143"><span class="lineNum">     143</span>              : //------------------------------------------------------------------------------</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : // MSTATUS register</span>
<span id="L146"><span class="lineNum">     146</span>              : logic                                               csr_mstatus_upd;        // MSTATUS update enable</span>
<span id="L147"><span class="lineNum">     147</span>              : logic [`SCR1_XLEN-1:0]                              csr_mstatus;            // Aggregated MSTATUS</span>
<span id="L148"><span class="lineNum">     148</span>              : logic                                               csr_mstatus_mie_ff;     // MSTATUS: Global interrupt enable</span>
<span id="L149"><span class="lineNum">     149</span>              : logic                                               csr_mstatus_mie_next;   // MSTATUS: Global interrupt enable next value</span>
<span id="L150"><span class="lineNum">     150</span>              : logic                                               csr_mstatus_mpie_ff;    // MSTATUS: Global interrupt enable prior to the trap</span>
<span id="L151"><span class="lineNum">     151</span>              : logic                                               csr_mstatus_mpie_next;  // MSTATUS: Global interrupt enable prior to the trap next value</span>
<span id="L152"><span class="lineNum">     152</span>              : </span>
<span id="L153"><span class="lineNum">     153</span>              : // MIE register</span>
<span id="L154"><span class="lineNum">     154</span>              : logic                                               csr_mie_upd;            // MIE update enable</span>
<span id="L155"><span class="lineNum">     155</span>              : logic [`SCR1_XLEN-1:0]                              csr_mie;                // Aggregated MIE</span>
<span id="L156"><span class="lineNum">     156</span>              : logic                                               csr_mie_mtie_ff;        // MIE: Machine timer interrupt enable</span>
<span id="L157"><span class="lineNum">     157</span>              : logic                                               csr_mie_meie_ff;        // MIE: Machine external interrupt enable</span>
<span id="L158"><span class="lineNum">     158</span>              : logic                                               csr_mie_msie_ff;        // MIE: Machine software interrupt enable</span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span>              : // MTVEC register</span>
<span id="L161"><span class="lineNum">     161</span>              : logic                                               csr_mtvec_upd;          // MTVEC update enable</span>
<span id="L162"><span class="lineNum">     162</span>              : logic [`SCR1_XLEN-1:SCR1_CSR_MTVEC_BASE_ZERO_BITS]  csr_mtvec_base;         // MTVEC: Base (upper 26 bits)</span>
<span id="L163"><span class="lineNum">     163</span>              : logic                                               csr_mtvec_mode;         // MTVEC: Mode (0-direct, 1-vectored) (wired)</span>
<span id="L164"><span class="lineNum">     164</span>              : `ifdef SCR1_MTVEC_MODE_EN</span>
<span id="L165"><span class="lineNum">     165</span>              : logic                                               csr_mtvec_mode_ff;      // MTVEC: Mode (0-direct, 1-vectored) (registered)</span>
<span id="L166"><span class="lineNum">     166</span>              : logic                                               csr_mtvec_mode_vect;</span>
<span id="L167"><span class="lineNum">     167</span>              : `endif</span>
<span id="L168"><span class="lineNum">     168</span>              : </span>
<span id="L169"><span class="lineNum">     169</span>              : // Machine Trap Handling registers</span>
<span id="L170"><span class="lineNum">     170</span>              : //------------------------------------------------------------------------------</span>
<span id="L171"><span class="lineNum">     171</span>              : </span>
<span id="L172"><span class="lineNum">     172</span>              : // MSCRATCH register</span>
<span id="L173"><span class="lineNum">     173</span>              : logic                                               csr_mscratch_upd;       // MSCRATCH update enable</span>
<span id="L174"><span class="lineNum">     174</span>              : logic [`SCR1_XLEN-1:0]                              csr_mscratch_ff;        // MSCRATCH</span>
<span id="L175"><span class="lineNum">     175</span>              : </span>
<span id="L176"><span class="lineNum">     176</span>              : // MEPC register</span>
<span id="L177"><span class="lineNum">     177</span>              : logic                                               csr_mepc_upd;           // MEPC update enable</span>
<span id="L178"><span class="lineNum">     178</span>              : logic [`SCR1_XLEN-1:PC_LSB]                         csr_mepc_ff;            // MEPC registered value</span>
<span id="L179"><span class="lineNum">     179</span>              : logic [`SCR1_XLEN-1:PC_LSB]                         csr_mepc_next;          // MEPC next value</span>
<span id="L180"><span class="lineNum">     180</span>              : logic [`SCR1_XLEN-1:0]                              csr_mepc;               // MEPC registered value extended to XLEN</span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              : // MCAUSE register</span>
<span id="L183"><span class="lineNum">     183</span>              : logic                                               csr_mcause_upd;         // MCAUSE update enable</span>
<span id="L184"><span class="lineNum">     184</span>              : logic                                               csr_mcause_i_ff;        // MCAUSE: Interrupt</span>
<span id="L185"><span class="lineNum">     185</span>              : logic                                               csr_mcause_i_next;      // MCAUSE: Interrupt next value</span>
<span id="L186"><span class="lineNum">     186</span>              : type_scr1_exc_code_e                                csr_mcause_ec_ff;       // MCAUSE: Exception code</span>
<span id="L187"><span class="lineNum">     187</span>              : type_scr1_exc_code_e                                csr_mcause_ec_next;     // MCAUSE: Exception code next value</span>
<span id="L188"><span class="lineNum">     188</span>              : type_scr1_exc_code_e                                csr_mcause_ec_new;      // MCAUSE: Exception code new value (IRQs)</span>
<span id="L189"><span class="lineNum">     189</span>              : </span>
<span id="L190"><span class="lineNum">     190</span>              : // MTVAL register</span>
<span id="L191"><span class="lineNum">     191</span>              : logic                                               csr_mtval_upd;          // MTVAL update enable</span>
<span id="L192"><span class="lineNum">     192</span>              : logic [`SCR1_XLEN-1:0]                              csr_mtval_ff;           // MTVAL registered value</span>
<span id="L193"><span class="lineNum">     193</span>              : logic [`SCR1_XLEN-1:0]                              csr_mtval_next;         // MTVAL next value</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              : // MIP register</span>
<span id="L196"><span class="lineNum">     196</span>              : logic [`SCR1_XLEN-1:0]                              csr_mip;                // Aggregated MIP</span>
<span id="L197"><span class="lineNum">     197</span>              : logic                                               csr_mip_mtip;           // MIP: Machine timer interrupt pending</span>
<span id="L198"><span class="lineNum">     198</span>              : logic                                               csr_mip_meip;           // MIP: Machine external interrupt pending</span>
<span id="L199"><span class="lineNum">     199</span>              : logic                                               csr_mip_msip;           // MIP: Machine software interrupt pending</span>
<span id="L200"><span class="lineNum">     200</span>              : </span>
<span id="L201"><span class="lineNum">     201</span>              : // Machine Counters/Timers registers</span>
<span id="L202"><span class="lineNum">     202</span>              : //------------------------------------------------------------------------------</span>
<span id="L203"><span class="lineNum">     203</span>              : </span>
<span id="L204"><span class="lineNum">     204</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L205"><span class="lineNum">     205</span>              : // MINSTRET register</span>
<span id="L206"><span class="lineNum">     206</span>              : logic [1:0]                                         csr_minstret_upd;</span>
<span id="L207"><span class="lineNum">     207</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:0]                 csr_minstret;</span>
<span id="L208"><span class="lineNum">     208</span>              : logic                                               csr_minstret_lo_inc;</span>
<span id="L209"><span class="lineNum">     209</span>              : logic                                               csr_minstret_lo_upd;</span>
<span id="L210"><span class="lineNum">     210</span>              : logic [7:0]                                         csr_minstret_lo_ff;</span>
<span id="L211"><span class="lineNum">     211</span>              : logic [7:0]                                         csr_minstret_lo_next;</span>
<span id="L212"><span class="lineNum">     212</span>              : logic                                               csr_minstret_hi_inc;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic                                               csr_minstret_hi_upd;</span>
<span id="L214"><span class="lineNum">     214</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_minstret_hi_ff;</span>
<span id="L215"><span class="lineNum">     215</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_minstret_hi_next;</span>
<span id="L216"><span class="lineNum">     216</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_minstret_hi_new;</span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              : // MCYCLE register</span>
<span id="L219"><span class="lineNum">     219</span>              : logic [1:0]                                         csr_mcycle_upd;</span>
<span id="L220"><span class="lineNum">     220</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:0]                 csr_mcycle;</span>
<span id="L221"><span class="lineNum">     221</span>              : logic                                               csr_mcycle_lo_inc;</span>
<span id="L222"><span class="lineNum">     222</span>              : logic                                               csr_mcycle_lo_upd;</span>
<span id="L223"><span class="lineNum">     223</span>              : logic [7:0]                                         csr_mcycle_lo_ff;</span>
<span id="L224"><span class="lineNum">     224</span>              : logic [7:0]                                         csr_mcycle_lo_next;</span>
<span id="L225"><span class="lineNum">     225</span>              : logic                                               csr_mcycle_hi_inc;</span>
<span id="L226"><span class="lineNum">     226</span>              : logic                                               csr_mcycle_hi_upd;</span>
<span id="L227"><span class="lineNum">     227</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_mcycle_hi_ff;</span>
<span id="L228"><span class="lineNum">     228</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_mcycle_hi_next;</span>
<span id="L229"><span class="lineNum">     229</span>              : logic [SCR1_CSR_COUNTERS_WIDTH-1:8]                 csr_mcycle_hi_new;</span>
<span id="L230"><span class="lineNum">     230</span>              : `endif // ~SCR1_CSR_REDUCED_CNT</span>
<span id="L231"><span class="lineNum">     231</span>              : </span>
<span id="L232"><span class="lineNum">     232</span>              : // Non-standard CSRs</span>
<span id="L233"><span class="lineNum">     233</span>              : //------------------------------------------------------------------------------</span>
<span id="L234"><span class="lineNum">     234</span>              : </span>
<span id="L235"><span class="lineNum">     235</span>              : // MCOUNTEN register</span>
<span id="L236"><span class="lineNum">     236</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L237"><span class="lineNum">     237</span>              : logic                                               csr_mcounten_upd;       // MCOUNTEN update enable</span>
<span id="L238"><span class="lineNum">     238</span>              : logic [`SCR1_XLEN-1:0]                              csr_mcounten;           // Aggregated MCOUNTEN</span>
<span id="L239"><span class="lineNum">     239</span>              : logic                                               csr_mcounten_cy_ff;     // Cycle count enable</span>
<span id="L240"><span class="lineNum">     240</span>              : logic                                               csr_mcounten_ir_ff;     // Instret count enable</span>
<span id="L241"><span class="lineNum">     241</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L242"><span class="lineNum">     242</span>              : </span>
<span id="L243"><span class="lineNum">     243</span>              : // CSR read/write i/f</span>
<span id="L244"><span class="lineNum">     244</span>              : //------------------------------------------------------------------------------</span>
<span id="L245"><span class="lineNum">     245</span>              : </span>
<span id="L246"><span class="lineNum">     246</span>              : logic [`SCR1_XLEN-1:0]                              csr_r_data;</span>
<span id="L247"><span class="lineNum">     247</span>              : logic [`SCR1_XLEN-1:0]                              csr_w_data;</span>
<span id="L248"><span class="lineNum">     248</span>              : </span>
<span id="L249"><span class="lineNum">     249</span>              : // Events (exceptions, interrupts, mret) signals</span>
<span id="L250"><span class="lineNum">     250</span>              : //------------------------------------------------------------------------------</span>
<span id="L251"><span class="lineNum">     251</span>              : </span>
<span id="L252"><span class="lineNum">     252</span>              : // Event flags</span>
<span id="L253"><span class="lineNum">     253</span>              : logic                                               e_exc;              // Successful exception trap</span>
<span id="L254"><span class="lineNum">     254</span>              : logic                                               e_irq;              // Successful IRQ trap</span>
<span id="L255"><span class="lineNum">     255</span>              : logic                                               e_mret;             // MRET instruction</span>
<span id="L256"><span class="lineNum">     256</span>              : logic                                               e_irq_nmret;        // IRQ trap without MRET instruction</span>
<span id="L257"><span class="lineNum">     257</span>              : </span>
<span id="L258"><span class="lineNum">     258</span>              : // Interrupt pending &amp; enable signals</span>
<span id="L259"><span class="lineNum">     259</span>              : logic                                               csr_eirq_pnd_en;    // External IRQ pending and locally enabled</span>
<span id="L260"><span class="lineNum">     260</span>              : logic                                               csr_sirq_pnd_en;    // Software IRQ pending and locally enabled</span>
<span id="L261"><span class="lineNum">     261</span>              : logic                                               csr_tirq_pnd_en;    // Timer IRQ pending and locally enabled</span>
<span id="L262"><span class="lineNum">     262</span>              : </span>
<span id="L263"><span class="lineNum">     263</span>              : // Exception flags</span>
<span id="L264"><span class="lineNum">     264</span>              : logic                                               csr_w_exc;</span>
<span id="L265"><span class="lineNum">     265</span>              : logic                                               csr_r_exc;</span>
<span id="L266"><span class="lineNum">     266</span>              : logic                                               exu_req_no_exc;</span>
<span id="L267"><span class="lineNum">     267</span>              : </span>
<span id="L268"><span class="lineNum">     268</span>              : // Requests to other modules</span>
<span id="L269"><span class="lineNum">     269</span>              : logic                                               csr_ipic_req;</span>
<span id="L270"><span class="lineNum">     270</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L271"><span class="lineNum">     271</span>              : logic                                               csr_hdu_req;</span>
<span id="L272"><span class="lineNum">     272</span>              : `endif // SCR1_DBG_EN</span>
<span id="L273"><span class="lineNum">     273</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L274"><span class="lineNum">     274</span>              : logic                                               csr_brkm_req;</span>
<span id="L275"><span class="lineNum">     275</span>              : `endif // SCR1_TDU_EN</span>
<span id="L276"><span class="lineNum">     276</span>              : </span>
<span id="L277"><span class="lineNum">     277</span>              : //------------------------------------------------------------------------------</span>
<span id="L278"><span class="lineNum">     278</span>              : // Events (IRQ, EXC, MRET)</span>
<span id="L279"><span class="lineNum">     279</span>              : //------------------------------------------------------------------------------</span>
<span id="L280"><span class="lineNum">     280</span>              : </span>
<span id="L281"><span class="lineNum">     281</span>              : // Events priority</span>
<span id="L282"><span class="lineNum">     282</span>              : assign e_exc    = exu2csr_take_exc_i</span>
<span id="L283"><span class="lineNum">     283</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L284"><span class="lineNum">     284</span>              :                 &amp; ~hdu2csr_no_commit_i</span>
<span id="L285"><span class="lineNum">     285</span>              : `endif // SCR1_DBG_EN</span>
<span id="L286"><span class="lineNum">     286</span>              :                 ;</span>
<span id="L287"><span class="lineNum">     287</span>              : assign e_irq    = exu2csr_take_irq_i &amp; ~exu2csr_take_exc_i</span>
<span id="L288"><span class="lineNum">     288</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L289"><span class="lineNum">     289</span>              :                 &amp; ~hdu2csr_no_commit_i</span>
<span id="L290"><span class="lineNum">     290</span>              : `endif // SCR1_DBG_EN</span>
<span id="L291"><span class="lineNum">     291</span>              :                 ;</span>
<span id="L292"><span class="lineNum">     292</span>              : assign e_mret   = exu2csr_mret_update_i</span>
<span id="L293"><span class="lineNum">     293</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L294"><span class="lineNum">     294</span>              :                 &amp; ~hdu2csr_no_commit_i</span>
<span id="L295"><span class="lineNum">     295</span>              : `endif // SCR1_DBG_EN</span>
<span id="L296"><span class="lineNum">     296</span>              :                 ;</span>
<span id="L297"><span class="lineNum">     297</span>              : assign e_irq_nmret = e_irq &amp; ~exu2csr_mret_instr_i;</span>
<span id="L298"><span class="lineNum">     298</span>              : </span>
<span id="L299"><span class="lineNum">     299</span>              : // IRQ pending &amp; enable signals</span>
<span id="L300"><span class="lineNum">     300</span>              : assign csr_eirq_pnd_en = csr_mip_meip &amp; csr_mie_meie_ff;</span>
<span id="L301"><span class="lineNum">     301</span>              : assign csr_sirq_pnd_en = csr_mip_msip &amp; csr_mie_msie_ff;</span>
<span id="L302"><span class="lineNum">     302</span>              : assign csr_tirq_pnd_en = csr_mip_mtip &amp; csr_mie_mtie_ff;</span>
<span id="L303"><span class="lineNum">     303</span>              : </span>
<span id="L304"><span class="lineNum">     304</span>              : // IRQ exception codes priority</span>
<span id="L305"><span class="lineNum">     305</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L306"><span class="lineNum">     306</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L307"><span class="lineNum">     307</span> <span class="tlaGNC">          34 :         csr_eirq_pnd_en: csr_mcause_ec_new = type_scr1_exc_code_e'(SCR1_EXC_CODE_IRQ_M_EXTERNAL);</span></span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">          38 :         csr_sirq_pnd_en: csr_mcause_ec_new = type_scr1_exc_code_e'(SCR1_EXC_CODE_IRQ_M_SOFTWARE);</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">          42 :         csr_tirq_pnd_en: csr_mcause_ec_new = type_scr1_exc_code_e'(SCR1_EXC_CODE_IRQ_M_TIMER);</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">     2569326 :         default        : csr_mcause_ec_new = type_scr1_exc_code_e'(SCR1_EXC_CODE_IRQ_M_EXTERNAL);</span></span>
<span id="L311"><span class="lineNum">     311</span>              :     endcase</span>
<span id="L312"><span class="lineNum">     312</span>              : end</span>
<span id="L313"><span class="lineNum">     313</span>              : </span>
<span id="L314"><span class="lineNum">     314</span>              : assign exu_req_no_exc = ((exu2csr_r_req_i &amp; ~csr_r_exc)</span>
<span id="L315"><span class="lineNum">     315</span>              :                       |  (exu2csr_w_req_i &amp; ~csr_w_exc));</span>
<span id="L316"><span class="lineNum">     316</span>              : </span>
<span id="L317"><span class="lineNum">     317</span>              : //------------------------------------------------------------------------------</span>
<span id="L318"><span class="lineNum">     318</span>              : // CSR read/write interface</span>
<span id="L319"><span class="lineNum">     319</span>              : //------------------------------------------------------------------------------</span>
<span id="L320"><span class="lineNum">     320</span>              : </span>
<span id="L321"><span class="lineNum">     321</span>              : // CSR read logic</span>
<span id="L322"><span class="lineNum">     322</span>              : //------------------------------------------------------------------------------</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L325"><span class="lineNum">     325</span> <span class="tlaGNC">           1 :     csr_r_data     = '0;</span></span>
<span id="L326"><span class="lineNum">     326</span> <span class="tlaGNC">           1 :     csr_r_exc      = 1'b0;</span></span>
<span id="L327"><span class="lineNum">     327</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L328"><span class="lineNum">     328</span> <span class="tlaGNC">           1 :     csr_hdu_req    = 1'b0;</span></span>
<span id="L329"><span class="lineNum">     329</span>              : `endif // SCR1_DBG_EN</span>
<span id="L330"><span class="lineNum">     330</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L331"><span class="lineNum">     331</span> <span class="tlaGNC">           1 :     csr_brkm_req   = 1'b0;</span></span>
<span id="L332"><span class="lineNum">     332</span>              : `endif // SCR1_TDU_EN</span>
<span id="L333"><span class="lineNum">     333</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L334"><span class="lineNum">     334</span> <span class="tlaGNC">           1 :     csr2ipic_r_req_o = 1'b0;</span></span>
<span id="L335"><span class="lineNum">     335</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L336"><span class="lineNum">     336</span>              : </span>
<span id="L337"><span class="lineNum">     337</span> <span class="tlaGNC">           1 :     casez (exu2csr_rw_addr_i)</span></span>
<span id="L338"><span class="lineNum">     338</span>              :         // Machine Information Registers (read-only)</span>
<span id="L339"><span class="lineNum">     339</span> <span class="tlaGNC">           2 :         SCR1_CSR_ADDR_MVENDORID : csr_r_data    = SCR1_CSR_MVENDORID;</span></span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">           4 :         SCR1_CSR_ADDR_MARCHID   : csr_r_data    = SCR1_CSR_MARCHID;</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">           4 :         SCR1_CSR_ADDR_MIMPID    : csr_r_data    = SCR1_CSR_MIMPID;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaGNC">        2192 :         SCR1_CSR_ADDR_MHARTID   : csr_r_data    = soc2csr_fuse_mhartid_i;</span></span>
<span id="L343"><span class="lineNum">     343</span>              : </span>
<span id="L344"><span class="lineNum">     344</span>              :         // Machine Trap Setup (read-write)</span>
<span id="L345"><span class="lineNum">     345</span> <span class="tlaGNC">        1746 :         SCR1_CSR_ADDR_MSTATUS   : csr_r_data    = csr_mstatus;</span></span>
<span id="L346"><span class="lineNum">     346</span> <span class="tlaGNC">          16 :         SCR1_CSR_ADDR_MISA      : csr_r_data    = SCR1_CSR_MISA;</span></span>
<span id="L347"><span class="lineNum">     347</span> <span class="tlaGNC">         172 :         SCR1_CSR_ADDR_MIE       : csr_r_data    = csr_mie;</span></span>
<span id="L348"><span class="lineNum">     348</span> <span class="tlaGNC">         598 :         SCR1_CSR_ADDR_MTVEC     : csr_r_data    = {csr_mtvec_base, 4'd0, 2'(csr_mtvec_mode)};</span></span>
<span id="L349"><span class="lineNum">     349</span>              : </span>
<span id="L350"><span class="lineNum">     350</span>              :         // Machine Trap Handling (read-write)</span>
<span id="L351"><span class="lineNum">     351</span> <span class="tlaGNC">         680 :         SCR1_CSR_ADDR_MSCRATCH  : csr_r_data    = csr_mscratch_ff;</span></span>
<span id="L352"><span class="lineNum">     352</span> <span class="tlaGNC">         740 :         SCR1_CSR_ADDR_MEPC      : csr_r_data    = csr_mepc;</span></span>
<span id="L353"><span class="lineNum">     353</span> <span class="tlaGNC">         440 :         SCR1_CSR_ADDR_MCAUSE    : csr_r_data    = {csr_mcause_i_ff, type_scr1_csr_mcause_ec_v'(csr_mcause_ec_ff)};</span></span>
<span id="L354"><span class="lineNum">     354</span> <span class="tlaGNC">          86 :         SCR1_CSR_ADDR_MTVAL     : csr_r_data    = csr_mtval_ff;</span></span>
<span id="L355"><span class="lineNum">     355</span> <span class="tlaGNC">         134 :         SCR1_CSR_ADDR_MIP       : csr_r_data    = csr_mip;</span></span>
<span id="L356"><span class="lineNum">     356</span>              : </span>
<span id="L357"><span class="lineNum">     357</span>              :         // User Counters/Timers (read-only)</span>
<span id="L358"><span class="lineNum">     358</span> <span class="tlaGNC">         100 :         {SCR1_CSR_ADDR_HPMCOUNTER_MASK, 5'b?????}   : begin</span></span>
<span id="L359"><span class="lineNum">     359</span> <span class="tlaGNC">          50 :             case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L360"><span class="lineNum">     360</span> <span class="tlaGNC">          10 :                 5'd1        : csr_r_data    = soc2csr_mtimer_val_i[31:0];</span></span>
<span id="L361"><span class="lineNum">     361</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">          50 :                 5'd0        : csr_r_data    = csr_mcycle[31:0];</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC tlaBgUNC">           0 :                 5'd2        : csr_r_data    = csr_minstret[31:0];</span></span>
<span id="L364"><span class="lineNum">     364</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaGNC tlaBgGNC">          40 :                 default     : begin</span></span>
<span id="L366"><span class="lineNum">     366</span>              :                     // return 0</span>
<span id="L367"><span class="lineNum">     367</span>              :                 end</span>
<span id="L368"><span class="lineNum">     368</span>              :             endcase</span>
<span id="L369"><span class="lineNum">     369</span>              :         end</span>
<span id="L370"><span class="lineNum">     370</span>              : </span>
<span id="L371"><span class="lineNum">     371</span> <span class="tlaGNC">          62 :         {SCR1_CSR_ADDR_HPMCOUNTERH_MASK, 5'b?????}  : begin</span></span>
<span id="L372"><span class="lineNum">     372</span> <span class="tlaGNC">          31 :             case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L373"><span class="lineNum">     373</span> <span class="tlaUNC tlaBgUNC">           0 :                 5'd1        : csr_r_data    = soc2csr_mtimer_val_i[63:32];</span></span>
<span id="L374"><span class="lineNum">     374</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L375"><span class="lineNum">     375</span> <span class="tlaUNC">           0 :                 5'd0        : csr_r_data    = csr_mcycle[63:32];</span></span>
<span id="L376"><span class="lineNum">     376</span> <span class="tlaUNC">           0 :                 5'd2        : csr_r_data    = csr_minstret[63:32];</span></span>
<span id="L377"><span class="lineNum">     377</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L378"><span class="lineNum">     378</span> <span class="tlaGNC tlaBgGNC">          62 :                 default     : begin</span></span>
<span id="L379"><span class="lineNum">     379</span>              :                     // return 0</span>
<span id="L380"><span class="lineNum">     380</span>              :                 end</span>
<span id="L381"><span class="lineNum">     381</span>              :             endcase</span>
<span id="L382"><span class="lineNum">     382</span>              :         end</span>
<span id="L383"><span class="lineNum">     383</span>              : </span>
<span id="L384"><span class="lineNum">     384</span>              :         // Machine Counters/Timers (read-write)</span>
<span id="L385"><span class="lineNum">     385</span> <span class="tlaGNC">         234 :         {SCR1_CSR_ADDR_MHPMCOUNTER_MASK, 5'b?????}  : begin</span></span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaGNC">         117 :             case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaUNC tlaBgUNC">           0 :                 5'd1        : csr_r_exc     = exu2csr_r_req_i;</span></span>
<span id="L388"><span class="lineNum">     388</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC tlaBgGNC">          18 :                 5'd0        : csr_r_data    = csr_mcycle[31:0];</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">         184 :                 5'd2        : csr_r_data    = csr_minstret[31:0];</span></span>
<span id="L391"><span class="lineNum">     391</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L392"><span class="lineNum">     392</span> <span class="tlaGNC">          32 :                 default     : begin</span></span>
<span id="L393"><span class="lineNum">     393</span>              :                     // return 0</span>
<span id="L394"><span class="lineNum">     394</span>              :                 end</span>
<span id="L395"><span class="lineNum">     395</span>              :             endcase</span>
<span id="L396"><span class="lineNum">     396</span>              :         end</span>
<span id="L397"><span class="lineNum">     397</span>              : </span>
<span id="L398"><span class="lineNum">     398</span> <span class="tlaGNC">          42 :         {SCR1_CSR_ADDR_MHPMCOUNTERH_MASK, 5'b?????} : begin</span></span>
<span id="L399"><span class="lineNum">     399</span> <span class="tlaGNC">          21 :             case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L400"><span class="lineNum">     400</span> <span class="tlaUNC tlaBgUNC">           0 :                 5'd1        : csr_r_exc     = exu2csr_r_req_i;</span></span>
<span id="L401"><span class="lineNum">     401</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaGNC tlaBgGNC">           6 :                 5'd0        : csr_r_data    = csr_mcycle[63:32];</span></span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaUNC tlaBgUNC">           0 :                 5'd2        : csr_r_data    = csr_minstret[63:32];</span></span>
<span id="L404"><span class="lineNum">     404</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaGNC tlaBgGNC">          36 :                 default     : begin</span></span>
<span id="L406"><span class="lineNum">     406</span>              :                     // return 0</span>
<span id="L407"><span class="lineNum">     407</span>              :                 end</span>
<span id="L408"><span class="lineNum">     408</span>              :             endcase</span>
<span id="L409"><span class="lineNum">     409</span>              :         end</span>
<span id="L410"><span class="lineNum">     410</span>              : </span>
<span id="L411"><span class="lineNum">     411</span> <span class="tlaGNC">       33706 :         {SCR1_CSR_ADDR_MHPMEVENT_MASK, 5'b?????}    : begin</span></span>
<span id="L412"><span class="lineNum">     412</span> <span class="tlaGNC">       16853 :             case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L413"><span class="lineNum">     413</span>              :                 5'd0,</span>
<span id="L414"><span class="lineNum">     414</span>              :                 5'd1,</span>
<span id="L415"><span class="lineNum">     415</span> <span class="tlaGNC">         370 :                 5'd2        : csr_r_exc = exu2csr_r_req_i;</span></span>
<span id="L416"><span class="lineNum">     416</span> <span class="tlaGNC">       33336 :                 default     : begin</span></span>
<span id="L417"><span class="lineNum">     417</span>              :                     // return 0</span>
<span id="L418"><span class="lineNum">     418</span>              :                 end</span>
<span id="L419"><span class="lineNum">     419</span>              :             endcase</span>
<span id="L420"><span class="lineNum">     420</span>              :         end</span>
<span id="L421"><span class="lineNum">     421</span>              : </span>
<span id="L422"><span class="lineNum">     422</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaGNC">         104 :         SCR1_CSR_ADDR_MCOUNTEN      : csr_r_data    = csr_mcounten;</span></span>
<span id="L424"><span class="lineNum">     424</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L425"><span class="lineNum">     425</span>              : </span>
<span id="L426"><span class="lineNum">     426</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L427"><span class="lineNum">     427</span>              :         // IPIC registers</span>
<span id="L428"><span class="lineNum">     428</span>              :         SCR1_CSR_ADDR_IPIC_CISV,</span>
<span id="L429"><span class="lineNum">     429</span>              :         SCR1_CSR_ADDR_IPIC_CICSR,</span>
<span id="L430"><span class="lineNum">     430</span>              :         SCR1_CSR_ADDR_IPIC_IPR,</span>
<span id="L431"><span class="lineNum">     431</span>              :         SCR1_CSR_ADDR_IPIC_ISVR,</span>
<span id="L432"><span class="lineNum">     432</span>              :         SCR1_CSR_ADDR_IPIC_EOI,</span>
<span id="L433"><span class="lineNum">     433</span>              :         SCR1_CSR_ADDR_IPIC_SOI,</span>
<span id="L434"><span class="lineNum">     434</span>              :         SCR1_CSR_ADDR_IPIC_IDX,</span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">         452 :         SCR1_CSR_ADDR_IPIC_ICSR     : begin</span></span>
<span id="L436"><span class="lineNum">     436</span> <span class="tlaGNC">         226 :             csr_r_data       = ipic2csr_rdata_i;</span></span>
<span id="L437"><span class="lineNum">     437</span> <span class="tlaGNC">         226 :             csr2ipic_r_req_o = exu2csr_r_req_i;</span></span>
<span id="L438"><span class="lineNum">     438</span>              :         end</span>
<span id="L439"><span class="lineNum">     439</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L440"><span class="lineNum">     440</span>              : </span>
<span id="L441"><span class="lineNum">     441</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L442"><span class="lineNum">     442</span>              :         // HDU registers</span>
<span id="L443"><span class="lineNum">     443</span>              :         SCR1_HDU_DBGCSR_ADDR_DCSR,</span>
<span id="L444"><span class="lineNum">     444</span>              :         SCR1_HDU_DBGCSR_ADDR_DPC,</span>
<span id="L445"><span class="lineNum">     445</span>              :         SCR1_HDU_DBGCSR_ADDR_DSCRATCH0,</span>
<span id="L446"><span class="lineNum">     446</span> <span class="tlaGNC">         106 :         SCR1_HDU_DBGCSR_ADDR_DSCRATCH1 : begin</span></span>
<span id="L447"><span class="lineNum">     447</span> <span class="tlaGNC">          53 :             csr_hdu_req = 1'b1;</span></span>
<span id="L448"><span class="lineNum">     448</span> <span class="tlaGNC">          53 :             csr_r_data  = hdu2csr_rdata_i;</span></span>
<span id="L449"><span class="lineNum">     449</span>              :         end</span>
<span id="L450"><span class="lineNum">     450</span>              : `endif // SCR1_DBG_EN</span>
<span id="L451"><span class="lineNum">     451</span>              : </span>
<span id="L452"><span class="lineNum">     452</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L453"><span class="lineNum">     453</span>              :         // TDU registers</span>
<span id="L454"><span class="lineNum">     454</span>              :         SCR1_CSR_ADDR_TDU_TSELECT,</span>
<span id="L455"><span class="lineNum">     455</span>              :         SCR1_CSR_ADDR_TDU_TDATA1,</span>
<span id="L456"><span class="lineNum">     456</span>              :         SCR1_CSR_ADDR_TDU_TDATA2,</span>
<span id="L457"><span class="lineNum">     457</span> <span class="tlaGNC">         222 :         SCR1_CSR_ADDR_TDU_TINFO: begin</span></span>
<span id="L458"><span class="lineNum">     458</span> <span class="tlaGNC">         111 :             csr_brkm_req    = 1'b1;</span></span>
<span id="L459"><span class="lineNum">     459</span> <span class="tlaGNC">         111 :             csr_r_data      = tdu2csr_rdata_i;</span></span>
<span id="L460"><span class="lineNum">     460</span>              :         end</span>
<span id="L461"><span class="lineNum">     461</span>              : `endif // SCR1_TDU_EN</span>
<span id="L462"><span class="lineNum">     462</span>              : </span>
<span id="L463"><span class="lineNum">     463</span> <span class="tlaGNC">     2526706 :         default     : begin</span></span>
<span id="L464"><span class="lineNum">     464</span> <span class="tlaGNC">     1263353 :             csr_r_exc   = exu2csr_r_req_i;</span></span>
<span id="L465"><span class="lineNum">     465</span>              :         end</span>
<span id="L466"><span class="lineNum">     466</span>              :     endcase // exu2csr_rw_addr_i</span>
<span id="L467"><span class="lineNum">     467</span>              : end</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span>              : assign csr2exu_r_data_o = csr_r_data;</span>
<span id="L470"><span class="lineNum">     470</span>              : </span>
<span id="L471"><span class="lineNum">     471</span>              : // CSR write logic</span>
<span id="L472"><span class="lineNum">     472</span>              : //------------------------------------------------------------------------------</span>
<span id="L473"><span class="lineNum">     473</span>              : </span>
<span id="L474"><span class="lineNum">     474</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L475"><span class="lineNum">     475</span> <span class="tlaGNC">           1 :     case (exu2csr_w_cmd_i)</span></span>
<span id="L476"><span class="lineNum">     476</span> <span class="tlaGNC">        3350 :         SCR1_CSR_CMD_WRITE  : csr_w_data =  exu2csr_w_data_i;</span></span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaGNC">        2712 :         SCR1_CSR_CMD_SET    : csr_w_data =  exu2csr_w_data_i | csr_r_data;</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">         102 :         SCR1_CSR_CMD_CLEAR  : csr_w_data = ~exu2csr_w_data_i &amp; csr_r_data;</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaGNC">     2562384 :         default             : csr_w_data = '0;</span></span>
<span id="L480"><span class="lineNum">     480</span>              :     endcase</span>
<span id="L481"><span class="lineNum">     481</span>              : end</span>
<span id="L482"><span class="lineNum">     482</span>              : </span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaGNC">           1 :     csr_mstatus_upd     = 1'b0;</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaGNC">           1 :     csr_mie_upd         = 1'b0;</span></span>
<span id="L486"><span class="lineNum">     486</span> <span class="tlaGNC">           1 :     csr_mscratch_upd    = 1'b0;</span></span>
<span id="L487"><span class="lineNum">     487</span> <span class="tlaGNC">           1 :     csr_mepc_upd        = 1'b0;</span></span>
<span id="L488"><span class="lineNum">     488</span> <span class="tlaGNC">           1 :     csr_mcause_upd      = 1'b0;</span></span>
<span id="L489"><span class="lineNum">     489</span> <span class="tlaGNC">           1 :     csr_mtval_upd       = 1'b0;</span></span>
<span id="L490"><span class="lineNum">     490</span> <span class="tlaGNC">           1 :     csr_mtvec_upd       = 1'b0;</span></span>
<span id="L491"><span class="lineNum">     491</span>              : </span>
<span id="L492"><span class="lineNum">     492</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L493"><span class="lineNum">     493</span> <span class="tlaGNC">           1 :     csr_mcycle_upd      = 2'b00;</span></span>
<span id="L494"><span class="lineNum">     494</span> <span class="tlaGNC">           1 :     csr_minstret_upd    = 2'b00;</span></span>
<span id="L495"><span class="lineNum">     495</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L496"><span class="lineNum">     496</span>              : </span>
<span id="L497"><span class="lineNum">     497</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L498"><span class="lineNum">     498</span> <span class="tlaGNC">           1 :     csr_mcounten_upd    = 1'b0;</span></span>
<span id="L499"><span class="lineNum">     499</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L500"><span class="lineNum">     500</span> <span class="tlaGNC">           1 :     csr_w_exc           = 1'b0;</span></span>
<span id="L501"><span class="lineNum">     501</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L502"><span class="lineNum">     502</span> <span class="tlaGNC">           1 :     csr2ipic_w_req_o    = 1'b0;</span></span>
<span id="L503"><span class="lineNum">     503</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L504"><span class="lineNum">     504</span>              : </span>
<span id="L505"><span class="lineNum">     505</span> <span class="tlaGNC">        2200 :     if (exu2csr_w_req_i) begin</span></span>
<span id="L506"><span class="lineNum">     506</span> <span class="tlaGNC">        1100 :         casez (exu2csr_rw_addr_i)</span></span>
<span id="L507"><span class="lineNum">     507</span>              :             // Machine Trap Setup (read-write)</span>
<span id="L508"><span class="lineNum">     508</span> <span class="tlaGNC">         794 :             SCR1_CSR_ADDR_MSTATUS   : csr_mstatus_upd   = 1'b1;</span></span>
<span id="L509"><span class="lineNum">     509</span> <span class="tlaGNC">           4 :             SCR1_CSR_ADDR_MISA      : begin end</span></span>
<span id="L510"><span class="lineNum">     510</span> <span class="tlaGNC">          14 :             SCR1_CSR_ADDR_MIE       : csr_mie_upd       = 1'b1;</span></span>
<span id="L511"><span class="lineNum">     511</span> <span class="tlaGNC">         508 :             SCR1_CSR_ADDR_MTVEC     : csr_mtvec_upd     = 1'b1;</span></span>
<span id="L512"><span class="lineNum">     512</span>              : </span>
<span id="L513"><span class="lineNum">     513</span>              :             // Machine Trap Handling (read-write)</span>
<span id="L514"><span class="lineNum">     514</span> <span class="tlaGNC">         376 :             SCR1_CSR_ADDR_MSCRATCH  : csr_mscratch_upd  = 1'b1;</span></span>
<span id="L515"><span class="lineNum">     515</span> <span class="tlaGNC">         486 :             SCR1_CSR_ADDR_MEPC      : csr_mepc_upd      = 1'b1;</span></span>
<span id="L516"><span class="lineNum">     516</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_CSR_ADDR_MCAUSE    : csr_mcause_upd    = 1'b1;</span></span>
<span id="L517"><span class="lineNum">     517</span> <span class="tlaUNC">           0 :             SCR1_CSR_ADDR_MTVAL     : csr_mtval_upd     = 1'b1;</span></span>
<span id="L518"><span class="lineNum">     518</span> <span class="tlaGNC tlaBgGNC">           2 :             SCR1_CSR_ADDR_MIP       : begin end</span></span>
<span id="L519"><span class="lineNum">     519</span>              : </span>
<span id="L520"><span class="lineNum">     520</span>              :             // Machine Counters/Timers (read-write)</span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaUNC tlaBgUNC">           0 :             {SCR1_CSR_ADDR_MHPMCOUNTER_MASK, 5'b?????}  : begin</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaUNC">           0 :                 case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaUNC">           0 :                     5'd1        : csr_w_exc           = 1'b1;</span></span>
<span id="L524"><span class="lineNum">     524</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L525"><span class="lineNum">     525</span> <span class="tlaUNC">           0 :                     5'd0        : csr_mcycle_upd[0]   = 1'b1;</span></span>
<span id="L526"><span class="lineNum">     526</span> <span class="tlaUNC">           0 :                     5'd2        : csr_minstret_upd[0] = 1'b1;</span></span>
<span id="L527"><span class="lineNum">     527</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L528"><span class="lineNum">     528</span> <span class="tlaUNC">           0 :                     default     : begin</span></span>
<span id="L529"><span class="lineNum">     529</span>              :                         // no exception</span>
<span id="L530"><span class="lineNum">     530</span>              :                     end</span>
<span id="L531"><span class="lineNum">     531</span>              :                 endcase</span>
<span id="L532"><span class="lineNum">     532</span>              :             end</span>
<span id="L533"><span class="lineNum">     533</span>              : </span>
<span id="L534"><span class="lineNum">     534</span> <span class="tlaUNC">           0 :             {SCR1_CSR_ADDR_MHPMCOUNTERH_MASK, 5'b?????} : begin</span></span>
<span id="L535"><span class="lineNum">     535</span> <span class="tlaUNC">           0 :                 case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L536"><span class="lineNum">     536</span> <span class="tlaUNC">           0 :                     5'd1        : csr_w_exc           = 1'b1;</span></span>
<span id="L537"><span class="lineNum">     537</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L538"><span class="lineNum">     538</span> <span class="tlaUNC">           0 :                     5'd0        : csr_mcycle_upd[1]   = 1'b1;</span></span>
<span id="L539"><span class="lineNum">     539</span> <span class="tlaUNC">           0 :                     5'd2        : csr_minstret_upd[1] = 1'b1;</span></span>
<span id="L540"><span class="lineNum">     540</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L541"><span class="lineNum">     541</span> <span class="tlaUNC">           0 :                     default     : begin</span></span>
<span id="L542"><span class="lineNum">     542</span>              :                         // no exception</span>
<span id="L543"><span class="lineNum">     543</span>              :                     end</span>
<span id="L544"><span class="lineNum">     544</span>              :                 endcase</span>
<span id="L545"><span class="lineNum">     545</span>              :             end</span>
<span id="L546"><span class="lineNum">     546</span>              : </span>
<span id="L547"><span class="lineNum">     547</span> <span class="tlaUNC">           0 :             {SCR1_CSR_ADDR_MHPMEVENT_MASK, 5'b?????}    : begin</span></span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaUNC">           0 :                 case (exu2csr_rw_addr_i[4:0])</span></span>
<span id="L549"><span class="lineNum">     549</span>              :                     5'd0,</span>
<span id="L550"><span class="lineNum">     550</span>              :                     5'd1,</span>
<span id="L551"><span class="lineNum">     551</span> <span class="tlaUNC">           0 :                     5'd2        : csr_w_exc = 1'b1;</span></span>
<span id="L552"><span class="lineNum">     552</span> <span class="tlaUNC">           0 :                     default     : begin</span></span>
<span id="L553"><span class="lineNum">     553</span>              :                         // no exception</span>
<span id="L554"><span class="lineNum">     554</span>              :                     end</span>
<span id="L555"><span class="lineNum">     555</span>              :                 endcase</span>
<span id="L556"><span class="lineNum">     556</span>              :             end</span>
<span id="L557"><span class="lineNum">     557</span>              : </span>
<span id="L558"><span class="lineNum">     558</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L559"><span class="lineNum">     559</span> <span class="tlaUNC">           0 :             SCR1_CSR_ADDR_MCOUNTEN      : csr_mcounten_upd = 1'b1;</span></span>
<span id="L560"><span class="lineNum">     560</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L561"><span class="lineNum">     561</span>              : </span>
<span id="L562"><span class="lineNum">     562</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L563"><span class="lineNum">     563</span>              :             // IPIC registers</span>
<span id="L564"><span class="lineNum">     564</span>              :             SCR1_CSR_ADDR_IPIC_CICSR,</span>
<span id="L565"><span class="lineNum">     565</span>              :             SCR1_CSR_ADDR_IPIC_IPR,</span>
<span id="L566"><span class="lineNum">     566</span>              :             SCR1_CSR_ADDR_IPIC_EOI,</span>
<span id="L567"><span class="lineNum">     567</span>              :             SCR1_CSR_ADDR_IPIC_SOI,</span>
<span id="L568"><span class="lineNum">     568</span>              :             SCR1_CSR_ADDR_IPIC_IDX,</span>
<span id="L569"><span class="lineNum">     569</span> <span class="tlaGNC tlaBgGNC">          16 :             SCR1_CSR_ADDR_IPIC_ICSR     : begin</span></span>
<span id="L570"><span class="lineNum">     570</span> <span class="tlaGNC">           8 :                 csr2ipic_w_req_o  = 1'b1;</span></span>
<span id="L571"><span class="lineNum">     571</span>              :             end</span>
<span id="L572"><span class="lineNum">     572</span>              :             SCR1_CSR_ADDR_IPIC_CISV,</span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaUNC tlaBgUNC">           0 :             SCR1_CSR_ADDR_IPIC_ISVR     : begin</span></span>
<span id="L574"><span class="lineNum">     574</span>              :                 // no exception on write</span>
<span id="L575"><span class="lineNum">     575</span>              :             end</span>
<span id="L576"><span class="lineNum">     576</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L577"><span class="lineNum">     577</span>              : </span>
<span id="L578"><span class="lineNum">     578</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L579"><span class="lineNum">     579</span>              :             SCR1_HDU_DBGCSR_ADDR_DCSR,</span>
<span id="L580"><span class="lineNum">     580</span>              :             SCR1_HDU_DBGCSR_ADDR_DPC,</span>
<span id="L581"><span class="lineNum">     581</span>              :             SCR1_HDU_DBGCSR_ADDR_DSCRATCH0,</span>
<span id="L582"><span class="lineNum">     582</span> <span class="tlaUNC">           0 :             SCR1_HDU_DBGCSR_ADDR_DSCRATCH1 : begin</span></span>
<span id="L583"><span class="lineNum">     583</span>              :             end</span>
<span id="L584"><span class="lineNum">     584</span>              : `endif // SCR1_DBG_EN</span>
<span id="L585"><span class="lineNum">     585</span>              : </span>
<span id="L586"><span class="lineNum">     586</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L587"><span class="lineNum">     587</span>              :             // TDU registers</span>
<span id="L588"><span class="lineNum">     588</span>              :             SCR1_CSR_ADDR_TDU_TSELECT,</span>
<span id="L589"><span class="lineNum">     589</span>              :             SCR1_CSR_ADDR_TDU_TDATA1,</span>
<span id="L590"><span class="lineNum">     590</span>              :             SCR1_CSR_ADDR_TDU_TDATA2,</span>
<span id="L591"><span class="lineNum">     591</span> <span class="tlaUNC">           0 :             SCR1_CSR_ADDR_TDU_TINFO: begin</span></span>
<span id="L592"><span class="lineNum">     592</span>              :             end</span>
<span id="L593"><span class="lineNum">     593</span>              : `endif // SCR1_TDU_EN</span>
<span id="L594"><span class="lineNum">     594</span>              : </span>
<span id="L595"><span class="lineNum">     595</span> <span class="tlaUNC">           0 :             default : begin</span></span>
<span id="L596"><span class="lineNum">     596</span> <span class="tlaUNC">           0 :                 csr_w_exc   = 1'b1;</span></span>
<span id="L597"><span class="lineNum">     597</span>              :             end</span>
<span id="L598"><span class="lineNum">     598</span>              :         endcase</span>
<span id="L599"><span class="lineNum">     599</span>              :     end</span>
<span id="L600"><span class="lineNum">     600</span>              : end</span>
<span id="L601"><span class="lineNum">     601</span>              : </span>
<span id="L602"><span class="lineNum">     602</span>              : //------------------------------------------------------------------------------</span>
<span id="L603"><span class="lineNum">     603</span>              : // Machine Trap Setup registers</span>
<span id="L604"><span class="lineNum">     604</span>              : //------------------------------------------------------------------------------</span>
<span id="L605"><span class="lineNum">     605</span>              : //</span>
<span id="L606"><span class="lineNum">     606</span>              :  // Registers:</span>
<span id="L607"><span class="lineNum">     607</span>              :  // - MSTATUS</span>
<span id="L608"><span class="lineNum">     608</span>              :  // - MIE</span>
<span id="L609"><span class="lineNum">     609</span>              :  // - MTVEC</span>
<span id="L610"><span class="lineNum">     610</span>              : //</span>
<span id="L611"><span class="lineNum">     611</span>              : </span>
<span id="L612"><span class="lineNum">     612</span>              : // MSTATUS register</span>
<span id="L613"><span class="lineNum">     613</span>              : //------------------------------------------------------------------------------</span>
<span id="L614"><span class="lineNum">     614</span>              : // Consists of 2 bits - current and previous (before trap) global interrupt</span>
<span id="L615"><span class="lineNum">     615</span>              : // enable bits (MIE &amp; MPIE)</span>
<span id="L616"><span class="lineNum">     616</span>              : </span>
<span id="L617"><span class="lineNum">     617</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L618"><span class="lineNum">     618</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L619"><span class="lineNum">     619</span> <span class="tlaGNC">        1793 :         csr_mstatus_mie_ff  &lt;= SCR1_CSR_MSTATUS_MIE_RST_VAL;</span></span>
<span id="L620"><span class="lineNum">     620</span> <span class="tlaGNC">        1793 :         csr_mstatus_mpie_ff &lt;= SCR1_CSR_MSTATUS_MPIE_RST_VAL;</span></span>
<span id="L621"><span class="lineNum">     621</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L622"><span class="lineNum">     622</span> <span class="tlaGNC">     1282703 :         csr_mstatus_mie_ff  &lt;= csr_mstatus_mie_next;</span></span>
<span id="L623"><span class="lineNum">     623</span> <span class="tlaGNC">     1282703 :         csr_mstatus_mpie_ff &lt;= csr_mstatus_mpie_next;</span></span>
<span id="L624"><span class="lineNum">     624</span>              :     end</span>
<span id="L625"><span class="lineNum">     625</span>              : end</span>
<span id="L626"><span class="lineNum">     626</span>              : </span>
<span id="L627"><span class="lineNum">     627</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L628"><span class="lineNum">     628</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L629"><span class="lineNum">     629</span> <span class="tlaGNC">         330 :         e_exc, e_irq  : begin</span></span>
<span id="L630"><span class="lineNum">     630</span> <span class="tlaGNC">         165 :             csr_mstatus_mie_next  = 1'b0;</span></span>
<span id="L631"><span class="lineNum">     631</span> <span class="tlaGNC">         165 :             csr_mstatus_mpie_next = csr_mstatus_mie_ff;</span></span>
<span id="L632"><span class="lineNum">     632</span>              :         end</span>
<span id="L633"><span class="lineNum">     633</span> <span class="tlaGNC">         488 :         e_mret        : begin</span></span>
<span id="L634"><span class="lineNum">     634</span> <span class="tlaGNC">         244 :             csr_mstatus_mie_next  = csr_mstatus_mpie_ff;</span></span>
<span id="L635"><span class="lineNum">     635</span> <span class="tlaGNC">         244 :             csr_mstatus_mpie_next = 1'b1;</span></span>
<span id="L636"><span class="lineNum">     636</span>              :         end</span>
<span id="L637"><span class="lineNum">     637</span> <span class="tlaGNC">         794 :         csr_mstatus_upd: begin</span></span>
<span id="L638"><span class="lineNum">     638</span> <span class="tlaGNC">         397 :             csr_mstatus_mie_next  = csr_w_data[SCR1_CSR_MSTATUS_MIE_OFFSET];</span></span>
<span id="L639"><span class="lineNum">     639</span> <span class="tlaGNC">         397 :             csr_mstatus_mpie_next = csr_w_data[SCR1_CSR_MSTATUS_MPIE_OFFSET];</span></span>
<span id="L640"><span class="lineNum">     640</span>              :         end</span>
<span id="L641"><span class="lineNum">     641</span> <span class="tlaGNC">     2568274 :         default       : begin</span></span>
<span id="L642"><span class="lineNum">     642</span> <span class="tlaGNC">     1284137 :             csr_mstatus_mie_next  = csr_mstatus_mie_ff;</span></span>
<span id="L643"><span class="lineNum">     643</span> <span class="tlaGNC">     1284137 :             csr_mstatus_mpie_next = csr_mstatus_mpie_ff;</span></span>
<span id="L644"><span class="lineNum">     644</span>              :         end</span>
<span id="L645"><span class="lineNum">     645</span>              :     endcase</span>
<span id="L646"><span class="lineNum">     646</span>              : end</span>
<span id="L647"><span class="lineNum">     647</span>              : </span>
<span id="L648"><span class="lineNum">     648</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L649"><span class="lineNum">     649</span> <span class="tlaGNC">           1 :     csr_mstatus                                                            = '0;</span></span>
<span id="L650"><span class="lineNum">     650</span> <span class="tlaGNC">           1 :     csr_mstatus[SCR1_CSR_MSTATUS_MIE_OFFSET]                               = csr_mstatus_mie_ff;</span></span>
<span id="L651"><span class="lineNum">     651</span> <span class="tlaGNC">           1 :     csr_mstatus[SCR1_CSR_MSTATUS_MPIE_OFFSET]                              = csr_mstatus_mpie_ff;</span></span>
<span id="L652"><span class="lineNum">     652</span> <span class="tlaGNC">           1 :     csr_mstatus[SCR1_CSR_MSTATUS_MPP_OFFSET+1:SCR1_CSR_MSTATUS_MPP_OFFSET] = SCR1_CSR_MSTATUS_MPP;</span></span>
<span id="L653"><span class="lineNum">     653</span>              : end</span>
<span id="L654"><span class="lineNum">     654</span>              : </span>
<span id="L655"><span class="lineNum">     655</span>              : // MIE register</span>
<span id="L656"><span class="lineNum">     656</span>              : //------------------------------------------------------------------------------</span>
<span id="L657"><span class="lineNum">     657</span>              : // Contains interrupt enable bits (external, software, timer IRQs)</span>
<span id="L658"><span class="lineNum">     658</span>              : </span>
<span id="L659"><span class="lineNum">     659</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L660"><span class="lineNum">     660</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L661"><span class="lineNum">     661</span> <span class="tlaGNC">        1793 :         csr_mie_mtie_ff &lt;= SCR1_CSR_MIE_MTIE_RST_VAL;</span></span>
<span id="L662"><span class="lineNum">     662</span> <span class="tlaGNC">        1793 :         csr_mie_meie_ff &lt;= SCR1_CSR_MIE_MEIE_RST_VAL;</span></span>
<span id="L663"><span class="lineNum">     663</span> <span class="tlaGNC">        1793 :         csr_mie_msie_ff &lt;= SCR1_CSR_MIE_MSIE_RST_VAL;</span></span>
<span id="L664"><span class="lineNum">     664</span> <span class="tlaGNC">          14 :     end else if (csr_mie_upd) begin</span></span>
<span id="L665"><span class="lineNum">     665</span> <span class="tlaGNC">           7 :         csr_mie_mtie_ff &lt;= csr_w_data[SCR1_CSR_MIE_MTIE_OFFSET];</span></span>
<span id="L666"><span class="lineNum">     666</span> <span class="tlaGNC">           7 :         csr_mie_meie_ff &lt;= csr_w_data[SCR1_CSR_MIE_MEIE_OFFSET];</span></span>
<span id="L667"><span class="lineNum">     667</span> <span class="tlaGNC">           7 :         csr_mie_msie_ff &lt;= csr_w_data[SCR1_CSR_MIE_MSIE_OFFSET];</span></span>
<span id="L668"><span class="lineNum">     668</span>              :     end</span>
<span id="L669"><span class="lineNum">     669</span>              : end</span>
<span id="L670"><span class="lineNum">     670</span>              : </span>
<span id="L671"><span class="lineNum">     671</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L672"><span class="lineNum">     672</span> <span class="tlaGNC">           1 :     csr_mie                           = '0;</span></span>
<span id="L673"><span class="lineNum">     673</span> <span class="tlaGNC">           1 :     csr_mie[SCR1_CSR_MIE_MSIE_OFFSET] = csr_mie_msie_ff;</span></span>
<span id="L674"><span class="lineNum">     674</span> <span class="tlaGNC">           1 :     csr_mie[SCR1_CSR_MIE_MTIE_OFFSET] = csr_mie_mtie_ff;</span></span>
<span id="L675"><span class="lineNum">     675</span> <span class="tlaGNC">           1 :     csr_mie[SCR1_CSR_MIE_MEIE_OFFSET] = csr_mie_meie_ff;</span></span>
<span id="L676"><span class="lineNum">     676</span>              : end</span>
<span id="L677"><span class="lineNum">     677</span>              : </span>
<span id="L678"><span class="lineNum">     678</span>              : // MTVEC register</span>
<span id="L679"><span class="lineNum">     679</span>              : //------------------------------------------------------------------------------</span>
<span id="L680"><span class="lineNum">     680</span>              : // Holds trap vector configuation. Consists of base and mode parts</span>
<span id="L681"><span class="lineNum">     681</span>              : </span>
<span id="L682"><span class="lineNum">     682</span>              : // MTVEC BASE part</span>
<span id="L683"><span class="lineNum">     683</span>              : //------------------------------------------------------------------------------</span>
<span id="L684"><span class="lineNum">     684</span>              : // Holds trap vector base address</span>
<span id="L685"><span class="lineNum">     685</span>              : generate</span>
<span id="L686"><span class="lineNum">     686</span>              :     // All bits of MTVEC base are Read-Only and hardwired to 0's</span>
<span id="L687"><span class="lineNum">     687</span>              :     if (SCR1_MTVEC_BASE_WR_BITS == 0) begin : mtvec_base_ro</span>
<span id="L688"><span class="lineNum">     688</span>              : </span>
<span id="L689"><span class="lineNum">     689</span>              :         assign csr_mtvec_base   = SCR1_CSR_MTVEC_BASE_RST_VAL;</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              :     // All bits of MTVEC base are RW</span>
<span id="L692"><span class="lineNum">     692</span>              :     end else if (SCR1_MTVEC_BASE_WR_BITS == SCR1_CSR_MTVEC_BASE_VAL_BITS) begin : mtvec_base_rw</span>
<span id="L693"><span class="lineNum">     693</span>              : </span>
<span id="L694"><span class="lineNum">     694</span> <span class="tlaGNC">     2568992 :         always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L695"><span class="lineNum">     695</span> <span class="tlaGNC">        3586 :             if (~rst_n) begin</span></span>
<span id="L696"><span class="lineNum">     696</span> <span class="tlaGNC">        1793 :                 csr_mtvec_base  &lt;= SCR1_CSR_MTVEC_BASE_RST_VAL;</span></span>
<span id="L697"><span class="lineNum">     697</span> <span class="tlaGNC">         508 :             end else if (csr_mtvec_upd) begin</span></span>
<span id="L698"><span class="lineNum">     698</span> <span class="tlaGNC">         254 :                 csr_mtvec_base  &lt;= csr_w_data[`SCR1_XLEN-1:SCR1_CSR_MTVEC_BASE_ZERO_BITS];</span></span>
<span id="L699"><span class="lineNum">     699</span>              :             end</span>
<span id="L700"><span class="lineNum">     700</span>              :         end</span>
<span id="L701"><span class="lineNum">     701</span>              : </span>
<span id="L702"><span class="lineNum">     702</span>              :     // Lower bits of MTVEC base are RO, higher - RW</span>
<span id="L703"><span class="lineNum">     703</span>              :     end else begin : mtvec_base_ro_rw</span>
<span id="L704"><span class="lineNum">     704</span>              : </span>
<span id="L705"><span class="lineNum">     705</span>              :         logic [(`SCR1_XLEN-1):(`SCR1_XLEN-SCR1_MTVEC_BASE_WR_BITS)]   csr_mtvec_base_reg;</span>
<span id="L706"><span class="lineNum">     706</span>              : </span>
<span id="L707"><span class="lineNum">     707</span>              :         always_ff @(negedge rst_n, posedge clk) begin</span>
<span id="L708"><span class="lineNum">     708</span>              :             if (~rst_n) begin</span>
<span id="L709"><span class="lineNum">     709</span>              :                 csr_mtvec_base_reg &lt;= SCR1_CSR_MTVEC_BASE_RST_VAL[(`SCR1_XLEN-1)-:SCR1_MTVEC_BASE_WR_BITS] ;</span>
<span id="L710"><span class="lineNum">     710</span>              :             end else if (csr_mtvec_upd) begin</span>
<span id="L711"><span class="lineNum">     711</span>              :                 csr_mtvec_base_reg &lt;= csr_w_data[(`SCR1_XLEN-1)-:SCR1_MTVEC_BASE_WR_BITS];</span>
<span id="L712"><span class="lineNum">     712</span>              :             end</span>
<span id="L713"><span class="lineNum">     713</span>              :         end</span>
<span id="L714"><span class="lineNum">     714</span>              : </span>
<span id="L715"><span class="lineNum">     715</span>              :         assign csr_mtvec_base = {csr_mtvec_base_reg, SCR1_CSR_MTVEC_BASE_RST_VAL[SCR1_CSR_MTVEC_BASE_ZERO_BITS+:SCR1_CSR_MTVEC_BASE_RO_BITS]};</span>
<span id="L716"><span class="lineNum">     716</span>              :     end</span>
<span id="L717"><span class="lineNum">     717</span>              : endgenerate</span>
<span id="L718"><span class="lineNum">     718</span>              : </span>
<span id="L719"><span class="lineNum">     719</span>              : // MTVEC MODE part</span>
<span id="L720"><span class="lineNum">     720</span>              : //------------------------------------------------------------------------------</span>
<span id="L721"><span class="lineNum">     721</span>              : // Chooses between direct (all exceptions set PC to BASE) or vectored</span>
<span id="L722"><span class="lineNum">     722</span>              : // (asynchronous interrupts set PC to BASE+4xcause) interrupt modes</span>
<span id="L723"><span class="lineNum">     723</span>              : </span>
<span id="L724"><span class="lineNum">     724</span>              : `ifdef SCR1_MTVEC_MODE_EN</span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">        1793 :         csr_mtvec_mode_ff &lt;= SCR1_CSR_MTVEC_MODE_DIRECT;</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC">         508 :     end else if (csr_mtvec_upd) begin</span></span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaGNC">         254 :         csr_mtvec_mode_ff &lt;= csr_w_data[0];</span></span>
<span id="L730"><span class="lineNum">     730</span>              :     end</span>
<span id="L731"><span class="lineNum">     731</span>              : end</span>
<span id="L732"><span class="lineNum">     732</span>              : </span>
<span id="L733"><span class="lineNum">     733</span>              : assign csr_mtvec_mode      = csr_mtvec_mode_ff;</span>
<span id="L734"><span class="lineNum">     734</span>              : assign csr_mtvec_mode_vect = (csr_mtvec_mode_ff == SCR1_CSR_MTVEC_MODE_VECTORED);</span>
<span id="L735"><span class="lineNum">     735</span>              : `else // SCR1_MTVEC_MODE_EN</span>
<span id="L736"><span class="lineNum">     736</span>              : assign csr_mtvec_mode = SCR1_CSR_MTVEC_MODE_DIRECT;</span>
<span id="L737"><span class="lineNum">     737</span>              : `endif // SCR1_MTVEC_MODE_EN</span>
<span id="L738"><span class="lineNum">     738</span>              : </span>
<span id="L739"><span class="lineNum">     739</span>              : //------------------------------------------------------------------------------</span>
<span id="L740"><span class="lineNum">     740</span>              : // Machine Trap Handling registers</span>
<span id="L741"><span class="lineNum">     741</span>              : //------------------------------------------------------------------------------</span>
<span id="L742"><span class="lineNum">     742</span>              : //</span>
<span id="L743"><span class="lineNum">     743</span>              :  // Registers:</span>
<span id="L744"><span class="lineNum">     744</span>              :  // - MSCRATCH</span>
<span id="L745"><span class="lineNum">     745</span>              :  // - MEPC</span>
<span id="L746"><span class="lineNum">     746</span>              :  // - MCAUSE</span>
<span id="L747"><span class="lineNum">     747</span>              :  // - MTVAL</span>
<span id="L748"><span class="lineNum">     748</span>              :  // - MIP</span>
<span id="L749"><span class="lineNum">     749</span>              : //</span>
<span id="L750"><span class="lineNum">     750</span>              : </span>
<span id="L751"><span class="lineNum">     751</span>              : // MSCRATCH register</span>
<span id="L752"><span class="lineNum">     752</span>              : //------------------------------------------------------------------------------</span>
<span id="L753"><span class="lineNum">     753</span>              : // Holds a pointer to a machine-mode hart-local context space</span>
<span id="L754"><span class="lineNum">     754</span>              : </span>
<span id="L755"><span class="lineNum">     755</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L756"><span class="lineNum">     756</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L757"><span class="lineNum">     757</span> <span class="tlaGNC">        1793 :         csr_mscratch_ff &lt;= '0;</span></span>
<span id="L758"><span class="lineNum">     758</span> <span class="tlaGNC">         376 :     end else if (csr_mscratch_upd) begin</span></span>
<span id="L759"><span class="lineNum">     759</span> <span class="tlaGNC">         188 :         csr_mscratch_ff &lt;= csr_w_data;</span></span>
<span id="L760"><span class="lineNum">     760</span>              :     end</span>
<span id="L761"><span class="lineNum">     761</span>              : end</span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              : // MEPC register</span>
<span id="L764"><span class="lineNum">     764</span>              : //------------------------------------------------------------------------------</span>
<span id="L765"><span class="lineNum">     765</span>              : // When a trap is taken into M-mode saves the virtual address of instruction that</span>
<span id="L766"><span class="lineNum">     766</span>              : // was interrupted or that encountered the exception</span>
<span id="L767"><span class="lineNum">     767</span>              : </span>
<span id="L768"><span class="lineNum">     768</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L769"><span class="lineNum">     769</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L770"><span class="lineNum">     770</span> <span class="tlaGNC">        1793 :         csr_mepc_ff &lt;= '0;</span></span>
<span id="L771"><span class="lineNum">     771</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L772"><span class="lineNum">     772</span> <span class="tlaGNC">     1282703 :         csr_mepc_ff &lt;= csr_mepc_next;</span></span>
<span id="L773"><span class="lineNum">     773</span>              :     end</span>
<span id="L774"><span class="lineNum">     774</span>              : end</span>
<span id="L775"><span class="lineNum">     775</span>              : </span>
<span id="L776"><span class="lineNum">     776</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L777"><span class="lineNum">     777</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L778"><span class="lineNum">     778</span> <span class="tlaGNC">         324 :         e_exc       : csr_mepc_next = exu2csr_pc_curr_i[`SCR1_XLEN-1:PC_LSB];</span></span>
<span id="L779"><span class="lineNum">     779</span> <span class="tlaGNC">           6 :         e_irq_nmret : csr_mepc_next = exu2csr_pc_next_i[`SCR1_XLEN-1:PC_LSB];</span></span>
<span id="L780"><span class="lineNum">     780</span> <span class="tlaGNC">         486 :         csr_mepc_upd: csr_mepc_next = csr_w_data[`SCR1_XLEN-1:PC_LSB];</span></span>
<span id="L781"><span class="lineNum">     781</span> <span class="tlaGNC">     2569070 :         default     : csr_mepc_next = csr_mepc_ff;</span></span>
<span id="L782"><span class="lineNum">     782</span>              :     endcase</span>
<span id="L783"><span class="lineNum">     783</span>              : end</span>
<span id="L784"><span class="lineNum">     784</span>              : </span>
<span id="L785"><span class="lineNum">     785</span>              : `ifdef SCR1_RVC_EXT</span>
<span id="L786"><span class="lineNum">     786</span>              :     assign csr_mepc = {csr_mepc_ff, 1'b0};</span>
<span id="L787"><span class="lineNum">     787</span>              : `else</span>
<span id="L788"><span class="lineNum">     788</span>              :     assign csr_mepc = {csr_mepc_ff, 2'b00};</span>
<span id="L789"><span class="lineNum">     789</span>              : `endif</span>
<span id="L790"><span class="lineNum">     790</span>              : </span>
<span id="L791"><span class="lineNum">     791</span>              : // MCAUSE register</span>
<span id="L792"><span class="lineNum">     792</span>              : //------------------------------------------------------------------------------</span>
<span id="L793"><span class="lineNum">     793</span>              : // When a trap is taken into M-mode saves a code indicating the event that caused</span>
<span id="L794"><span class="lineNum">     794</span>              : // the trap</span>
<span id="L795"><span class="lineNum">     795</span>              : </span>
<span id="L796"><span class="lineNum">     796</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L797"><span class="lineNum">     797</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L798"><span class="lineNum">     798</span> <span class="tlaGNC">        1793 :         csr_mcause_i_ff  &lt;= 1'b0;</span></span>
<span id="L799"><span class="lineNum">     799</span> <span class="tlaGNC">        1793 :         csr_mcause_ec_ff &lt;= type_scr1_exc_code_e'(SCR1_EXC_CODE_RESET);</span></span>
<span id="L800"><span class="lineNum">     800</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L801"><span class="lineNum">     801</span> <span class="tlaGNC">     1282703 :         csr_mcause_i_ff  &lt;= csr_mcause_i_next;</span></span>
<span id="L802"><span class="lineNum">     802</span> <span class="tlaGNC">     1282703 :         csr_mcause_ec_ff &lt;= csr_mcause_ec_next;</span></span>
<span id="L803"><span class="lineNum">     803</span>              :     end</span>
<span id="L804"><span class="lineNum">     804</span>              : end</span>
<span id="L805"><span class="lineNum">     805</span>              : </span>
<span id="L806"><span class="lineNum">     806</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L807"><span class="lineNum">     807</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L808"><span class="lineNum">     808</span> <span class="tlaGNC">         324 :         e_exc         : begin</span></span>
<span id="L809"><span class="lineNum">     809</span> <span class="tlaGNC">         162 :             csr_mcause_i_next  = 1'b0;</span></span>
<span id="L810"><span class="lineNum">     810</span> <span class="tlaGNC">         162 :             csr_mcause_ec_next = exu2csr_exc_code_i;</span></span>
<span id="L811"><span class="lineNum">     811</span>              :         end</span>
<span id="L812"><span class="lineNum">     812</span> <span class="tlaGNC">           6 :         e_irq         : begin</span></span>
<span id="L813"><span class="lineNum">     813</span> <span class="tlaGNC">           3 :             csr_mcause_i_next  = 1'b1;</span></span>
<span id="L814"><span class="lineNum">     814</span> <span class="tlaGNC">           3 :             csr_mcause_ec_next = csr_mcause_ec_new;</span></span>
<span id="L815"><span class="lineNum">     815</span>              :         end</span>
<span id="L816"><span class="lineNum">     816</span> <span class="tlaUNC tlaBgUNC">           0 :         csr_mcause_upd: begin</span></span>
<span id="L817"><span class="lineNum">     817</span> <span class="tlaUNC">           0 :             csr_mcause_i_next  = csr_w_data[`SCR1_XLEN-1];</span></span>
<span id="L818"><span class="lineNum">     818</span> <span class="tlaUNC">           0 :             csr_mcause_ec_next = type_scr1_exc_code_e'(csr_w_data[SCR1_EXC_CODE_WIDTH_E-1:0]);</span></span>
<span id="L819"><span class="lineNum">     819</span>              :         end</span>
<span id="L820"><span class="lineNum">     820</span> <span class="tlaGNC tlaBgGNC">     2569556 :         default       : begin</span></span>
<span id="L821"><span class="lineNum">     821</span> <span class="tlaGNC">     1284778 :             csr_mcause_i_next  = csr_mcause_i_ff;</span></span>
<span id="L822"><span class="lineNum">     822</span> <span class="tlaGNC">     1284778 :             csr_mcause_ec_next = csr_mcause_ec_ff;</span></span>
<span id="L823"><span class="lineNum">     823</span>              :         end</span>
<span id="L824"><span class="lineNum">     824</span>              :     endcase</span>
<span id="L825"><span class="lineNum">     825</span>              : end</span>
<span id="L826"><span class="lineNum">     826</span>              : </span>
<span id="L827"><span class="lineNum">     827</span>              : // MTVAL register</span>
<span id="L828"><span class="lineNum">     828</span>              : //------------------------------------------------------------------------------</span>
<span id="L829"><span class="lineNum">     829</span>              : // When a trap is taken into M-mode is either set to zero or written with exception-</span>
<span id="L830"><span class="lineNum">     830</span>              : // specific information</span>
<span id="L831"><span class="lineNum">     831</span>              : </span>
<span id="L832"><span class="lineNum">     832</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L833"><span class="lineNum">     833</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L834"><span class="lineNum">     834</span> <span class="tlaGNC">        1793 :         csr_mtval_ff &lt;= '0;</span></span>
<span id="L835"><span class="lineNum">     835</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L836"><span class="lineNum">     836</span> <span class="tlaGNC">     1282703 :         csr_mtval_ff &lt;= csr_mtval_next;</span></span>
<span id="L837"><span class="lineNum">     837</span>              :     end</span>
<span id="L838"><span class="lineNum">     838</span>              : end</span>
<span id="L839"><span class="lineNum">     839</span>              : </span>
<span id="L840"><span class="lineNum">     840</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L841"><span class="lineNum">     841</span> <span class="tlaGNC">           1 :     case (1'b1)</span></span>
<span id="L842"><span class="lineNum">     842</span> <span class="tlaGNC">         324 :         e_exc        : csr_mtval_next = exu2csr_trap_val_i;</span></span>
<span id="L843"><span class="lineNum">     843</span> <span class="tlaGNC">           6 :         e_irq        : csr_mtval_next = '0;</span></span>
<span id="L844"><span class="lineNum">     844</span> <span class="tlaUNC tlaBgUNC">           0 :         csr_mtval_upd: csr_mtval_next = csr_w_data;</span></span>
<span id="L845"><span class="lineNum">     845</span> <span class="tlaGNC tlaBgGNC">     2569556 :         default      : csr_mtval_next = csr_mtval_ff;</span></span>
<span id="L846"><span class="lineNum">     846</span>              :     endcase</span>
<span id="L847"><span class="lineNum">     847</span>              : end</span>
<span id="L848"><span class="lineNum">     848</span>              : </span>
<span id="L849"><span class="lineNum">     849</span>              : // MIP register</span>
<span id="L850"><span class="lineNum">     850</span>              : //------------------------------------------------------------------------------</span>
<span id="L851"><span class="lineNum">     851</span>              : // Contains information on pending interrupts (external, software, timer IRQs)</span>
<span id="L852"><span class="lineNum">     852</span>              : </span>
<span id="L853"><span class="lineNum">     853</span>              : assign csr_mip_mtip = soc2csr_irq_mtimer_i;</span>
<span id="L854"><span class="lineNum">     854</span>              : assign csr_mip_meip = soc2csr_irq_ext_i;</span>
<span id="L855"><span class="lineNum">     855</span>              : assign csr_mip_msip = soc2csr_irq_soft_i;</span>
<span id="L856"><span class="lineNum">     856</span>              : </span>
<span id="L857"><span class="lineNum">     857</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L858"><span class="lineNum">     858</span> <span class="tlaGNC">           1 :     csr_mip                           = '0;</span></span>
<span id="L859"><span class="lineNum">     859</span> <span class="tlaGNC">           1 :     csr_mip[SCR1_CSR_MIE_MSIE_OFFSET] = csr_mip_msip;</span></span>
<span id="L860"><span class="lineNum">     860</span> <span class="tlaGNC">           1 :     csr_mip[SCR1_CSR_MIE_MTIE_OFFSET] = csr_mip_mtip;</span></span>
<span id="L861"><span class="lineNum">     861</span> <span class="tlaGNC">           1 :     csr_mip[SCR1_CSR_MIE_MEIE_OFFSET] = csr_mip_meip;</span></span>
<span id="L862"><span class="lineNum">     862</span>              : end</span>
<span id="L863"><span class="lineNum">     863</span>              : </span>
<span id="L864"><span class="lineNum">     864</span>              : //------------------------------------------------------------------------------</span>
<span id="L865"><span class="lineNum">     865</span>              : // Machine Counters/Timers registers</span>
<span id="L866"><span class="lineNum">     866</span>              : //------------------------------------------------------------------------------</span>
<span id="L867"><span class="lineNum">     867</span>              : //</span>
<span id="L868"><span class="lineNum">     868</span>              :  // Registers:</span>
<span id="L869"><span class="lineNum">     869</span>              :  // - MCYCLE</span>
<span id="L870"><span class="lineNum">     870</span>              :  // - MINSTRET</span>
<span id="L871"><span class="lineNum">     871</span>              : //</span>
<span id="L872"><span class="lineNum">     872</span>              : </span>
<span id="L873"><span class="lineNum">     873</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L874"><span class="lineNum">     874</span>              : // MCYCLE register</span>
<span id="L875"><span class="lineNum">     875</span>              : //------------------------------------------------------------------------------</span>
<span id="L876"><span class="lineNum">     876</span>              : // Holds the number of clock cycles since some arbitrary point of time in the</span>
<span id="L877"><span class="lineNum">     877</span>              : // past at which MCYCLE was zero</span>
<span id="L878"><span class="lineNum">     878</span>              : </span>
<span id="L879"><span class="lineNum">     879</span>              : assign csr_mcycle_lo_inc = 1'b1</span>
<span id="L880"><span class="lineNum">     880</span>              :  `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L881"><span class="lineNum">     881</span>              :                          &amp; csr_mcounten_cy_ff</span>
<span id="L882"><span class="lineNum">     882</span>              :  `endif // SCR1_MCOUNTEN_EN</span>
<span id="L883"><span class="lineNum">     883</span>              :                          ;</span>
<span id="L884"><span class="lineNum">     884</span>              : assign csr_mcycle_hi_inc = csr_mcycle_lo_inc &amp; (&amp;csr_mcycle_lo_ff);</span>
<span id="L885"><span class="lineNum">     885</span>              : </span>
<span id="L886"><span class="lineNum">     886</span>              : assign csr_mcycle_lo_upd = csr_mcycle_lo_inc | csr_mcycle_upd[0];</span>
<span id="L887"><span class="lineNum">     887</span>              : assign csr_mcycle_hi_upd = csr_mcycle_hi_inc | (|csr_mcycle_upd);</span>
<span id="L888"><span class="lineNum">     888</span>              : </span>
<span id="L889"><span class="lineNum">     889</span>              :  `ifndef SCR1_CLKCTRL_EN</span>
<span id="L890"><span class="lineNum">     890</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L891"><span class="lineNum">     891</span>              :  `else // SCR1_CLKCTRL_EN</span>
<span id="L892"><span class="lineNum">     892</span>              : always_ff @(negedge rst_n, posedge clk_alw_on) begin</span>
<span id="L893"><span class="lineNum">     893</span>              :  `endif // SCR1_CLKCTRL_EN</span>
<span id="L894"><span class="lineNum">     894</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L895"><span class="lineNum">     895</span> <span class="tlaGNC">        1793 :         csr_mcycle_lo_ff &lt;= '0;</span></span>
<span id="L896"><span class="lineNum">     896</span> <span class="tlaGNC">        1793 :         csr_mcycle_hi_ff &lt;= '0;</span></span>
<span id="L897"><span class="lineNum">     897</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L898"><span class="lineNum">     898</span> <span class="tlaUNC tlaBgUNC">           0 :         if (csr_mcycle_lo_upd) csr_mcycle_lo_ff &lt;= csr_mcycle_lo_next;</span></span>
<span id="L899"><span class="lineNum">     899</span> <span class="tlaGNC tlaBgGNC">        9812 :         if (csr_mcycle_hi_upd) csr_mcycle_hi_ff &lt;= csr_mcycle_hi_next;</span></span>
<span id="L900"><span class="lineNum">     900</span>              :     end</span>
<span id="L901"><span class="lineNum">     901</span>              : end</span>
<span id="L902"><span class="lineNum">     902</span>              : </span>
<span id="L903"><span class="lineNum">     903</span>              : assign csr_mcycle_hi_new  = csr_mcycle_hi_ff + 1'b1;</span>
<span id="L904"><span class="lineNum">     904</span>              : </span>
<span id="L905"><span class="lineNum">     905</span>              : assign csr_mcycle_lo_next = csr_mcycle_upd[0] ? csr_w_data[7:0]</span>
<span id="L906"><span class="lineNum">     906</span>              :                           : csr_mcycle_lo_inc ? csr_mcycle_lo_ff + 1'b1</span>
<span id="L907"><span class="lineNum">     907</span>              :                                               : csr_mcycle_lo_ff;</span>
<span id="L908"><span class="lineNum">     908</span>              : assign csr_mcycle_hi_next = csr_mcycle_upd[0] ? {csr_mcycle_hi_new[63:32], csr_w_data[31:8]}</span>
<span id="L909"><span class="lineNum">     909</span>              :                           : csr_mcycle_upd[1] ? {csr_w_data, csr_mcycle_hi_new[31:8]}</span>
<span id="L910"><span class="lineNum">     910</span>              :                           : csr_mcycle_hi_inc ? csr_mcycle_hi_new</span>
<span id="L911"><span class="lineNum">     911</span>              :                                               : csr_mcycle_hi_ff;</span>
<span id="L912"><span class="lineNum">     912</span>              : </span>
<span id="L913"><span class="lineNum">     913</span>              : assign csr_mcycle = {csr_mcycle_hi_ff, csr_mcycle_lo_ff};</span>
<span id="L914"><span class="lineNum">     914</span>              : </span>
<span id="L915"><span class="lineNum">     915</span>              : // MINSTRET register</span>
<span id="L916"><span class="lineNum">     916</span>              : //------------------------------------------------------------------------------</span>
<span id="L917"><span class="lineNum">     917</span>              : // Holds the number of instructions executed by the core from some arbitrary time</span>
<span id="L918"><span class="lineNum">     918</span>              : // in the past at which MINSTRET was equal to zero</span>
<span id="L919"><span class="lineNum">     919</span>              : </span>
<span id="L920"><span class="lineNum">     920</span>              : assign csr_minstret_lo_inc = exu2csr_instret_no_exc_i</span>
<span id="L921"><span class="lineNum">     921</span>              :  `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L922"><span class="lineNum">     922</span>              :                            &amp; csr_mcounten_ir_ff</span>
<span id="L923"><span class="lineNum">     923</span>              :  `endif // SCR1_MCOUNTEN_EN</span>
<span id="L924"><span class="lineNum">     924</span>              :                            ;</span>
<span id="L925"><span class="lineNum">     925</span>              : assign csr_minstret_hi_inc = csr_minstret_lo_inc &amp; (&amp;csr_minstret_lo_ff);</span>
<span id="L926"><span class="lineNum">     926</span>              : </span>
<span id="L927"><span class="lineNum">     927</span>              : assign csr_minstret_lo_upd = csr_minstret_lo_inc | csr_minstret_upd[0];</span>
<span id="L928"><span class="lineNum">     928</span>              : assign csr_minstret_hi_upd = csr_minstret_hi_inc | (|csr_minstret_upd);</span>
<span id="L929"><span class="lineNum">     929</span>              : </span>
<span id="L930"><span class="lineNum">     930</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L931"><span class="lineNum">     931</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L932"><span class="lineNum">     932</span> <span class="tlaGNC">        1793 :         csr_minstret_lo_ff &lt;= '0;</span></span>
<span id="L933"><span class="lineNum">     933</span> <span class="tlaGNC">        1793 :         csr_minstret_hi_ff &lt;= '0;</span></span>
<span id="L934"><span class="lineNum">     934</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L935"><span class="lineNum">     935</span> <span class="tlaGNC">      561788 :         if (csr_minstret_lo_upd) csr_minstret_lo_ff &lt;= csr_minstret_lo_next;</span></span>
<span id="L936"><span class="lineNum">     936</span> <span class="tlaGNC">        5384 :         if (csr_minstret_hi_upd) csr_minstret_hi_ff &lt;= csr_minstret_hi_next;</span></span>
<span id="L937"><span class="lineNum">     937</span>              :     end</span>
<span id="L938"><span class="lineNum">     938</span>              : end</span>
<span id="L939"><span class="lineNum">     939</span>              : </span>
<span id="L940"><span class="lineNum">     940</span>              : assign csr_minstret_hi_new  = csr_minstret_hi_ff + 1'b1;</span>
<span id="L941"><span class="lineNum">     941</span>              : </span>
<span id="L942"><span class="lineNum">     942</span>              : assign csr_minstret_lo_next = csr_minstret_upd[0] ? csr_w_data[7:0]</span>
<span id="L943"><span class="lineNum">     943</span>              :                             : csr_minstret_lo_inc ? csr_minstret_lo_ff + 1'b1</span>
<span id="L944"><span class="lineNum">     944</span>              :                                                   : csr_minstret_lo_ff;</span>
<span id="L945"><span class="lineNum">     945</span>              : assign csr_minstret_hi_next = csr_minstret_upd[0] ? {csr_minstret_hi_new[63:32], csr_w_data[31:8]}</span>
<span id="L946"><span class="lineNum">     946</span>              :                             : csr_minstret_upd[1] ? {csr_w_data, csr_minstret_hi_new[31:8]}</span>
<span id="L947"><span class="lineNum">     947</span>              :                             : csr_minstret_hi_inc ? csr_minstret_hi_new</span>
<span id="L948"><span class="lineNum">     948</span>              :                                                   : csr_minstret_hi_ff;</span>
<span id="L949"><span class="lineNum">     949</span>              : </span>
<span id="L950"><span class="lineNum">     950</span>              : assign csr_minstret = {csr_minstret_hi_ff, csr_minstret_lo_ff};</span>
<span id="L951"><span class="lineNum">     951</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L952"><span class="lineNum">     952</span>              : </span>
<span id="L953"><span class="lineNum">     953</span>              : //------------------------------------------------------------------------------</span>
<span id="L954"><span class="lineNum">     954</span>              : // Non-standard CSR</span>
<span id="L955"><span class="lineNum">     955</span>              : //------------------------------------------------------------------------------</span>
<span id="L956"><span class="lineNum">     956</span>              : </span>
<span id="L957"><span class="lineNum">     957</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L958"><span class="lineNum">     958</span>              : // MCOUNTEN register</span>
<span id="L959"><span class="lineNum">     959</span>              : //------------------------------------------------------------------------------</span>
<span id="L960"><span class="lineNum">     960</span>              : // Holds Counters enable bits (CY - MCYCLE counter; IR - MINSTRET counter)</span>
<span id="L961"><span class="lineNum">     961</span>              : </span>
<span id="L962"><span class="lineNum">     962</span> <span class="tlaGNC">     2568992 : always_ff @(negedge rst_n, posedge clk) begin</span></span>
<span id="L963"><span class="lineNum">     963</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L964"><span class="lineNum">     964</span> <span class="tlaGNC">        1793 :         csr_mcounten_cy_ff &lt;= 1'b1;</span></span>
<span id="L965"><span class="lineNum">     965</span> <span class="tlaGNC">        1793 :         csr_mcounten_ir_ff &lt;= 1'b1;</span></span>
<span id="L966"><span class="lineNum">     966</span> <span class="tlaUNC tlaBgUNC">           0 :     end else if (csr_mcounten_upd) begin</span></span>
<span id="L967"><span class="lineNum">     967</span> <span class="tlaUNC">           0 :         csr_mcounten_cy_ff &lt;= csr_w_data[SCR1_CSR_MCOUNTEN_CY_OFFSET];</span></span>
<span id="L968"><span class="lineNum">     968</span> <span class="tlaUNC">           0 :         csr_mcounten_ir_ff &lt;= csr_w_data[SCR1_CSR_MCOUNTEN_IR_OFFSET];</span></span>
<span id="L969"><span class="lineNum">     969</span>              :     end</span>
<span id="L970"><span class="lineNum">     970</span>              : end</span>
<span id="L971"><span class="lineNum">     971</span>              : </span>
<span id="L972"><span class="lineNum">     972</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L973"><span class="lineNum">     973</span> <span class="tlaGNC">           1 :     csr_mcounten    = '0;</span></span>
<span id="L974"><span class="lineNum">     974</span> <span class="tlaGNC">           1 :     csr_mcounten[SCR1_CSR_MCOUNTEN_CY_OFFSET]   = csr_mcounten_cy_ff;</span></span>
<span id="L975"><span class="lineNum">     975</span> <span class="tlaGNC">           1 :     csr_mcounten[SCR1_CSR_MCOUNTEN_IR_OFFSET]   = csr_mcounten_ir_ff;</span></span>
<span id="L976"><span class="lineNum">     976</span>              : end</span>
<span id="L977"><span class="lineNum">     977</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L978"><span class="lineNum">     978</span>              : </span>
<span id="L979"><span class="lineNum">     979</span>              : //------------------------------------------------------------------------------</span>
<span id="L980"><span class="lineNum">     980</span>              : // CSR &lt;-&gt; EXU interface</span>
<span id="L981"><span class="lineNum">     981</span>              : //------------------------------------------------------------------------------</span>
<span id="L982"><span class="lineNum">     982</span>              : </span>
<span id="L983"><span class="lineNum">     983</span>              : // CSR exception</span>
<span id="L984"><span class="lineNum">     984</span>              : assign csr2exu_rw_exc_o = csr_r_exc | csr_w_exc</span>
<span id="L985"><span class="lineNum">     985</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L986"><span class="lineNum">     986</span>              :                         | (csr2hdu_req_o &amp; (hdu2csr_resp_i != SCR1_CSR_RESP_OK))</span>
<span id="L987"><span class="lineNum">     987</span>              : `endif // SCR1_DBG_EN</span>
<span id="L988"><span class="lineNum">     988</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L989"><span class="lineNum">     989</span>              :                         | (csr2tdu_req_o &amp; (tdu2csr_resp_i != SCR1_CSR_RESP_OK))</span>
<span id="L990"><span class="lineNum">     990</span>              : `endif // SCR1_TDU_EN</span>
<span id="L991"><span class="lineNum">     991</span>              :                         ;</span>
<span id="L992"><span class="lineNum">     992</span>              : assign csr2exu_ip_ie_o  = csr_eirq_pnd_en | csr_sirq_pnd_en | csr_tirq_pnd_en;</span>
<span id="L993"><span class="lineNum">     993</span>              : assign csr2exu_irq_o    = csr2exu_ip_ie_o &amp; csr_mstatus_mie_ff;</span>
<span id="L994"><span class="lineNum">     994</span>              : </span>
<span id="L995"><span class="lineNum">     995</span>              : assign csr2exu_mstatus_mie_up_o = csr_mstatus_upd | csr_mie_upd | e_mret;</span>
<span id="L996"><span class="lineNum">     996</span>              : </span>
<span id="L997"><span class="lineNum">     997</span>              : // New PC multiplexer</span>
<span id="L998"><span class="lineNum">     998</span>              : `ifndef SCR1_MTVEC_MODE_EN</span>
<span id="L999"><span class="lineNum">     999</span>              : assign csr2exu_new_pc_o = (exu2csr_mret_instr_i &amp; ~exu2csr_take_irq_i)</span>
<span id="L1000"><span class="lineNum">    1000</span>              :                         ? csr_mepc</span>
<span id="L1001"><span class="lineNum">    1001</span>              :                         : {csr_mtvec_base, SCR1_CSR_MTVEC_BASE_ZERO_BITS'(0)};</span>
<span id="L1002"><span class="lineNum">    1002</span>              : `else // SCR1_MTVEC_MODE_EN</span>
<span id="L1003"><span class="lineNum">    1003</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L1004"><span class="lineNum">    1004</span> <span class="tlaGNC">         976 :     if (exu2csr_mret_instr_i &amp; ~exu2csr_take_irq_i) begin</span></span>
<span id="L1005"><span class="lineNum">    1005</span> <span class="tlaGNC">         488 :         csr2exu_new_pc_o  = csr_mepc;</span></span>
<span id="L1006"><span class="lineNum">    1006</span> <span class="tlaGNC">     1284455 :     end else begin</span></span>
<span id="L1007"><span class="lineNum">    1007</span> <span class="tlaGNC">         868 :         if (csr_mtvec_mode_vect) begin</span></span>
<span id="L1008"><span class="lineNum">    1008</span> <span class="tlaGNC">         434 :             case (1'b1)</span></span>
<span id="L1009"><span class="lineNum">    1009</span> <span class="tlaUNC tlaBgUNC">           0 :                 exu2csr_take_exc_i: csr2exu_new_pc_o = {csr_mtvec_base, SCR1_CSR_MTVEC_BASE_ZERO_BITS'(0)};</span></span>
<span id="L1010"><span class="lineNum">    1010</span> <span class="tlaGNC tlaBgGNC">          34 :                 csr_eirq_pnd_en   : csr2exu_new_pc_o = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_EXTERNAL, 2'd0};</span></span>
<span id="L1011"><span class="lineNum">    1011</span> <span class="tlaGNC">          38 :                 csr_sirq_pnd_en   : csr2exu_new_pc_o = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_SOFTWARE, 2'd0};</span></span>
<span id="L1012"><span class="lineNum">    1012</span> <span class="tlaGNC">          42 :                 csr_tirq_pnd_en   : csr2exu_new_pc_o = {csr_mtvec_base, SCR1_EXC_CODE_IRQ_M_TIMER, 2'd0};</span></span>
<span id="L1013"><span class="lineNum">    1013</span> <span class="tlaGNC">         754 :                 default           : csr2exu_new_pc_o = {csr_mtvec_base, SCR1_CSR_MTVEC_BASE_ZERO_BITS'(0)};</span></span>
<span id="L1014"><span class="lineNum">    1014</span>              :             endcase</span>
<span id="L1015"><span class="lineNum">    1015</span> <span class="tlaGNC">     1284021 :         end else begin // direct mode</span></span>
<span id="L1016"><span class="lineNum">    1016</span> <span class="tlaGNC">     1284021 :             csr2exu_new_pc_o = {csr_mtvec_base, SCR1_CSR_MTVEC_BASE_ZERO_BITS'(0)};</span></span>
<span id="L1017"><span class="lineNum">    1017</span>              :         end</span>
<span id="L1018"><span class="lineNum">    1018</span>              :     end</span>
<span id="L1019"><span class="lineNum">    1019</span>              : end</span>
<span id="L1020"><span class="lineNum">    1020</span>              : `endif // SCR1_MTVEC_MODE_EN</span>
<span id="L1021"><span class="lineNum">    1021</span>              : </span>
<span id="L1022"><span class="lineNum">    1022</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L1023"><span class="lineNum">    1023</span>              : //------------------------------------------------------------------------------</span>
<span id="L1024"><span class="lineNum">    1024</span>              : // CSR &lt;-&gt; IPIC interface</span>
<span id="L1025"><span class="lineNum">    1025</span>              : //------------------------------------------------------------------------------</span>
<span id="L1026"><span class="lineNum">    1026</span>              : </span>
<span id="L1027"><span class="lineNum">    1027</span>              : assign csr_ipic_req     = csr2ipic_r_req_o | csr2ipic_w_req_o;</span>
<span id="L1028"><span class="lineNum">    1028</span>              : assign csr2ipic_addr_o  = csr_ipic_req     ? exu2csr_rw_addr_i[2:0] : '0;</span>
<span id="L1029"><span class="lineNum">    1029</span>              : assign csr2ipic_wdata_o = csr2ipic_w_req_o ? exu2csr_w_data_i       : '0;</span>
<span id="L1030"><span class="lineNum">    1030</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L1031"><span class="lineNum">    1031</span>              : </span>
<span id="L1032"><span class="lineNum">    1032</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L1033"><span class="lineNum">    1033</span>              : //------------------------------------------------------------------------------</span>
<span id="L1034"><span class="lineNum">    1034</span>              : // CSR &lt;-&gt; HDU interface</span>
<span id="L1035"><span class="lineNum">    1035</span>              : //------------------------------------------------------------------------------</span>
<span id="L1036"><span class="lineNum">    1036</span>              : </span>
<span id="L1037"><span class="lineNum">    1037</span>              : assign csr2hdu_req_o   = csr_hdu_req &amp; exu_req_no_exc;</span>
<span id="L1038"><span class="lineNum">    1038</span>              : assign csr2hdu_cmd_o   = exu2csr_w_cmd_i;</span>
<span id="L1039"><span class="lineNum">    1039</span>              : assign csr2hdu_addr_o  = exu2csr_rw_addr_i[SCR1_HDU_DEBUGCSR_ADDR_WIDTH-1:0];</span>
<span id="L1040"><span class="lineNum">    1040</span>              : assign csr2hdu_wdata_o = exu2csr_w_data_i;</span>
<span id="L1041"><span class="lineNum">    1041</span>              : `endif // SCR1_DBG_EN</span>
<span id="L1042"><span class="lineNum">    1042</span>              : </span>
<span id="L1043"><span class="lineNum">    1043</span>              : `ifdef SCR1_TDU_EN</span>
<span id="L1044"><span class="lineNum">    1044</span>              : //------------------------------------------------------------------------------</span>
<span id="L1045"><span class="lineNum">    1045</span>              : // CSR &lt;-&gt; TDU interface</span>
<span id="L1046"><span class="lineNum">    1046</span>              : //------------------------------------------------------------------------------</span>
<span id="L1047"><span class="lineNum">    1047</span>              : </span>
<span id="L1048"><span class="lineNum">    1048</span>              : assign csr2tdu_req_o   = csr_brkm_req &amp; exu_req_no_exc;</span>
<span id="L1049"><span class="lineNum">    1049</span>              : assign csr2tdu_cmd_o   = exu2csr_w_cmd_i;</span>
<span id="L1050"><span class="lineNum">    1050</span>              : assign csr2tdu_addr_o  = exu2csr_rw_addr_i[SCR1_CSR_ADDR_TDU_OFFS_W-1:0];</span>
<span id="L1051"><span class="lineNum">    1051</span>              : assign csr2tdu_wdata_o = exu2csr_w_data_i;</span>
<span id="L1052"><span class="lineNum">    1052</span>              : `endif // SCR1_TDU_EN</span>
<span id="L1053"><span class="lineNum">    1053</span>              : </span>
<span id="L1054"><span class="lineNum">    1054</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L1055"><span class="lineNum">    1055</span>              : //------------------------------------------------------------------------------</span>
<span id="L1056"><span class="lineNum">    1056</span>              : // Assertions</span>
<span id="L1057"><span class="lineNum">    1057</span>              : //------------------------------------------------------------------------------</span>
<span id="L1058"><span class="lineNum">    1058</span>              : </span>
<span id="L1059"><span class="lineNum">    1059</span>              : // X checks</span>
<span id="L1060"><span class="lineNum">    1060</span>              : </span>
<span id="L1061"><span class="lineNum">    1061</span>              : SCR1_SVA_CSR_XCHECK_CTRL : assert property (</span>
<span id="L1062"><span class="lineNum">    1062</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1063"><span class="lineNum">    1063</span>              :     !$isunknown({exu2csr_r_req_i, exu2csr_w_req_i, exu2csr_take_irq_i, exu2csr_take_exc_i, exu2csr_mret_update_i</span>
<span id="L1064"><span class="lineNum">    1064</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L1065"><span class="lineNum">    1065</span>              :     , exu2csr_instret_no_exc_i</span>
<span id="L1066"><span class="lineNum">    1066</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L1067"><span class="lineNum">    1067</span>              :     })</span>
<span id="L1068"><span class="lineNum">    1068</span>              :     ) else $error(&quot;CSR Error: unknown control values&quot;);</span>
<span id="L1069"><span class="lineNum">    1069</span>              : </span>
<span id="L1070"><span class="lineNum">    1070</span>              : SCR1_SVA_CSR_XCHECK_READ : assert property (</span>
<span id="L1071"><span class="lineNum">    1071</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1072"><span class="lineNum">    1072</span>              :     exu2csr_r_req_i |-&gt; !$isunknown({exu2csr_rw_addr_i, csr2exu_r_data_o, csr2exu_rw_exc_o})</span>
<span id="L1073"><span class="lineNum">    1073</span>              :     ) else $error(&quot;CSR Error: unknown control values&quot;);</span>
<span id="L1074"><span class="lineNum">    1074</span>              : </span>
<span id="L1075"><span class="lineNum">    1075</span>              : SCR1_SVA_CSR_XCHECK_WRITE : assert property (</span>
<span id="L1076"><span class="lineNum">    1076</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1077"><span class="lineNum">    1077</span>              :     exu2csr_w_req_i |-&gt; !$isunknown({exu2csr_rw_addr_i, exu2csr_w_cmd_i, exu2csr_w_data_i, csr2exu_rw_exc_o})</span>
<span id="L1078"><span class="lineNum">    1078</span>              :     ) else $error(&quot;CSR Error: unknown control values&quot;);</span>
<span id="L1079"><span class="lineNum">    1079</span>              : </span>
<span id="L1080"><span class="lineNum">    1080</span>              : `ifdef SCR1_IPIC_EN</span>
<span id="L1081"><span class="lineNum">    1081</span>              : SCR1_SVA_CSR_XCHECK_READ_IPIC : assert property (</span>
<span id="L1082"><span class="lineNum">    1082</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1083"><span class="lineNum">    1083</span>              :     csr2ipic_r_req_o |-&gt; !$isunknown({csr2ipic_addr_o, ipic2csr_rdata_i})</span>
<span id="L1084"><span class="lineNum">    1084</span>              :     ) else $error(&quot;CSR Error: unknown control values&quot;);</span>
<span id="L1085"><span class="lineNum">    1085</span>              : </span>
<span id="L1086"><span class="lineNum">    1086</span>              : SCR1_SVA_CSR_XCHECK_WRITE_IPIC : assert property (</span>
<span id="L1087"><span class="lineNum">    1087</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1088"><span class="lineNum">    1088</span>              :     csr2ipic_w_req_o |-&gt; !$isunknown({csr2ipic_addr_o, csr2ipic_wdata_o})</span>
<span id="L1089"><span class="lineNum">    1089</span>              :     ) else $error(&quot;CSR Error: unknown control values&quot;);</span>
<span id="L1090"><span class="lineNum">    1090</span>              : `endif // SCR1_IPIC_EN</span>
<span id="L1091"><span class="lineNum">    1091</span>              : </span>
<span id="L1092"><span class="lineNum">    1092</span>              : // Behavior checks</span>
<span id="L1093"><span class="lineNum">    1093</span>              : </span>
<span id="L1094"><span class="lineNum">    1094</span>              : SCR1_SVA_CSR_MRET : assert property (</span>
<span id="L1095"><span class="lineNum">    1095</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1096"><span class="lineNum">    1096</span>              :     e_mret |=&gt; ($stable(csr_mepc_ff) &amp; $stable(csr_mtval_ff))</span>
<span id="L1097"><span class="lineNum">    1097</span>              :     ) else $error(&quot;CSR Error: MRET wrong behavior&quot;);</span>
<span id="L1098"><span class="lineNum">    1098</span>              : </span>
<span id="L1099"><span class="lineNum">    1099</span>              : SCR1_SVA_CSR_MRET_IRQ : assert property (</span>
<span id="L1100"><span class="lineNum">    1100</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1101"><span class="lineNum">    1101</span>              :     (exu2csr_mret_instr_i &amp; e_irq)</span>
<span id="L1102"><span class="lineNum">    1102</span>              :     |=&gt; ($stable(csr_mepc_ff) &amp; (exu2csr_pc_curr_i != csr_mepc))</span>
<span id="L1103"><span class="lineNum">    1103</span>              :     ) else $error(&quot;CSR Error: MRET+IRQ wrong behavior&quot;);</span>
<span id="L1104"><span class="lineNum">    1104</span>              : </span>
<span id="L1105"><span class="lineNum">    1105</span>              : SCR1_SVA_CSR_EXC_IRQ : assert property (</span>
<span id="L1106"><span class="lineNum">    1106</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1107"><span class="lineNum">    1107</span>              :     (exu2csr_take_exc_i &amp; exu2csr_take_irq_i</span>
<span id="L1108"><span class="lineNum">    1108</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L1109"><span class="lineNum">    1109</span>              :     &amp; ~hdu2csr_no_commit_i</span>
<span id="L1110"><span class="lineNum">    1110</span>              : `endif</span>
<span id="L1111"><span class="lineNum">    1111</span>              :     ) |=&gt;</span>
<span id="L1112"><span class="lineNum">    1112</span>              :     (~csr_mstatus_mie_ff &amp; (~csr_mcause_i_ff)</span>
<span id="L1113"><span class="lineNum">    1113</span>              :     &amp; (exu2csr_pc_curr_i=={csr_mtvec_base, SCR1_CSR_MTVEC_BASE_ZERO_BITS'(0)}))</span>
<span id="L1114"><span class="lineNum">    1114</span>              :     ) else $error(&quot;CSR Error: wrong EXC+IRQ&quot;);</span>
<span id="L1115"><span class="lineNum">    1115</span>              : </span>
<span id="L1116"><span class="lineNum">    1116</span>              : SCR1_SVA_CSR_EVENTS : assert property (</span>
<span id="L1117"><span class="lineNum">    1117</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1118"><span class="lineNum">    1118</span>              :     $onehot0({e_irq, e_exc, e_mret})</span>
<span id="L1119"><span class="lineNum">    1119</span>              :     ) else $error(&quot;CSR Error: more than one event at a time&quot;);</span>
<span id="L1120"><span class="lineNum">    1120</span>              : </span>
<span id="L1121"><span class="lineNum">    1121</span>              : SCR1_SVA_CSR_RW_EXC : assert property (</span>
<span id="L1122"><span class="lineNum">    1122</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1123"><span class="lineNum">    1123</span>              :     csr2exu_rw_exc_o |-&gt; (exu2csr_w_req_i | exu2csr_r_req_i)</span>
<span id="L1124"><span class="lineNum">    1124</span>              :     ) else $error(&quot;CSR Error: impossible exception&quot;);</span>
<span id="L1125"><span class="lineNum">    1125</span>              : </span>
<span id="L1126"><span class="lineNum">    1126</span>              : SCR1_SVA_CSR_MSTATUS_MIE_UP : assert property (</span>
<span id="L1127"><span class="lineNum">    1127</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1128"><span class="lineNum">    1128</span>              :     csr2exu_mstatus_mie_up_o |=&gt; ~csr2exu_mstatus_mie_up_o</span>
<span id="L1129"><span class="lineNum">    1129</span>              :     ) else $error(&quot;CSR Error: csr2exu_mstatus_mie_up_o can only be high for one mcycle&quot;);</span>
<span id="L1130"><span class="lineNum">    1130</span>              : </span>
<span id="L1131"><span class="lineNum">    1131</span>              : </span>
<span id="L1132"><span class="lineNum">    1132</span>              : `ifndef SCR1_CSR_REDUCED_CNT</span>
<span id="L1133"><span class="lineNum">    1133</span>              : </span>
<span id="L1134"><span class="lineNum">    1134</span>              : SCR1_SVA_CSR_CYCLE_INC : assert property (</span>
<span id="L1135"><span class="lineNum">    1135</span>              :     @(</span>
<span id="L1136"><span class="lineNum">    1136</span>              : `ifndef SCR1_CLKCTRL_EN</span>
<span id="L1137"><span class="lineNum">    1137</span>              : negedge clk</span>
<span id="L1138"><span class="lineNum">    1138</span>              : `else // SCR1_CLKCTRL_EN</span>
<span id="L1139"><span class="lineNum">    1139</span>              : negedge clk_alw_on</span>
<span id="L1140"><span class="lineNum">    1140</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L1141"><span class="lineNum">    1141</span>              :     ) disable iff (~rst_n)</span>
<span id="L1142"><span class="lineNum">    1142</span>              :     (~|csr_mcycle_upd) |=&gt;</span>
<span id="L1143"><span class="lineNum">    1143</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L1144"><span class="lineNum">    1144</span>              :     ($past(csr_mcounten_cy_ff) ? (csr_mcycle == $past(csr_mcycle + 1'b1)) : $stable(csr_mcycle))</span>
<span id="L1145"><span class="lineNum">    1145</span>              : `else //SCR1_MCOUNTEN_EN</span>
<span id="L1146"><span class="lineNum">    1146</span>              :     (csr_mcycle == $past(csr_mcycle + 1'b1))</span>
<span id="L1147"><span class="lineNum">    1147</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L1148"><span class="lineNum">    1148</span>              :     ) else $error(&quot;CSR Error: CYCLE increment wrong behavior&quot;);</span>
<span id="L1149"><span class="lineNum">    1149</span>              : </span>
<span id="L1150"><span class="lineNum">    1150</span>              : SCR1_SVA_CSR_INSTRET_INC : assert property (</span>
<span id="L1151"><span class="lineNum">    1151</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1152"><span class="lineNum">    1152</span>              :     (exu2csr_instret_no_exc_i &amp; ~|csr_minstret_upd) |=&gt;</span>
<span id="L1153"><span class="lineNum">    1153</span>              : `ifdef SCR1_MCOUNTEN_EN</span>
<span id="L1154"><span class="lineNum">    1154</span>              :     ($past(csr_mcounten_ir_ff) ? (csr_minstret == $past(csr_minstret + 1'b1)) : $stable(csr_minstret))</span>
<span id="L1155"><span class="lineNum">    1155</span>              : `else //SCR1_MCOUNTEN_EN</span>
<span id="L1156"><span class="lineNum">    1156</span>              :     (csr_minstret == $past(csr_minstret + 1'b1))</span>
<span id="L1157"><span class="lineNum">    1157</span>              : `endif // SCR1_MCOUNTEN_EN</span>
<span id="L1158"><span class="lineNum">    1158</span>              :     ) else $error(&quot;CSR Error: INSTRET increment wrong behavior&quot;);</span>
<span id="L1159"><span class="lineNum">    1159</span>              : </span>
<span id="L1160"><span class="lineNum">    1160</span>              : SCR1_SVA_CSR_CYCLE_INSTRET_UP : assert property (</span>
<span id="L1161"><span class="lineNum">    1161</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L1162"><span class="lineNum">    1162</span>              :     ~(&amp;csr_minstret_upd | &amp;csr_mcycle_upd)</span>
<span id="L1163"><span class="lineNum">    1163</span>              :     ) else $error(&quot;CSR Error: INSTRET/CYCLE up illegal value&quot;);</span>
<span id="L1164"><span class="lineNum">    1164</span>              : </span>
<span id="L1165"><span class="lineNum">    1165</span>              : `endif // SCR1_CSR_REDUCED_CNT</span>
<span id="L1166"><span class="lineNum">    1166</span>              : </span>
<span id="L1167"><span class="lineNum">    1167</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L1168"><span class="lineNum">    1168</span>              : </span>
<span id="L1169"><span class="lineNum">    1169</span>              : endmodule : scr1_pipe_csr</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
