set_max_delay 4.0 -from core_clock -rise_from [get_ports clk2] -fall_through pin1 -reset_path
