# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../test_ODIN.srcs/sources_1/ip/neuron_mem_0/sim/neuron_mem_0.v" \
"../../../../test_ODIN.srcs/sources_1/ip/synapse_mem_0/sim/synapse_mem_0.v" \
"../../../../test_ODIN.srcs/sources_1/ip/AER_mem_gen_0/sim/AER_mem_gen_0.v" \
"../../../../test_ODIN.srcs/sources_1/ip/SPI_mem_gen_0/sim/SPI_mem_gen_0.v" \
"../../../../../src/ODIN.v" \
"../../../../../src/aer_out.v" \
"../../../../../src/controller.v" \
"../../../../../src/fifo.v" \
"../../../../../src/LIF_neuron_blocks/lif_calcium.v" \
"../../../../../src/lif_neuron.v" \
"../../../../../src/LIF_neuron_blocks/lif_neuron_state.v" \
"../../../../../src/neuron_core.v" \
"../../../../../src/scheduler.v" \
"../../../../../src/sdsp_update.v" \
"../../../../../src/spi_slave.v" \
"../../../../../src/synaptic_core.v" \
"../../../../test_ODIN.srcs/sim_1/new/test_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
