<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIISelLowering.h - SI DAG Lowering Interface ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// SI DAG Lowering interface definition</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>SIMachineFunctionInfo;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>SIRegisterInfo;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">struct </span>ImageDimIntrinsicInfo;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;}</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html">   31</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html">AMDGPUTargetLowering</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">getRegisterTypeForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                    <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">getNumRegistersForCallingConv</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;                                         <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;                                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160; </div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">getVectorTypeBreakdownForCallingConv</a>(</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;IntermediateVT,</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordtype">unsigned</span> &amp;NumIntermediates, <a class="code" href="classllvm_1_1MVT.html">MVT</a> &amp;RegisterVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerKernArgParameterPtr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getImplicitArgPtr(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getLDSKernelId(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerKernargMemParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                   <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                   <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> loadImplicitKernelArgument(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                     <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                     <a class="code" href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">ImplicitParameter</a> Param) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerStackParameter(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1CCValAssign.html">CCValAssign</a> &amp;VA,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                              <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getPreloadedValue(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;MFI,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                            <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                            <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">AMDGPUFunctionArgInfo::PreloadedValue</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a> *MFI, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerImplicitZextParam(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                 <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerImage(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *<a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> WithChain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSBuffer(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Rsrc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                       <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CachePolicy, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerRawBufferAtomicIntrin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                     <span class="keywordtype">unsigned</span> NewOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerStructBufferAtomicIntrin(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                        <span class="keywordtype">unsigned</span> NewOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerWorkitemID(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> Dim,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;ArgDesc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> makeV_ILLEGAL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// The raw.tbuffer and struct.tbuffer intrinsics have two offset args: offset</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// (the offset that is included in bounds checking and swizzling, to be split</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// between the instruction&#39;s voffset and immoffset fields) and soffset (the</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  <span class="comment">// offset that is excluded from bounds checking and swizzling, to go in the</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// instruction&#39;s soffset field).  This function takes the first kind of</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// offset and figures out how to split it between voffset and immoffset.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  std::pair&lt;SDValue, SDValue&gt; splitBufferOffsets(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> widenLoad(<a class="code" href="classllvm_1_1LoadSDNode.html">LoadSDNode</a> *Ld, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFastUnsafeFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFastUnsafeFDIV64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFDIV_FAST(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFDIV16(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFDIV32(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFDIV64(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerTrig(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_CMP_SWAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBRCOND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> adjustLoadValueType(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops,</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                              <span class="keywordtype">bool</span> IsIntrinsic = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerIntrinsicLoad(<a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>, <span class="keywordtype">bool</span> IsFormat, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                             <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160; </div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// Call DAG.getMemIntrinsicNode for a load, but first widen a dwordx3 type to</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// dwordx4 if on SI.</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getMemIntrinsicNode(<span class="keywordtype">unsigned</span> Opcode, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="structllvm_1_1SDVTList.html">SDVTList</a> VTList,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                              <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                              <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> handleD16VData(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> VData, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                         <span class="keywordtype">bool</span> ImageStore = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Converts \p Op, which must be of floating point type, to the</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// floating point type \p VT, by either extending or truncating it.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getFPExtOrFPRound(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                            <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                            <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> convertArgType(</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val,</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1ISD_1_1InputArg.html">ISD::InputArg</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// Custom lowering for ISD::FP_ROUND for MVT::f16.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerFMINNUM_FMAXNUM(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerXMULO(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerXMUL_LOHI(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSegmentAperture(<span class="keywordtype">unsigned</span> AS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerADDRSPACECAST(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerVECTOR_SHUFFLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerSCALAR_TO_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerTRAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerTrapEndpgm(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerTrapHsaQueuePtr(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerTrapHsa(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> lowerDEBUGTRAP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *adjustWritemask(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *&amp;<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performUCharToFloatCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                     <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performSHLPtrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                               <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                               <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performMemSDNodeCombine(<a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> splitBinaryBitConstantOp(<a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                   <span class="keywordtype">unsigned</span> Opc, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>,</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *CRHS) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performAndCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performOrCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performXorCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performZeroExtendCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performSignExtendInRegCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performClassCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getCanonicalConstantFP(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFCanonicalizeCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFPMed3ImmCombine(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performIntMed3ImmCombine(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;SL,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op0, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op1, <span class="keywordtype">bool</span> <a class="code" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performMinMaxCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFMed3Combine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performCvtPkRTZCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performExtractVectorEltCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performInsertVectorEltCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160; </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> reassociateScalarOps(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="keywordtype">unsigned</span> getFusedOpcode(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N0, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *N1) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> tryFoldToMad64_32(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performAddCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performAddCarrySubCarryCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performSubCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFAddCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFSubCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performFMACombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performSetCCCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performCvtF32UByteNCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performClampCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> performRcpCombine(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">DAGCombinerInfo</a> &amp;DCI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160; </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">bool</span> isLegalFlatAddressingMode(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordtype">bool</span> isLegalMUBUFAddressingMode(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordtype">unsigned</span> isCFIntrinsic(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">  /// \returns True if fixup needs to be emitted for given global value \p GV,</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// false otherwise.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">shouldEmitFixup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// \returns True if GOT relocation needs to be emitted for given global value</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">  /// \p GV, false otherwise.</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">shouldEmitGOTReloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// \returns True if PC-relative relocation needs to be emitted for given</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// global value \p GV, false otherwise.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">shouldEmitPCReloc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// \returns true if this should use a literal constant for an LDS address,</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// and not emit a relocation for an LDS global.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ab870ac74feb45bb48a75027da41c0784">shouldUseLDSConstAddress</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// expanded into a set of cmp/select instructions.</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">shouldExpandVectorDynExt</a>(<span class="keywordtype">unsigned</span> EltSize, <span class="keywordtype">unsigned</span> NumElem,</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                       <span class="keywordtype">bool</span> IsDivergentIdx,</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">shouldExpandVectorDynExt</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160; </div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// Analyze a combined offset from an amdgcn_buffer_ intrinsic and store the</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// three offsets (voffset, soffset and instoffset) into the SDValue[3] array</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// pointed to by Offsets.</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordtype">void</span> setBufferOffsets(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> CombinedOffset, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;                        <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> *<a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a>, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(4)) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160; </div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// Handle 8 bit and 16 bit buffer loads</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> handleByteShortBufferLoads(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadVT, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;SDValue&gt;</a> Ops, <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// Handle 8 bit and 16 bit buffer stores</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> handleByteShortBufferStores(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VDataType,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                      <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Ops[],</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;                                      <a class="code" href="classllvm_1_1MemSDNode.html">MemSDNode</a> *<a class="code" href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">SITargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;tm, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI);</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">getSubtarget</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">isFPExtFoldable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Opcode, <a class="code" href="structllvm_1_1EVT.html">EVT</a> DestVT,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                       <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">isFPExtFoldable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1LLT.html">LLT</a> DestTy,</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                       <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160; </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> <span class="comment">/*Mask*/</span>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> <span class="comment">/*VT*/</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">getTgtMemIntrinsic</a>(<a class="code" href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">IntrinsicInfo</a> &amp;, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;,</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                          <span class="keywordtype">unsigned</span> IntrinsicID) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af1532056f665dd1b618196ceedf228f0">getAddrModeArguments</a>(<a class="code" href="classllvm_1_1IntrinsicInst.html">IntrinsicInst</a> * <span class="comment">/*I*/</span>,</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                            <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Value*&gt;</a> &amp;<span class="comment">/*Ops*/</span>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                            <a class="code" href="classllvm_1_1Type.html">Type</a> *&amp;<span class="comment">/*AccessTy*/</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">isLegalGlobalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac9c871c7f1222d14e8f90aca6f4c71f3">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> AS, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a21805127d5ae570ea5776ee098c951f1">allowsMisalignedMemoryAccessesImpl</a>(</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordtype">unsigned</span> Size, <span class="keywordtype">unsigned</span> AddrSpace, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="keywordtype">unsigned</span> *IsFast = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160; </div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="classllvm_1_1SITargetLowering.html#ac3e21a48df75e0f6a64f10e43e228510">  296</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac3e21a48df75e0f6a64f10e43e228510">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> AddrSpace, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      <span class="keywordtype">unsigned</span> *IsFast = <span class="keyword">nullptr</span>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="keywordflow">if</span> (IsFast)</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      *IsFast = 0;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a21805127d5ae570ea5776ee098c951f1">allowsMisalignedMemoryAccessesImpl</a>(Ty.<a class="code" href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">getSizeInBits</a>(), AddrSpace,</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                              Alignment, Flags, IsFast);</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  }</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160; </div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac3e21a48df75e0f6a64f10e43e228510">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AS, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordtype">unsigned</span> *IsFast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a0fd5c0c0db4305e6a8521a61dc631285">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8">isMemOpUniform</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">isMemOpHasNoClobberedMemOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160; </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa65cb92172e37cf2235553f5b44837fe">isNonGlobalAddrSpace</a>(<span class="keywordtype">unsigned</span> AS);</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16">isFreeAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160; </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                                        <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac66796ec8f3041472da1e74761e97988">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df">isTypeDesirableForOp</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a">supportSplitCSR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8">initializeSplitCSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1dfc6019f3ac9b3b50bfc020a60baf7c">insertCopiesSplitCSR</a>(</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry,</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198">LowerFormalArguments</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;                               <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92">CanLowerReturn</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb">LowerReturn</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">passSpecialInputs</a>(</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;unsigned, SDValue&gt;&gt; &amp;RegsToPass,</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;MemOpChains,</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">LowerCallResult</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;                          <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0">mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160; </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">isEligibleForTailCallOptimization</a>(</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Callee, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CalleeCC, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals,</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920">LowerCall</a>(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a456fcb89b48ee2f1d6f44ca64310d4a1">lowerDYNAMIC_STACKALLOCImpl</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#abcceb75e0f115b68f1a484fd93b19f07">LowerDYNAMIC_STACKALLOC</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">splitKillBlock</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">bundleInstWithWaitcnt</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">emitGWSMemViolTestLoop</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a3351174d8f44da549abacae724707fb8">hasAtomicFaddRtnForTy</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">enableAggressiveFMAFusion</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;, <a class="code" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a6bfe22b4759b0885b1cdf3c960cc1661">getPreferredShiftAmountTy</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160; </div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a107b140628d17693305f07c5a1590a14">isFMADLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a107b140628d17693305f07c5a1590a14">isFMADLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">splitUnaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">splitBinaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">splitTernaryVectorOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;                          <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">PostISelFolding</a>(<a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a38d3fae3bf6355c005340eefa538ee6b">AddIMGInit</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">AdjustInstrPostInstrSelection</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;                                     <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160; </div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">legalizeTargetIndependentNode</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classNode.html">Node</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">wrapAddr64Rsrc</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;                                <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <a class="code" href="classllvm_1_1MachineSDNode.html">MachineSDNode</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">buildRSRC</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a>,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;                           <a class="code" href="classuint32__t.html">uint32_t</a> RsrcDword1, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> RsrcDword2And3) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">getConstraintType</a>(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0609785dfe5141f82919e0827985556f">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                    std::string &amp;Constraint,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a644fa26910cef31c3ddeafef2ade8d12">getAsmOperandConstVal</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> &amp;Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac287e01d39e8cbdee7ee5a01723062c7">checkAsmConstraintVal</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                             <span class="keyword">const</span> std::string &amp;Constraint,</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a86114eca650ef66fed00037558e4b33a">checkAsmConstraintValA</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                              <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Val,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                              <span class="keywordtype">unsigned</span> MaxSize = 64) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">copyToM0</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160; </div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">finalizeLowering</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a59eb700f7620c6a3ebbdc281bc00d3bd">computeKnownBitsForFrameIndex</a>(<span class="keywordtype">int</span> FrameIdx,</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                     <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ac680fd9aee1de89385f2ac2d1878ed9b">computeKnownBitsForTargetInstr</a>(<a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;Analysis, <a class="code" href="classllvm_1_1Register.html">Register</a> R,</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                      <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                                      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160; </div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="classllvm_1_1SITargetLowering.html#af77a6b87eef9b3173d765b97ceb6c5fb">computeKnownAlignForTargetInstr</a>(<a class="code" href="classllvm_1_1GISelKnownBits.html">GISelKnownBits</a> &amp;Analysis, <a class="code" href="classllvm_1_1Register.html">Register</a> R,</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">isSDNodeSourceOfDivergence</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> *FLI, <a class="code" href="classllvm_1_1LegacyDivergenceAnalysis.html">LegacyDivergenceAnalysis</a> *<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">DA</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a8f7c0e181f6da8ad09295aaaa2445880">hasMemSDNodeUser</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a45cd7009ba8bafa53767589f88b53994">isReassocProfitable</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0,</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;                       <span class="keywordtype">unsigned</span> <a class="code" href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a> = 5) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">isCanonicalized</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                       <span class="keywordtype">unsigned</span> <a class="code" href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a> = 5) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">denormalsEnabledForType</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a0e8adf21ba4a3e746edcd3b9cf9c5d14">checkForPhysRegDependency</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a>, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="classllvm_1_1User.html">User</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <span class="keywordtype">unsigned</span> &amp;PhysReg,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                 <span class="keywordtype">int</span> &amp;Cost) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">isKnownNeverNaNForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                    <span class="keywordtype">bool</span> SNaN = <span class="keyword">false</span>,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a6027e99a9e19921f271d143258be3545">shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a10a3e6ffe8bc2c524dfc9e4bdd5f230f">shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">AtomicExpansionKind</a></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a9e745a45e9d5aa38916ad1fabf333403">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#ab4fd10263a383f485f869614143490be">emitExpandAtomicRMW</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">getRegClassFor</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT,</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                                            <span class="keywordtype">bool</span> isDivergent) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">requiresUniformRegister</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1Value.html">Value</a> *V) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <a class="code" href="structllvm_1_1Align.html">Align</a> <a class="code" href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">getPrefLoopAlignment</a>(<a class="code" href="classllvm_1_1MachineLoop.html">MachineLoop</a> *ML) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">allocateHSAUserSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;                            <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">allocateSystemSGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                           <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                           <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>,</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                           <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;                           <span class="keywordtype">bool</span> IsShader) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">allocateSpecialEntryInputVGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                      <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">allocateSpecialInputSGPRs</a>(</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">allocateSpecialInputVGPRs</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                 <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                 <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SITargetLowering.html#a7e8edb844e6cf1666a202039e9a21d01">allocateSpecialInputVGPRsFixed</a>(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;                                      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                                      <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a> &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160; </div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  <a class="code" href="classllvm_1_1SITargetLowering.html#a5610b8812961eac7e5b5a136df404a85">getTargetMMOFlags</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;};</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html_a0e789059bf7f286b7f6bc75b43aac98b"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html#a0e789059bf7f286b7f6bc75b43aac98b">llvm::AMDGPUFunctionArgInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00098">AMDGPUArgumentUsageInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a1271e8babb762355bcb15d461f8f6a1c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1271e8babb762355bcb15d461f8f6a1c">llvm::SITargetLowering::bundleInstWithWaitcnt</a></div><div class="ttdeci">void bundleInstWithWaitcnt(MachineInstr &amp;MI) const</div><div class="ttdoc">Insert MI into a BUNDLE with an S_WAITCNT 0 immediately following it.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03572">SIISelLowering.cpp:3572</a></div></div>
<div class="ttc" id="aNVPTXISelLowering_8cpp_html_ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246"><div class="ttname"><a href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a></div><div class="ttdeci">@ Signed</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8cpp_source.html#l04884">NVPTXISelLowering.cpp:4884</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdeci">@ Def</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="alib_2Target_2X86_2README_8txt_html_ac88fe1d3a61b056a4f64fbbb156a62ff"><div class="ttname"><a href="lib_2Target_2X86_2README_8txt.html#ac88fe1d3a61b056a4f64fbbb156a62ff">M</a></div><div class="ttdeci">We currently emits eax Perhaps this is what we really should generate is Is imull three or four cycles eax eax The current instruction priority is based on pattern complexity The former is more complex because it folds a load so the latter will not be emitted Perhaps we should use AddedComplexity to give LEA32r a higher priority We should always try to match LEA first since the LEA matching code does some estimate to determine whether the match is profitable if we care more about code then imull is better It s two bytes shorter than movl leal On a Pentium M</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2X86_2README_8txt_source.html#l00252">README.txt:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html">llvm::AMDGPUTargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00027">AMDGPUISelLowering.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aa65cb92172e37cf2235553f5b44837fe"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa65cb92172e37cf2235553f5b44837fe">llvm::SITargetLowering::isNonGlobalAddrSpace</a></div><div class="ttdeci">static bool isNonGlobalAddrSpace(unsigned AS)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01606">SIISelLowering.cpp:1606</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9ff4217411d6a24d497a1a0d504a86c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9ff4217411d6a24d497a1a0d504a86c8">llvm::SITargetLowering::getRegisterTypeForCallingConv</a></div><div class="ttdeci">MVT getRegisterTypeForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain combinations of ABIs, Targets and features require that types are legal for some operations a...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00843">SIISelLowering.cpp:843</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00168">CallingConvLower.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1GISelKnownBits_html"><div class="ttname"><a href="classllvm_1_1GISelKnownBits.html">llvm::GISelKnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="GISelKnownBits_8h_source.html#l00029">GISelKnownBits.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_af865c2eb29210cd8301b25be349dd6a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af865c2eb29210cd8301b25be349dd6a5">llvm::SITargetLowering::allocateSystemSGPRs</a></div><div class="ttdeci">void allocateSystemSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, SIMachineFunctionInfo &amp;Info, CallingConv::ID CallConv, bool IsShader) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02179">SIISelLowering.cpp:2179</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00023">AMDGPUArgumentUsageInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a644fa26910cef31c3ddeafef2ade8d12"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a644fa26910cef31c3ddeafef2ade8d12">llvm::SITargetLowering::getAsmOperandConstVal</a></div><div class="ttdeci">bool getAsmOperandConstVal(SDValue Op, uint64_t &amp;Val) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12430">SIISelLowering.cpp:12430</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ab4fd10263a383f485f869614143490be"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab4fd10263a383f485f869614143490be">llvm::SITargetLowering::emitExpandAtomicRMW</a></div><div class="ttdeci">void emitExpandAtomicRMW(AtomicRMWInst *AI) const override</div><div class="ttdoc">Perform a atomicrmw expansion using a target-specific way.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13213">SIISelLowering.cpp:13213</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ac3e21a48df75e0f6a64f10e43e228510"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac3e21a48df75e0f6a64f10e43e228510">llvm::SITargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(LLT Ty, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *IsFast=nullptr) const override</div><div class="ttdoc">LLT handling variant.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00296">SIISelLowering.h:296</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a2296245711471dfe7656193f56799c00"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a2296245711471dfe7656193f56799c00">llvm::SITargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01630">SIISelLowering.cpp:1630</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSDNode_html"><div class="ttname"><a href="classllvm_1_1MachineSDNode.html">llvm::MachineSDNode</a></div><div class="ttdoc">An SDNode that represents everything that will be needed to construct a MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02901">SelectionDAGNodes.h:2901</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00047">AMDGPUInstrInfo.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0e8adf21ba4a3e746edcd3b9cf9c5d14"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0e8adf21ba4a3e746edcd3b9cf9c5d14">llvm::SITargetLowering::checkForPhysRegDependency</a></div><div class="ttdeci">bool checkForPhysRegDependency(SDNode *Def, SDNode *User, unsigned Op, const TargetRegisterInfo *TRI, const TargetInstrInfo *TII, unsigned &amp;PhysReg, int &amp;Cost) const override</div><div class="ttdoc">Allows the target to handle physreg-carried dependency in target-specific way.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13188">SIISelLowering.cpp:13188</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0a25ae4ea692ba36dd37aa3e6db06245"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0a25ae4ea692ba36dd37aa3e6db06245">llvm::SITargetLowering::LowerCallResult</a></div><div class="ttdeci">SDValue LowerCallResult(SDValue Chain, SDValue InFlag, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, bool isThisReturn, SDValue ThisVal) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02750">SIISelLowering.cpp:2750</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadSDNode_html"><div class="ttname"><a href="classllvm_1_1LoadSDNode.html">llvm::LoadSDNode</a></div><div class="ttdoc">This class is used to represent ISD::LOAD nodes.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02348">SelectionDAGNodes.h:2348</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aa5ee374b5dd8bd37ca7876c4bfb24bbf"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa5ee374b5dd8bd37ca7876c4bfb24bbf">llvm::SITargetLowering::finalizeLowering</a></div><div class="ttdeci">void finalizeLowering(MachineFunction &amp;MF) const override</div><div class="ttdoc">Execute target specific actions to finalize target lowering.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12562">SIISelLowering.cpp:12562</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a4678f677f6c3bd2a4c2d4b64549017d0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4678f677f6c3bd2a4c2d4b64549017d0">llvm::SITargetLowering::allocateHSAUserSGPRs</a></div><div class="ttdeci">void allocateHSAUserSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02116">SIISelLowering.cpp:2116</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a107b140628d17693305f07c5a1590a14"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a107b140628d17693305f07c5a1590a14">llvm::SITargetLowering::isFMADLegal</a></div><div class="ttdeci">bool isFMADLegal(const SelectionDAG &amp;DAG, const SDNode *N) const override</div><div class="ttdoc">Returns true if be combined with to form an ISD::FMAD.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04603">SIISelLowering.cpp:4603</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0009b65fffe67f99ae742be1f7aaa6fa"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0009b65fffe67f99ae742be1f7aaa6fa">llvm::SITargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l06062">SIISelLowering.cpp:6062</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a88e01d7fa3f418c441946a2200eb12c0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a88e01d7fa3f418c441946a2200eb12c0">llvm::SITargetLowering::shouldEmitFixup</a></div><div class="ttdeci">bool shouldEmitFixup(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05199">SIISelLowering.cpp:5199</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a09d003869fdbb4295da2fe546c17a9ab"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a09d003869fdbb4295da2fe546c17a9ab">llvm::SITargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04545">SIISelLowering.cpp:4545</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a5f39e10469c6e4a18135aed5e76cddf5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5f39e10469c6e4a18135aed5e76cddf5">llvm::SITargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12264">SIISelLowering.cpp:12264</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a4ce28f633cfe7a89369965cd9792e8fb"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4ce28f633cfe7a89369965cd9792e8fb">llvm::SITargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02656">SIISelLowering.cpp:2656</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemSDNode_html"><div class="ttname"><a href="classllvm_1_1MemSDNode.html">llvm::MemSDNode</a></div><div class="ttdoc">This is an abstract virtual class for memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01275">SelectionDAGNodes.h:1275</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a1dfc6019f3ac9b3b50bfc020a60baf7c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1dfc6019f3ac9b3b50bfc020a60baf7c">llvm::SITargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock * &gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02362">SIISelLowering.cpp:2362</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ae2b19bc21d3201e045841292463888ba"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae2b19bc21d3201e045841292463888ba">llvm::SITargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;, const CallInst &amp;, MachineFunction &amp;MF, unsigned IntrinsicID) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00981">SIISelLowering.cpp:981</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a5610b8812961eac7e5b5a136df404a85"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5610b8812961eac7e5b5a136df404a85">llvm::SITargetLowering::getTargetMMOFlags</a></div><div class="ttdeci">MachineMemOperand::Flags getTargetMMOFlags(const Instruction &amp;I) const override</div><div class="ttdoc">This callback is used to inspect load/store instructions and add target-specific MachineMemOperand fl...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13181">SIISelLowering.cpp:13181</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a6027e99a9e19921f271d143258be3545"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6027e99a9e19921f271d143258be3545">llvm::SITargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13042">SIISelLowering.cpp:13042</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_acaca0c9ffff0d1cba0462a1daccf5f12"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acaca0c9ffff0d1cba0462a1daccf5f12">llvm::SITargetLowering::SITargetLowering</a></div><div class="ttdeci">SITargetLowering(const TargetMachine &amp;tm, const GCNSubtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00078">SIISelLowering.cpp:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a203e9048ad3087cf61713d0d307a246c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a203e9048ad3087cf61713d0d307a246c">llvm::SITargetLowering::legalizeTargetIndependentNode</a></div><div class="ttdeci">SDNode * legalizeTargetIndependentNode(SDNode *Node, SelectionDAG &amp;DAG) const</div><div class="ttdoc">Legalize target independent instructions (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l11917">SIISelLowering.cpp:11917</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a45cd7009ba8bafa53767589f88b53994"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a45cd7009ba8bafa53767589f88b53994">llvm::SITargetLowering::isReassocProfitable</a></div><div class="ttdeci">bool isReassocProfitable(SelectionDAG &amp;DAG, SDValue N0, SDValue N1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13167">SIISelLowering.cpp:13167</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a00eceab7a08d0acc74a729ebd9660475"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a00eceab7a08d0acc74a729ebd9660475">llvm::SITargetLowering::PostISelFolding</a></div><div class="ttdeci">SDNode * PostISelFolding(MachineSDNode *N, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Fold the instructions after selecting them.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l11962">SIISelLowering.cpp:11962</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a24ad06f18143b455e48074549d2e7e3e"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a24ad06f18143b455e48074549d2e7e3e">llvm::SITargetLowering::getSubtarget</a></div><div class="ttdeci">const GCNSubtarget * getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00805">SIISelLowering.cpp:805</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a3351174d8f44da549abacae724707fb8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3351174d8f44da549abacae724707fb8">llvm::SITargetLowering::hasAtomicFaddRtnForTy</a></div><div class="ttdeci">bool hasAtomicFaddRtnForTy(SDValue &amp;Op) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04485">SIISelLowering.cpp:4485</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00098">TargetInstrInfo.h:98</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCValAssign_html"><div class="ttname"><a href="classllvm_1_1CCValAssign.html">llvm::CCValAssign</a></div><div class="ttdoc">CCValAssign - Represent assignment of one arg/retval to a location.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00031">CallingConvLower.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a1cecbf06f780c6264fc01c069fb04551"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1cecbf06f780c6264fc01c069fb04551">llvm::SITargetLowering::denormalsEnabledForType</a></div><div class="ttdeci">bool denormalsEnabledForType(const SelectionDAG &amp;DAG, EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12850">SIISelLowering.cpp:12850</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0609785dfe5141f82919e0827985556f"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0609785dfe5141f82919e0827985556f">llvm::SITargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12414">SIISelLowering.cpp:12414</a></div></div>
<div class="ttc" id="aclassllvm_1_1User_html"><div class="ttname"><a href="classllvm_1_1User.html">llvm::User</a></div><div class="ttdef"><b>Definition:</b> <a href="User_8h_source.html#l00044">User.h:44</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02664">AMDGPUBaseInfo.cpp:2664</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A, *B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00086">README_ALTIVEC.txt:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a503e72a2d289df6f71b2ccdc58a18907"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a503e72a2d289df6f71b2ccdc58a18907">llvm::SITargetLowering::getRegClassFor</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassFor(MVT VT, bool isDivergent) const override</div><div class="ttdoc">Return the register class that should be used for the specified value type.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13063">SIISelLowering.cpp:13063</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a340ad7483a3a62499003a7042f47dd24"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a340ad7483a3a62499003a7042f47dd24">llvm::SITargetLowering::splitUnaryVectorOp</a></div><div class="ttdeci">SDValue splitUnaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04625">SIISelLowering.cpp:4625</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a7018aef3d39b22065d3e8bfb48bc7d92"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a7018aef3d39b22065d3e8bfb48bc7d92">llvm::SITargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02639">SIISelLowering.cpp:2639</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1DAGCombinerInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1DAGCombinerInfo.html">llvm::TargetLowering::DAGCombinerInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03933">TargetLowering.h:3933</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a82e453c9e7f441c185009164f0136fa8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a82e453c9e7f441c185009164f0136fa8">llvm::SITargetLowering::emitGWSMemViolTestLoop</a></div><div class="ttdeci">MachineBasicBlock * emitGWSMemViolTestLoop(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03586">SIISelLowering.cpp:3586</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9fb0978a667242babb4778cdf091945c"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9fb0978a667242babb4778cdf091945c">llvm::SITargetLowering::AdjustInstrPostInstrSelection</a></div><div class="ttdeci">void AdjustInstrPostInstrSelection(MachineInstr &amp;MI, SDNode *Node) const override</div><div class="ttdoc">Assign the register class depending on the number of bits set in the writemask.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12127">SIISelLowering.cpp:12127</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a697cb1debe6ad1be7e59990072185844"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a697cb1debe6ad1be7e59990072185844">llvm::SITargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Return the register ID of the name passed in.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03471">SIISelLowering.cpp:3471</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a10799c8833054017c6ab052c8b9c1aa2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a10799c8833054017c6ab052c8b9c1aa2">llvm::SITargetLowering::requiresUniformRegister</a></div><div class="ttdeci">bool requiresUniformRegister(MachineFunction &amp;MF, const Value *V) const override</div><div class="ttdoc">Allows target to decide about the register class of the specific value that is live outside the defin...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13129">SIISelLowering.cpp:13129</a></div></div>
<div class="ttc" id="aHexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00125">HexagonCopyToCombine.cpp:125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a59eb700f7620c6a3ebbdc281bc00d3bd"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a59eb700f7620c6a3ebbdc281bc00d3bd">llvm::SITargetLowering::computeKnownBitsForFrameIndex</a></div><div class="ttdeci">void computeKnownBitsForFrameIndex(int FrameIdx, KnownBits &amp;Known, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Determine which of the bits of FrameIndex FIOp are known to be 0.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12617">SIISelLowering.cpp:12617</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ac287e01d39e8cbdee7ee5a01723062c7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac287e01d39e8cbdee7ee5a01723062c7">llvm::SITargetLowering::checkAsmConstraintVal</a></div><div class="ttdeci">bool checkAsmConstraintVal(SDValue Op, const std::string &amp;Constraint, uint64_t Val) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12464">SIISelLowering.cpp:12464</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="aAMDGPUISelLowering_8h_html"><div class="ttname"><a href="AMDGPUISelLowering_8h.html">AMDGPUISelLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9330a86a613cf892ee5c7f515713f200"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9330a86a613cf892ee5c7f515713f200">llvm::SITargetLowering::isEligibleForTailCallOptimization</a></div><div class="ttdeci">bool isEligibleForTailCallOptimization(SDValue Callee, CallingConv::ID CalleeCC, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03017">SIISelLowering.cpp:3017</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a59cbd71d104e6dd12907e781dfe51b33"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a59cbd71d104e6dd12907e781dfe51b33">llvm::SITargetLowering::isLegalGlobalAddressingMode</a></div><div class="ttdeci">bool isLegalGlobalAddressingMode(const AddrMode &amp;AM) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01248">SIISelLowering.cpp:1248</a></div></div>
<div class="ttc" id="aclassllvm_1_1LegacyDivergenceAnalysis_html"><div class="ttname"><a href="classllvm_1_1LegacyDivergenceAnalysis.html">llvm::LegacyDivergenceAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="LegacyDivergenceAnalysis_8h_source.html#l00074">LegacyDivergenceAnalysis.h:74</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ac680fd9aee1de89385f2ac2d1878ed9b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac680fd9aee1de89385f2ac2d1878ed9b">llvm::SITargetLowering::computeKnownBitsForTargetInstr</a></div><div class="ttdeci">void computeKnownBitsForTargetInstr(GISelKnownBits &amp;Analysis, Register R, KnownBits &amp;Known, const APInt &amp;DemandedElts, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12634">SIISelLowering.cpp:12634</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a456fcb89b48ee2f1d6f44ca64310d4a1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a456fcb89b48ee2f1d6f44ca64310d4a1">llvm::SITargetLowering::lowerDYNAMIC_STACKALLOCImpl</a></div><div class="ttdeci">SDValue lowerDYNAMIC_STACKALLOCImpl(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03410">SIISelLowering.cpp:3410</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a21805127d5ae570ea5776ee098c951f1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a21805127d5ae570ea5776ee098c951f1">llvm::SITargetLowering::allowsMisalignedMemoryAccessesImpl</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccessesImpl(unsigned Size, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *IsFast=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01401">SIISelLowering.cpp:1401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a956ffd0de93798f523683b447646dd92"><div class="ttname"><a href="classllvm_1_1LLT.html#a956ffd0de93798f523683b447646dd92">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">constexpr TypeSize getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types.</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00159">LowLevelTypeImpl.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a7e8edb844e6cf1666a202039e9a21d01"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a7e8edb844e6cf1666a202039e9a21d01">llvm::SITargetLowering::allocateSpecialInputVGPRsFixed</a></div><div class="ttdeci">void allocateSpecialInputVGPRsFixed(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdoc">Allocate implicit function VGPR arguments in fixed registers.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02063">SIISelLowering.cpp:2063</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_af1532056f665dd1b618196ceedf228f0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af1532056f665dd1b618196ceedf228f0">llvm::SITargetLowering::getAddrModeArguments</a></div><div class="ttdeci">bool getAddrModeArguments(IntrinsicInst *, SmallVectorImpl&lt; Value * &gt; &amp;, Type *&amp;) const override</div><div class="ttdoc">CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the add...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01205">SIISelLowering.cpp:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a19163d10ff2d0dcede586ea892c7c920"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a19163d10ff2d0dcede586ea892c7c920">llvm::SITargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03104">SIISelLowering.cpp:3104</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46a4babe0d4b2a36f887f48dfeb4b4a7cc6">llvm::AArch64PACKey::DA</a></div><div class="ttdeci">@ DA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00793">AArch64BaseInfo.h:793</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a01001268634e40bee4795018346e91b4"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a01001268634e40bee4795018346e91b4">llvm::SITargetLowering::splitTernaryVectorOp</a></div><div class="ttdeci">SDValue splitTernaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04669">SIISelLowering.cpp:4669</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ad89bcbe8a00a57884989de6adbc13ed8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ad89bcbe8a00a57884989de6adbc13ed8">llvm::SITargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02358">SIISelLowering.cpp:2358</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aa8ee36cbd5d910c4f4a1d899a109baf6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa8ee36cbd5d910c4f4a1d899a109baf6">llvm::SITargetLowering::getNumRegistersForCallingConv</a></div><div class="ttdeci">unsigned getNumRegistersForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</div><div class="ttdoc">Certain targets require unusual breakdowns of certain types.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00872">SIISelLowering.cpp:872</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a18e930a4e536fe7e799347150a853b4a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a18e930a4e536fe7e799347150a853b4a">llvm::SITargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;, EVT) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04518">SIISelLowering.cpp:4518</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0d1b20e0ebb696707b4a0d8e0a0aefae"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0d1b20e0ebb696707b4a0d8e0a0aefae">llvm::SITargetLowering::isSDNodeSourceOfDivergence</a></div><div class="ttdeci">bool isSDNodeSourceOfDivergence(const SDNode *N, FunctionLoweringInfo *FLI, LegacyDivergenceAnalysis *DA) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12785">SIISelLowering.cpp:12785</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ac9c871c7f1222d14e8f90aca6f4c71f3"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac9c871c7f1222d14e8f90aca6f4c71f3">llvm::SITargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AS, EVT MemVT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01388">SIISelLowering.cpp:1388</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a8f7c0e181f6da8ad09295aaaa2445880"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a8f7c0e181f6da8ad09295aaaa2445880">llvm::SITargetLowering::hasMemSDNodeUser</a></div><div class="ttdeci">bool hasMemSDNodeUser(SDNode *N) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13156">SIISelLowering.cpp:13156</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a934e0e0b94737441bea75fc4babf0021"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a934e0e0b94737441bea75fc4babf0021">llvm::SITargetLowering::isMemOpHasNoClobberedMemOperand</a></div><div class="ttdeci">bool isMemOpHasNoClobberedMemOperand(const SDNode *N) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01601">SIISelLowering.cpp:1601</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a00c85693fe30c4ddff7e08b2d84ca7df"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a00c85693fe30c4ddff7e08b2d84ca7df">llvm::SITargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">bool isTypeDesirableForOp(unsigned Op, EVT VT) const override</div><div class="ttdoc">Return true if the target has native support for the specified value type and it is 'desirable' to us...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01652">SIISelLowering.cpp:1652</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a8b55d1aa92c4d9f17904aa2c9d7c79a3"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a8b55d1aa92c4d9f17904aa2c9d7c79a3">llvm::SITargetLowering::splitKillBlock</a></div><div class="ttdeci">MachineBasicBlock * splitKillBlock(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03520">SIISelLowering.cpp:3520</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a27bb49c3656188aff4e75ebc6d4147d5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a27bb49c3656188aff4e75ebc6d4147d5">llvm::SITargetLowering::shouldEmitGOTReloc</a></div><div class="ttdeci">bool shouldEmitGOTReloc(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05206">SIISelLowering.cpp:5206</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="astructllvm_1_1ISD_1_1InputArg_html"><div class="ttname"><a href="structllvm_1_1ISD_1_1InputArg.html">llvm::ISD::InputArg</a></div><div class="ttdoc">InputArg - This struct carries flags and type information about a single incoming (formal) argument o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetCallingConv_8h_source.html#l00195">TargetCallingConv.h:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ab870ac74feb45bb48a75027da41c0784"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab870ac74feb45bb48a75027da41c0784">llvm::SITargetLowering::shouldUseLDSConstAddress</a></div><div class="ttdeci">bool shouldUseLDSConstAddress(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05219">SIISelLowering.cpp:5219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aa387b847af356ba9f53e3bb1384874a2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa387b847af356ba9f53e3bb1384874a2">llvm::SITargetLowering::allocateSpecialInputVGPRs</a></div><div class="ttdeci">void allocateSpecialInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdoc">Allocate implicit function VGPR arguments at the end of allocated user arguments.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02042">SIISelLowering.cpp:2042</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_af37fa82c85e811c7ed496ebcbacf99c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af37fa82c85e811c7ed496ebcbacf99c8">llvm::SITargetLowering::getVectorTypeBreakdownForCallingConv</a></div><div class="ttdeci">unsigned getVectorTypeBreakdownForCallingConv(LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</div><div class="ttdoc">Certain targets such as MIPS require that some types such as vectors are always broken down into scal...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00898">SIISelLowering.cpp:898</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="aTargetLibraryInfo_8cpp_html_aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053"><div class="ttname"><a href="TargetLibraryInfo_8cpp.html#aca185e6d0e9f423dbb24440206454872a11dbf501abf829b3ab7049c2d3a8a053">Ptr</a></div><div class="ttdeci">@ Ptr</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8cpp_source.html#l00062">TargetLibraryInfo.cpp:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ae04fb59c8161149d4ccf19b9d5ea0c7f"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae04fb59c8161149d4ccf19b9d5ea0c7f">llvm::SITargetLowering::copyToM0</a></div><div class="ttdeci">SDValue copyToM0(SelectionDAG &amp;DAG, SDValue Chain, const SDLoc &amp;DL, SDValue V) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l06177">SIISelLowering.cpp:6177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a697277613cca131c099969ca5d421041"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a697277613cca131c099969ca5d421041">llvm::SITargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05037">SIISelLowering.cpp:5037</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9e745a45e9d5aa38916ad1fabf333403"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9e745a45e9d5aa38916ad1fabf333403">llvm::SITargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13056">SIISelLowering.cpp:13056</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_af77a6b87eef9b3173d765b97ceb6c5fb"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#af77a6b87eef9b3173d765b97ceb6c5fb">llvm::SITargetLowering::computeKnownAlignForTargetInstr</a></div><div class="ttdeci">Align computeKnownAlignForTargetInstr(GISelKnownBits &amp;Analysis, Register R, const MachineRegisterInfo &amp;MRI, unsigned Depth=0) const override</div><div class="ttdoc">Determine the known alignment for the pointer value R.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12677">SIISelLowering.cpp:12677</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a1f4f77bf289589785c34e8eebc274dd6"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a1f4f77bf289589785c34e8eebc274dd6">llvm::SITargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04510">SIISelLowering.cpp:4510</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a874edeab85418837bb65d4d2ec4c5d0b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a874edeab85418837bb65d4d2ec4c5d0b">llvm::SITargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12913">SIISelLowering.cpp:12913</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a6bfe22b4759b0885b1cdf3c960cc1661"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6bfe22b4759b0885b1cdf3c960cc1661">llvm::SITargetLowering::getPreferredShiftAmountTy</a></div><div class="ttdeci">LLT getPreferredShiftAmountTy(LLT Ty) const override</div><div class="ttdoc">Return the preferred type to use for a shift opcode, given the shifted amount type is ShiftValueTy.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04524">SIISelLowering.cpp:4524</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_abc385634c5cb053216d49b31696b2e6a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#abc385634c5cb053216d49b31696b2e6a">llvm::SITargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02353">SIISelLowering.cpp:2353</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00156">ItaniumDemangle.h:156</a></div></div>
<div class="ttc" id="astructllvm_1_1SDVTList_html"><div class="ttname"><a href="structllvm_1_1SDVTList.html">llvm::SDVTList</a></div><div class="ttdoc">This represents a list of ValueType's that has been intern'd by a SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00079">SelectionDAGNodes.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9930ac25c4e4a7ff566e6301bade01e7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9930ac25c4e4a7ff566e6301bade01e7">llvm::SITargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l11616">SIISelLowering.cpp:11616</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9cda63f2c6c5963fb7d30f17c31449b2"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9cda63f2c6c5963fb7d30f17c31449b2">llvm::SITargetLowering::isKnownNeverNaNForTargetNode</a></div><div class="ttdeci">bool isKnownNeverNaNForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, bool SNaN=false, unsigned Depth=0) const override</div><div class="ttdoc">If SNaN is false,.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12876">SIISelLowering.cpp:12876</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aInstCombineMulDivRem_8cpp_html_a26e11e9c1ef55164b429eb9dc019f213"><div class="ttname"><a href="InstCombineMulDivRem_8cpp.html#a26e11e9c1ef55164b429eb9dc019f213">MaxDepth</a></div><div class="ttdeci">static const unsigned MaxDepth</div><div class="ttdef"><b>Definition:</b> <a href="InstCombineMulDivRem_8cpp_source.html#l01118">InstCombineMulDivRem.cpp:1118</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_add01b669c3b94782f5e3a2babaa12f50"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#add01b669c3b94782f5e3a2babaa12f50">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs</a></div><div class="ttdeci">void allocateSpecialEntryInputVGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01921">SIISelLowering.cpp:1921</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aa8e96ae270760edd815a40b2125fe6e8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aa8e96ae270760edd815a40b2125fe6e8">llvm::SITargetLowering::buildRSRC</a></div><div class="ttdeci">MachineSDNode * buildRSRC(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr, uint32_t RsrcDword1, uint64_t RsrcDword2And3) const</div><div class="ttdoc">Return a resource descriptor with the 'Add TID' bit enabled The TID (Thread ID) is multiplied by the ...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12229">SIISelLowering.cpp:12229</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aae668edf01c895691c170a07a7a15a6b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aae668edf01c895691c170a07a7a15a6b">llvm::SITargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04700">SIISelLowering.cpp:4700</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLoweringBase_1_1IntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1IntrinsicInfo.html">llvm::TargetLoweringBase::IntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l01051">TargetLowering.h:1051</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a6efe4a90557fd6f23f2dd8e91b5523c8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6efe4a90557fd6f23f2dd8e91b5523c8">llvm::SITargetLowering::isMemOpUniform</a></div><div class="ttdeci">bool isMemOpUniform(const SDNode *N) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01623">SIISelLowering.cpp:1623</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a085fd28c023f589357d388359f526de7"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a085fd28c023f589357d388359f526de7">llvm::SITargetLowering::wrapAddr64Rsrc</a></div><div class="ttdeci">MachineSDNode * wrapAddr64Rsrc(SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Ptr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12194">SIISelLowering.cpp:12194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a5b2c69041e8c83952d7cdd75cf7a36e8"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5b2c69041e8c83952d7cdd75cf7a36e8">llvm::SITargetLowering::getPrefLoopAlignment</a></div><div class="ttdeci">Align getPrefLoopAlignment(MachineLoop *ML) const override</div><div class="ttdoc">Return the preferred loop alignment.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12698">SIISelLowering.cpp:12698</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a5a494b64d5fe298962bb42fc2ac098f0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a5a494b64d5fe298962bb42fc2ac098f0">llvm::SITargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01637">SIISelLowering.cpp:1637</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00031">SIISelLowering.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9f70fef2f29624d157355066a70fccb0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9f70fef2f29624d157355066a70fccb0">llvm::SITargetLowering::isFPExtFoldable</a></div><div class="ttdeci">bool isFPExtFoldable(const SelectionDAG &amp;DAG, unsigned Opcode, EVT DestVT, EVT SrcVT) const override</div><div class="ttdoc">Return true if an fpext operation input to an Opcode operation is free (for instance,...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00817">SIISelLowering.cpp:817</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00206">TargetLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1IntrinsicInst_html"><div class="ttname"><a href="classllvm_1_1IntrinsicInst.html">llvm::IntrinsicInst</a></div><div class="ttdoc">A wrapper class for inspecting calls to intrinsic functions.</div><div class="ttdef"><b>Definition:</b> <a href="IntrinsicInst_8h_source.html#l00047">IntrinsicInst.h:47</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_abcceb75e0f115b68f1a484fd93b19f07"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#abcceb75e0f115b68f1a484fd93b19f07">llvm::SITargetLowering::LowerDYNAMIC_STACKALLOC</a></div><div class="ttdeci">SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03457">SIISelLowering.cpp:3457</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a718142064cb4d438b13c1519972b16a3"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a718142064cb4d438b13c1519972b16a3">llvm::SITargetLowering::passSpecialInputs</a></div><div class="ttdeci">void passSpecialInputs(CallLoweringInfo &amp;CLI, CCState &amp;CCInfo, const SIMachineFunctionInfo &amp;Info, SmallVectorImpl&lt; std::pair&lt; unsigned, SDValue &gt;&gt; &amp;RegsToPass, SmallVectorImpl&lt; SDValue &gt; &amp;MemOpChains, SDValue Chain) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02808">SIISelLowering.cpp:2808</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a9854eddb8a07891be9aa4af0da56f198"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a9854eddb8a07891be9aa4af0da56f198">llvm::SITargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array,...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02397">SIISelLowering.cpp:2397</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a92bd7eb8dcbdfa0341a4fe88a09941da"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a92bd7eb8dcbdfa0341a4fe88a09941da">llvm::SITargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *BB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04020">SIISelLowering.cpp:4020</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_acef45b06cdaf4ceb36c30d6de6e0ad16"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acef45b06cdaf4ceb36c30d6de6e0ad16">llvm::SITargetLowering::isFreeAddrSpaceCast</a></div><div class="ttdeci">bool isFreeAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast from SrcAS to DestAS is &quot;cheap&quot;, such that e.g.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01611">SIISelLowering.cpp:1611</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLoweringBase_1_1AddrMode_html"><div class="ttname"><a href="structllvm_1_1TargetLoweringBase_1_1AddrMode.html">llvm::TargetLoweringBase::AddrMode</a></div><div class="ttdoc">This represents an addressing mode of: BaseGV + BaseOffs + BaseReg + Scale*ScaleReg If BaseGV is null...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02595">TargetLowering.h:2595</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a86114eca650ef66fed00037558e4b33a"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a86114eca650ef66fed00037558e4b33a">llvm::SITargetLowering::checkAsmConstraintValA</a></div><div class="ttdeci">bool checkAsmConstraintValA(SDValue Op, uint64_t Val, unsigned MaxSize=64) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12497">SIISelLowering.cpp:12497</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a252bda5366489b915943e70e1f12f4e1"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a252bda5366489b915943e70e1f12f4e1">llvm::SITargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Return true if target always benefits from combining into FMA for a given value type.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04497">SIISelLowering.cpp:4497</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; Value * &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_acf18fd06c03bc65cbbf30fe2dc9201e0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#acf18fd06c03bc65cbbf30fe2dc9201e0">llvm::SITargetLowering::shouldEmitPCReloc</a></div><div class="ttdeci">bool shouldEmitPCReloc(const GlobalValue *GV) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l05215">SIISelLowering.cpp:5215</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ae3363282d3c0d2a20c9cef755f5ef2ba"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ae3363282d3c0d2a20c9cef755f5ef2ba">llvm::SITargetLowering::splitBinaryVectorOp</a></div><div class="ttdeci">SDValue splitBinaryVectorOp(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l04645">SIISelLowering.cpp:4645</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a38d3fae3bf6355c005340eefa538ee6b"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a38d3fae3bf6355c005340eefa538ee6b">llvm::SITargetLowering::AddIMGInit</a></div><div class="ttdeci">void AddIMGInit(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12040">SIISelLowering.cpp:12040</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a10a3e6ffe8bc2c524dfc9e4bdd5f230f"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a10a3e6ffe8bc2c524dfc9e4bdd5f230f">llvm::SITargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">AtomicExpansionKind shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l13049">SIISelLowering.cpp:13049</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a648ed5c911362027600889278b0525aa"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a648ed5c911362027600889278b0525aa">llvm::SITargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt;, EVT) const override</div><div class="ttdoc">Targets can use this to indicate that they only support some VECTOR_SHUFFLE operations,...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l00837">SIISelLowering.cpp:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ab66c345f7d68f001148fb82dd13b28cd"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ab66c345f7d68f001148fb82dd13b28cd">llvm::SITargetLowering::shouldExpandVectorDynExt</a></div><div class="ttdeci">static bool shouldExpandVectorDynExt(unsigned EltSize, unsigned NumElem, bool IsDivergentIdx, const GCNSubtarget *Subtarget)</div><div class="ttdoc">Check if EXTRACT_VECTOR_ELT/INSERT_VECTOR_ELT (&lt;n x e&gt;, var-idx) should be expanded into a set of cmp...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10760">SIISelLowering.cpp:10760</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_ac66796ec8f3041472da1e74761e97988"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#ac66796ec8f3041472da1e74761e97988">llvm::SITargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with ...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01643">SIISelLowering.cpp:1643</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a></div><div class="ttdeci">Offsets</div><div class="ttdoc">Offsets in bytes from the start of the input buffer.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01335">SIInstrInfo.h:1335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a3ef0dde77e91309be534394dc420d4a5"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a3ef0dde77e91309be534394dc420d4a5">llvm::SITargetLowering::allocateSpecialInputSGPRs</a></div><div class="ttdeci">void allocateSpecialInputSGPRs(CCState &amp;CCInfo, MachineFunction &amp;MF, const SIRegisterInfo &amp;TRI, SIMachineFunctionInfo &amp;Info) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l02076">SIISelLowering.cpp:2076</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a0fd5c0c0db4305e6a8521a61dc631285"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a0fd5c0c0db4305e6a8521a61dc631285">llvm::SITargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01583">SIISelLowering.cpp:1583</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aAMDGPUArgumentUsageInfo_8h_html"><div class="ttname"><a href="AMDGPUArgumentUsageInfo_8h.html">AMDGPUArgumentUsageInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUTargetLowering_html_aabb66ae6636b6dbd45c1b66dd9353821"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetLowering.html#aabb66ae6636b6dbd45c1b66dd9353821">llvm::AMDGPUTargetLowering::ImplicitParameter</a></div><div class="ttdeci">ImplicitParameter</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUISelLowering_8h_source.html#l00333">AMDGPUISelLowering.h:333</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00025">AMDGPUMachineFunction.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a6d3e878a08fe1d62c3aad96a158d1a94"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a6d3e878a08fe1d62c3aad96a158d1a94">llvm::SITargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l01306">SIISelLowering.cpp:1306</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_aac7a5fd4d172200a005d5e17839ba5d0"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#aac7a5fd4d172200a005d5e17839ba5d0">llvm::SITargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l03093">SIISelLowering.cpp:3093</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a2f6b98def08062ba093a93bd2ca06ffe"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a2f6b98def08062ba093a93bd2ca06ffe">llvm::SITargetLowering::isCanonicalized</a></div><div class="ttdeci">bool isCanonicalized(SelectionDAG &amp;DAG, SDValue Op, unsigned MaxDepth=5) const</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l10105">SIISelLowering.cpp:10105</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html_a4cc2e446c8b94f69ff81fd22efc5d630"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html#a4cc2e446c8b94f69ff81fd22efc5d630">llvm::SITargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">Given a constraint, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8cpp_source.html#l12391">SIISelLowering.cpp:12391</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:16 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
