Info: Starting: Create simulation model
Info: ip-generate --project-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/ --output-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ --file-set=SIM_VERILOG --report-file=html:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.html --report-file=sopcinfo:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.sopcinfo --report-file=csv:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.csv --report-file=spd:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.spd --report-file=sip:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/processador.sip --report-file=cmp:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.cmp --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.qsys
Progress: Loading NovoQuartusZero/processador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding botao [altera_avalon_pio 13.1]
Progress: Parameterizing module botao
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processador: Generating processador "processador" for SIM_VERILOG
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 25 connections
Info: merlin_translator_transform: After transform: 17 modules, 53 connections
Info: merlin_domain_transform: After transform: 34 modules, 144 connections
Info: merlin_router_transform: After transform: 43 modules, 172 connections
Info: merlin_network_to_switch_transform: After transform: 60 modules, 211 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 63 modules, 273 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 29 connections
Info: merlin_mm_transform: After transform: 9 modules, 29 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 32 connections
Info: reset_adaptation_transform: After transform: 13 modules, 42 connections
Info: nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0001_nios2_qsys_0_gen/  ]
Info: nios2_qsys_0: # 2018.08.08 10:18:47 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.08.08 10:18:47 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.08.08 10:18:49 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.08.08 10:18:51 (*)   Creating 'C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2018.08.08 10:18:51 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.08.08 10:18:51 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.08.08 10:18:53 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0: "processador" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0002_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0: "processador" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: leds: Starting RTL generation for module 'processador_leds'
Info: leds:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0003_leds_gen/  ]
Info: leds: Done RTL generation for module 'processador_leds'
Info: leds: "processador" instantiated altera_avalon_pio "leds"
Info: botao: Starting RTL generation for module 'processador_botao'
Info: botao:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0004_botao_gen/  ]
Info: botao: Done RTL generation for module 'processador_botao'
Info: botao: "processador" instantiated altera_avalon_pio "botao"
Info: jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0005_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0: "processador" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'processador_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0006_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0006_pio_0_gen//processador_pio_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0006_pio_0_gen/  ]
Info: pio_0: Done RTL generation for module 'processador_pio_0'
Info: pio_0: "processador" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'processador_pio_1'
Info: pio_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_1 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0007_pio_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0007_pio_1_gen//processador_pio_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0007_pio_1_gen/  ]
Info: pio_1: Done RTL generation for module 'processador_pio_1'
Info: pio_1: "processador" instantiated altera_avalon_pio "pio_1"
Info: pipeline_bridge_swap_transform: After transform: 55 modules, 183 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: mm_interconnect_0: "processador" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "processador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processador" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/submodules/altera_merlin_arbitrator.sv
Info: processador: Done "processador" with 28 modules, 48 files, 904832 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.spd --output-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/
Info: Doing: ip-make-simscript --spd=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.spd --output-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/
Info: Generating the following file(s) for MODELSIM simulator in Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	27 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/ --output-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/ --report-file=bsf:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.qsys
Progress: Loading NovoQuartusZero/processador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding botao [altera_avalon_pio 13.1]
Progress: Parameterizing module botao
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/ --output-directory=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.html --report-file=sopcinfo:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.sopcinfo --report-file=cmp:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.cmp --report-file=qip:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.qip --report-file=svd --report-file=regmap:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.regmap --report-file=debuginfo:Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador.qsys --language=VERILOG
Progress: Loading NovoQuartusZero/processador.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding leds [altera_avalon_pio 13.1]
Progress: Parameterizing module leds
Progress: Adding botao [altera_avalon_pio 13.1]
Progress: Parameterizing module botao
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding pio_0 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: processador: Generating processador "processador" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 26 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 8 modules, 25 connections
Info: merlin_translator_transform: After transform: 17 modules, 53 connections
Info: merlin_domain_transform: After transform: 34 modules, 144 connections
Info: merlin_router_transform: After transform: 43 modules, 172 connections
Info: merlin_network_to_switch_transform: After transform: 60 modules, 211 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 63 modules, 273 connections
Info: merlin_hierarchy_transform: After transform: 9 modules, 29 connections
Info: merlin_mm_transform: After transform: 9 modules, 29 connections
Info: merlin_interrupt_mapper_transform: After transform: 10 modules, 32 connections
Info: reset_adaptation_transform: After transform: 13 modules, 42 connections
Info: nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0027_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0027_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2018.08.08 10:19:09 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.08.08 10:19:09 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.08.08 10:19:10 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.08.08 10:19:12 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.08.08 10:19:12 (*)   Creating plain-text RTL
Info: nios2_qsys_0: # 2018.08.08 10:19:14 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'
Info: nios2_qsys_0: "processador" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0028_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0028_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'
Info: onchip_memory2_0: "processador" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: leds: Starting RTL generation for module 'processador_leds'
Info: leds:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0029_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0029_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'processador_leds'
Info: leds: "processador" instantiated altera_avalon_pio "leds"
Info: botao: Starting RTL generation for module 'processador_botao'
Info: botao:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0030_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0030_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  ]
Info: botao: Done RTL generation for module 'processador_botao'
Info: botao: "processador" instantiated altera_avalon_pio "botao"
Info: jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0031_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0031_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'
Info: jtag_uart_0: "processador" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: pio_0: Starting RTL generation for module 'processador_pio_0'
Info: pio_0:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0032_pio_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0032_pio_0_gen//processador_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'processador_pio_0'
Info: pio_0: "processador" instantiated altera_avalon_pio "pio_0"
Info: pio_1: Starting RTL generation for module 'processador_pio_1'
Info: pio_1:   Generation command is [exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_pio_1 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0033_pio_1_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_1385528061275511132.dir/0033_pio_1_gen//processador_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'processador_pio_1'
Info: pio_1: "processador" instantiated altera_avalon_pio "pio_1"
Info: pipeline_bridge_swap_transform: After transform: 55 modules, 183 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 55 modules, 183 connections
Info: mm_interconnect_0: "processador" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "processador" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "processador" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv
Info: processador: Done "processador" with 28 modules, 41 files, 891574 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
