// Seed: 2592023016
module module_0 (
    input wand id_0,
    input wand id_1,
    input tri0 id_2,
    input tri0 id_3
);
  wire id_5, \id_6 ;
endmodule
module module_1 (
    input uwire id_0,
    input tri1  id_1,
    input tri0  id_2
);
  wire id_4;
  id_5(
      $realtime, $realtime, id_4
  );
  wire id_6;
  logic [7:0] \id_7 ;
  wire id_8;
  id_9(
      .id_0(\id_7 ), .id_1(), .id_2()
  );
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = \id_7 [1'b0];
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
