#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Jun  8 18:06:40 2019
# Process ID: 10609
# Current directory: /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/Top.vds
# Journal file: /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/tjlw/.Xilinx/Vivado/Vivado_init.tcl'
source Top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tjlw/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tjlw/ip_repo/ParallaxPingSensor/ParallaxPingSensor_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1469.602 ; gain = 82.820 ; free physical = 1547 ; free virtual = 7797
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/Top.vhd:29]
INFO: [Synth 8-3491] module 'PWM_Passthrough' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:5' bound to instance 'PWM' of component 'PWM_Passthrough' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/Top.vhd:71]
INFO: [Synth 8-638] synthesizing module 'PWM_Passthrough' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:30]
WARNING: [Synth 8-614] signal 'channel_1_dutycycle' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:91]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Reader_8CH' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Reader.vhd:5' bound to instance 'Reader' of component 'PWM_Reader_8CH' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PWM_Reader_8CH' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Reader.vhd:31]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PWM_Reader_8CH' (1#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Reader.vhd:31]
	Parameter freq bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'PWM_Writer_8CH_50HZ' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:5' bound to instance 'Writer' of component 'PWM_Writer_8CH_50HZ' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:152]
INFO: [Synth 8-638] synthesizing module 'PWM_Writer_8CH_50HZ' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:27]
	Parameter freq bound to: 100000000 - type: integer 
WARNING: [Synth 8-614] signal 'clock_counter' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:37]
WARNING: [Synth 8-614] signal 'pwm_clock' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:37]
WARNING: [Synth 8-614] signal 'channel_1_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_2_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_3_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_4_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_5_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_6_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_7_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
WARNING: [Synth 8-614] signal 'channel_8_dutycycle_i' is read in the process but is not in the sensitivity list [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'PWM_Writer_8CH_50HZ' (2#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'PWM_Passthrough' (3#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Passthrough.vhd:30]
INFO: [Synth 8-3491] module 'System_wrapper' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:14' bound to instance 'System' of component 'System_wrapper' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/Top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'System' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/synth/System.vhd:14' bound to instance 'System_i' of component 'System' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'System' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/synth/System.vhd:26]
INFO: [Synth 8-3491] module 'System_clk_wiz_0_0' declared at '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/.Xil/Vivado-10609-MinuxBox/realtime/System_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'System_clk_wiz_0_0' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/synth/System.vhd:51]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_0' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/.Xil/Vivado-10609-MinuxBox/realtime/System_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'System' (4#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/synth/System.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (5#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1) [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/Top.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1515.352 ; gain = 128.570 ; free physical = 1558 ; free virtual = 7808
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1515.352 ; gain = 128.570 ; free physical = 1559 ; free virtual = 7808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1515.352 ; gain = 128.570 ; free physical = 1559 ; free virtual = 7808
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0/System_clk_wiz_0_0_in_context.xdc] for cell 'System/System_i/clk_wiz_0'
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0/System_clk_wiz_0_0_in_context.xdc] for cell 'System/System_i/clk_wiz_0'
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/constrs_1/new/Pins.xdc]
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/constrs_1/new/Pins.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/constrs_1/new/Pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.145 ; gain = 0.000 ; free physical = 1307 ; free virtual = 7556
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.145 ; gain = 0.000 ; free physical = 1307 ; free virtual = 7557
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.145 ; gain = 0.000 ; free physical = 1307 ; free virtual = 7557
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.145 ; gain = 0.000 ; free physical = 1307 ; free virtual = 7557
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1385 ; free virtual = 7635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1385 ; free virtual = 7635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clock_125mhz. (constraint file  /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0/System_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clock_125mhz. (constraint file  /media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0/System_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for System/System_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for System/System_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:57 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1387 ; free virtual = 7636
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'pwm_clock_reg' [/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.srcs/sources_1/new/PWM_Writer.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1378 ; free virtual = 7628
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 8     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_Reader_8CH 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 8     
	                1 Bit    Registers := 16    
+---Muxes : 
	   3 Input     16 Bit        Muxes := 8     
Module PWM_Writer_8CH_50HZ 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module PWM_Passthrough 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'PWM/led_out_reg[1]' (FD) to 'PWM/led_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'PWM/led_out_reg[2]' (FD) to 'PWM/led_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_8_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_8_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_8_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_8_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_8_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_8_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_7_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_7_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_7_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_7_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_7_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_7_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_6_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_6_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_6_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_6_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_6_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_6_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_5_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_5_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_5_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_5_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_5_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_5_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_4_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_4_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_4_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_4_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_4_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_4_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_3_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_3_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_3_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_3_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_3_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_3_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_2_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_2_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_2_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_2_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_2_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_2_dutycycle_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_1_dutycycle_o_reg[12] )
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_1_dutycycle_o_reg[13]' (FDRE) to 'PWM/Reader/channel_1_dutycycle_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'PWM/Reader/channel_1_dutycycle_o_reg[14]' (FDRE) to 'PWM/Reader/channel_1_dutycycle_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PWM/Reader /\channel_1_dutycycle_o_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:01:00 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1364 ; free virtual = 7614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'System/System_i/clk_wiz_0/clk_out1' to pin 'System/System_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:01:09 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1237 ; free virtual = 7487
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1850.145 ; gain = 463.363 ; free physical = 1228 ; free virtual = 7478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:01:12 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |System_clk_wiz_0_0 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |System_clk_wiz_0_0_bbox_0 |     1|
|2     |BUFG                      |     1|
|3     |CARRY4                    |   330|
|4     |LUT1                      |    43|
|5     |LUT2                      |   428|
|6     |LUT3                      |   473|
|7     |LUT4                      |   393|
|8     |LUT5                      |   154|
|9     |LUT6                      |   247|
|10    |FDCE                      |    38|
|11    |FDRE                      |   249|
|12    |FDSE                      |     8|
|13    |LD                        |     1|
|14    |IBUF                      |     8|
|15    |OBUF                      |    12|
+------+--------------------------+------+

Report Instance Areas: 
+------+-------------+--------------------+------+
|      |Instance     |Module              |Cells |
+------+-------------+--------------------+------+
|1     |top          |                    |  2387|
|2     |  PWM        |PWM_Passthrough     |  2076|
|3     |    Reader   |PWM_Reader_8CH      |  1898|
|4     |    Writer   |PWM_Writer_8CH_50HZ |   175|
|5     |  System     |System_wrapper      |     2|
|6     |    System_i |System              |     2|
+------+-------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.152 ; gain = 471.371 ; free physical = 1226 ; free virtual = 7475
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1858.152 ; gain = 136.578 ; free physical = 1284 ; free virtual = 7533
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1858.160 ; gain = 471.371 ; free physical = 1295 ; free virtual = 7544
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 331 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.160 ; gain = 0.000 ; free physical = 1224 ; free virtual = 7473
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:16 . Memory (MB): peak = 1858.160 ; gain = 483.012 ; free physical = 1279 ; free virtual = 7528
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.160 ; gain = 0.000 ; free physical = 1279 ; free virtual = 7529
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/sf_Projects/ZynqRobotController/FPGA/IP/ZyboZ710_PWM_Passthrough/ZyboZ710_PWM_Passthrough.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  8 18:08:14 2019...
