/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [4:0] _02_;
  wire [4:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [33:0] celloutsig_0_3z;
  wire celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [17:0] celloutsig_1_6z;
  wire [20:0] celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = !(celloutsig_0_2z ? celloutsig_0_0z : celloutsig_0_10z);
  assign celloutsig_1_4z = !(_00_ ? celloutsig_1_1z : in_data[163]);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_0z);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_3z[13:10];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 5'h00;
    else _02_ <= celloutsig_0_3z[8:4];
  reg [4:0] _09_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _09_ <= 5'h00;
    else _09_ <= celloutsig_1_2z[7:3];
  assign { _03_[4], _00_, _03_[2:0] } = _09_;
  assign celloutsig_0_15z = { celloutsig_0_3z[29:25], celloutsig_0_8z, _01_, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_12z } >= { in_data[48:38], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_1_18z = { in_data[104:96], celloutsig_1_13z } > celloutsig_1_11z[10:1];
  assign celloutsig_0_6z = { in_data[36:22], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, _01_, celloutsig_0_2z, _02_ } > { in_data[90:76], _02_, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, _02_ };
  assign celloutsig_0_10z = celloutsig_0_3z[27:17] > { celloutsig_0_7z[14:11], _02_, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_1z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } > in_data[129:127];
  assign celloutsig_1_13z = celloutsig_1_12z[8:1] > { celloutsig_1_11z[6:0], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[20:11] != in_data[70:61];
  assign celloutsig_0_12z = { celloutsig_0_3z[3:0], celloutsig_0_0z } != { celloutsig_0_11z[7], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[69:44], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != in_data[35:7];
  assign celloutsig_1_19z = - celloutsig_1_6z[5:3];
  assign celloutsig_0_3z = - { in_data[75:46], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = - { in_data[9:3], celloutsig_0_6z };
  assign celloutsig_1_2z = - { in_data[171:164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = - { _00_, _03_[4], _00_, _03_[2:0], celloutsig_1_1z, _03_[4], _00_, _03_[2:0], _03_[4], _00_, _03_[2:0], celloutsig_1_0z };
  assign celloutsig_1_7z = - { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = - { celloutsig_1_6z[10:4], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_8z = | in_data[54:48];
  assign celloutsig_1_0z = | in_data[109:105];
  assign celloutsig_0_7z = { celloutsig_0_3z[17:8], celloutsig_0_1z, _02_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z } << { in_data[73:55], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[15:5], celloutsig_1_0z } << celloutsig_1_7z[20:9];
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
