<InterfaceSummary>
<RtlPorts>
<name>sine_sample_V</name>
<CType>
<TypeName>ap_fixed 16 2 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>14</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>step_size_V</name>
<CType>
<TypeName>ap_ufixed 16 12 5 3 0</TypeName>
<TypeWidth>16</TypeWidth>
<PhysicalWidth>16</PhysicalWidth>
</CType>
<CFractionWidth>4</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

