

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Oct 29 00:25:30 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.45|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  799243|  2858279|  799244|  2858280|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |                         |              |     Latency     |     Interval    | Pipeline|
        |         Instance        |    Module    |   min  |   max  |   min  |   max  |   Type  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+
        |grp_dut_max_pool_fu_309  |dut_max_pool  |    2148|    9604|    2148|    9604|   none  |
        |grp_dut_conv_fu_335      |dut_conv      |   47393|  992321|   47393|  992321|   none  |
        |grp_dut_reshape_fu_395   |dut_reshape   |     256|     256|     256|     256|   none  |
        |grp_dut_dense_fu_401     |dut_dense     |   13091|   13091|   13091|   13091|   none  |
        |grp_dut_dense_1_fu_411   |dut_dense_1   |  663297|  663297|  663297|  663297|   none  |
        |grp_dut_pad_fu_421       |dut_pad       |   11604|   88738|   11604|   88738|   none  |
        +-------------------------+--------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  272|  272|        34|          -|          -|     8|    no    |
        | + Loop 1.1  |   32|   32|         1|          -|          -|    32|    no    |
        |- Loop 2     |   18|   18|         2|          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     63|
|FIFO             |        -|      -|       -|      -|
|Instance         |       12|     45|   10176|  33818|
|Memory           |       32|      -|      16|     88|
|Multiplexer      |        -|      -|       -|    655|
|Register         |        -|      -|     121|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       44|     45|   10313|  34624|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       15|     20|       9|     65|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+-------+------+-------+
    |         Instance        |    Module    | BRAM_18K| DSP48E|  FF  |  LUT  |
    +-------------------------+--------------+---------+-------+------+-------+
    |grp_dut_conv_fu_335      |dut_conv      |        2|     21|  4871|   5251|
    |grp_dut_dense_fu_401     |dut_dense     |        1|      5|  1045|   1851|
    |grp_dut_dense_1_fu_411   |dut_dense_1   |        9|      5|  1054|   1796|
    |grp_dut_max_pool_fu_309  |dut_max_pool  |        0|      9|  2495|  20220|
    |grp_dut_pad_fu_421       |dut_pad       |        0|      5|   454|    584|
    |grp_dut_reshape_fu_395   |dut_reshape   |        0|      0|   257|   4116|
    +-------------------------+--------------+---------+-------+------+-------+
    |Total                    |              |       12|     45| 10176|  33818|
    +-------------------------+--------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |input_0_U         |dut_input_0         |        0|  2|  11|   648|    1|     1|          648|
    |input_1_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_2_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_3_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_4_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_5_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_6_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |input_7_U         |dut_input_1         |        0|  2|  11|   648|    1|     1|          648|
    |mem_conv1_0_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_1_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_2_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_3_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_4_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_5_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_6_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv1_7_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_0_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_1_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_2_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_3_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_4_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_5_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_6_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |mem_conv2_7_U     |dut_mem_conv1_0     |        1|  0|   0|   648|    1|     1|          648|
    |threshold1_V_0_U  |dut_threshold1_V_0  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_1_U  |dut_threshold1_V_1  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_2_U  |dut_threshold1_V_2  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_3_U  |dut_threshold1_V_3  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_4_U  |dut_threshold1_V_4  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_5_U  |dut_threshold1_V_5  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_6_U  |dut_threshold1_V_6  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold1_V_7_U  |dut_threshold1_V_7  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_4_U  |dut_threshold1_V_7  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_5_U  |dut_threshold1_V_7  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_6_U  |dut_threshold1_V_7  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_7_U  |dut_threshold1_V_7  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_0_U  |dut_threshold2_V_0  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_1_U  |dut_threshold2_V_1  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_2_U  |dut_threshold2_V_2  |        1|  0|   0|   648|    8|     1|         5184|
    |threshold2_V_3_U  |dut_threshold2_V_3  |        1|  0|   0|   648|    8|     1|         5184|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                    |       32| 16|  88| 25920|  152|    40|        98496|
    +------------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_453_p2         |     +    |      0|  0|   4|           4|           1|
    |i_3_fu_524_p2         |     +    |      0|  0|   4|           4|           1|
    |j_fu_485_p2           |     +    |      0|  0|   6|           6|           1|
    |tmp_7_fu_499_p2       |     +    |      0|  0|   8|           8|           8|
    |ap_sig_204            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_225            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_447_p2   |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_fu_479_p2    |   icmp   |      0|  0|   3|           6|           7|
    |exitcond_i_fu_513_p2  |   icmp   |      0|  0|   2|           4|           4|
    |phitmp_i_fu_530_p3    |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  63|          39|          61|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |Hi_assign_reg_274                     |   6|          2|    6|         12|
    |ap_NS_fsm                             |  18|         23|    1|         23|
    |grp_dut_conv_fu_335_I                 |   6|          3|    6|         18|
    |grp_dut_conv_fu_335_L                 |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_M                 |   7|          3|    7|         21|
    |grp_dut_conv_fu_335_N                 |   7|          3|    7|         21|
    |grp_dut_conv_fu_335_input_0_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_0_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_1_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_1_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_2_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_2_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_3_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_3_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_4_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_4_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_5_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_5_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_6_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_6_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_7_q0        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_input_7_q1        |   1|          3|    1|          3|
    |grp_dut_conv_fu_335_threshold_0_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_1_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_2_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_3_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_4_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_5_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_6_V_q0  |   8|          3|    8|         24|
    |grp_dut_conv_fu_335_threshold_7_V_q0  |   8|          3|    8|         24|
    |grp_dut_max_pool_fu_309_I             |   6|          3|    6|         18|
    |grp_dut_max_pool_fu_309_M             |   7|          3|    7|         21|
    |grp_dut_max_pool_fu_309_input_0_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_0_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_1_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_1_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_2_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_2_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_3_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_3_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_4_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_4_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_5_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_5_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_6_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_6_q1    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_7_q0    |   1|          3|    1|          3|
    |grp_dut_max_pool_fu_309_input_7_q1    |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_I                  |   6|          3|    6|         18|
    |grp_dut_pad_fu_421_M                  |   7|          3|    7|         21|
    |grp_dut_pad_fu_421_input_0_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_1_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_2_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_3_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_4_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_5_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_6_q0         |   1|          3|    1|          3|
    |grp_dut_pad_fu_421_input_7_q0         |   1|          3|    1|          3|
    |i_reg_263                             |   4|          2|    4|          8|
    |input_0_address0                      |  10|          3|   10|         30|
    |input_0_ce0                           |   1|          3|    1|          3|
    |max_id_V_reg_298                      |   4|          2|    4|          8|
    |mem_conv1_0_address0                  |  20|         11|   10|        110|
    |mem_conv1_0_address1                  |  10|          5|   10|         50|
    |mem_conv1_0_ce0                       |   4|         11|    1|         11|
    |mem_conv1_0_ce1                       |   1|          5|    1|          5|
    |mem_conv1_0_d0                        |   1|          6|    1|          6|
    |mem_conv1_0_d1                        |   1|          3|    1|          3|
    |mem_conv1_0_we0                       |   1|          6|    1|          6|
    |mem_conv1_0_we1                       |   1|          3|    1|          3|
    |mem_conv1_1_address0                  |  10|          7|   10|         70|
    |mem_conv1_1_address1                  |  10|          4|   10|         40|
    |mem_conv1_1_ce0                       |   1|          7|    1|          7|
    |mem_conv1_1_ce1                       |   1|          4|    1|          4|
    |mem_conv1_1_d0                        |   1|          4|    1|          4|
    |mem_conv1_1_we0                       |   1|          4|    1|          4|
    |mem_conv1_1_we1                       |   1|          2|    1|          2|
    |mem_conv1_2_address0                  |  10|          7|   10|         70|
    |mem_conv1_2_address1                  |  10|          4|   10|         40|
    |mem_conv1_2_ce0                       |   1|          7|    1|          7|
    |mem_conv1_2_ce1                       |   1|          4|    1|          4|
    |mem_conv1_2_d0                        |   1|          4|    1|          4|
    |mem_conv1_2_we0                       |   1|          4|    1|          4|
    |mem_conv1_2_we1                       |   1|          2|    1|          2|
    |mem_conv1_3_address0                  |  10|          7|   10|         70|
    |mem_conv1_3_address1                  |  10|          4|   10|         40|
    |mem_conv1_3_ce0                       |   1|          7|    1|          7|
    |mem_conv1_3_ce1                       |   1|          4|    1|          4|
    |mem_conv1_3_d0                        |   1|          4|    1|          4|
    |mem_conv1_3_we0                       |   1|          4|    1|          4|
    |mem_conv1_3_we1                       |   1|          2|    1|          2|
    |mem_conv1_4_address0                  |  10|          7|   10|         70|
    |mem_conv1_4_address1                  |  10|          4|   10|         40|
    |mem_conv1_4_ce0                       |   1|          7|    1|          7|
    |mem_conv1_4_ce1                       |   1|          4|    1|          4|
    |mem_conv1_4_d0                        |   1|          4|    1|          4|
    |mem_conv1_4_we0                       |   1|          4|    1|          4|
    |mem_conv1_4_we1                       |   1|          2|    1|          2|
    |mem_conv1_5_address0                  |  10|          7|   10|         70|
    |mem_conv1_5_address1                  |  10|          4|   10|         40|
    |mem_conv1_5_ce0                       |   1|          7|    1|          7|
    |mem_conv1_5_ce1                       |   1|          4|    1|          4|
    |mem_conv1_5_d0                        |   1|          4|    1|          4|
    |mem_conv1_5_we0                       |   1|          4|    1|          4|
    |mem_conv1_5_we1                       |   1|          2|    1|          2|
    |mem_conv1_6_address0                  |  10|          7|   10|         70|
    |mem_conv1_6_address1                  |  10|          4|   10|         40|
    |mem_conv1_6_ce0                       |   1|          7|    1|          7|
    |mem_conv1_6_ce1                       |   1|          4|    1|          4|
    |mem_conv1_6_d0                        |   1|          4|    1|          4|
    |mem_conv1_6_we0                       |   1|          4|    1|          4|
    |mem_conv1_6_we1                       |   1|          2|    1|          2|
    |mem_conv1_7_address0                  |  10|          7|   10|         70|
    |mem_conv1_7_address1                  |  10|          4|   10|         40|
    |mem_conv1_7_ce0                       |   1|          7|    1|          7|
    |mem_conv1_7_ce1                       |   1|          4|    1|          4|
    |mem_conv1_7_d0                        |   1|          4|    1|          4|
    |mem_conv1_7_we0                       |   1|          4|    1|          4|
    |mem_conv1_7_we1                       |   1|          2|    1|          2|
    |mem_conv2_0_address0                  |  20|          9|   10|         90|
    |mem_conv2_0_address1                  |  10|          5|   10|         50|
    |mem_conv2_0_ce0                       |   4|          9|    1|          9|
    |mem_conv2_0_ce1                       |   1|          5|    1|          5|
    |mem_conv2_0_d0                        |   1|          5|    1|          5|
    |mem_conv2_0_we0                       |   1|          5|    1|          5|
    |mem_conv2_0_we1                       |   1|          2|    1|          2|
    |mem_conv2_1_address0                  |  10|          6|   10|         60|
    |mem_conv2_1_address1                  |  10|          4|   10|         40|
    |mem_conv2_1_ce0                       |   1|          6|    1|          6|
    |mem_conv2_1_ce1                       |   1|          4|    1|          4|
    |mem_conv2_1_d0                        |   1|          4|    1|          4|
    |mem_conv2_1_we0                       |   1|          4|    1|          4|
    |mem_conv2_1_we1                       |   1|          2|    1|          2|
    |mem_conv2_2_address0                  |  10|          6|   10|         60|
    |mem_conv2_2_address1                  |  10|          4|   10|         40|
    |mem_conv2_2_ce0                       |   1|          6|    1|          6|
    |mem_conv2_2_ce1                       |   1|          4|    1|          4|
    |mem_conv2_2_d0                        |   1|          4|    1|          4|
    |mem_conv2_2_we0                       |   1|          4|    1|          4|
    |mem_conv2_2_we1                       |   1|          2|    1|          2|
    |mem_conv2_3_address0                  |  10|          6|   10|         60|
    |mem_conv2_3_address1                  |  10|          4|   10|         40|
    |mem_conv2_3_ce0                       |   1|          6|    1|          6|
    |mem_conv2_3_ce1                       |   1|          4|    1|          4|
    |mem_conv2_3_d0                        |   1|          4|    1|          4|
    |mem_conv2_3_we0                       |   1|          4|    1|          4|
    |mem_conv2_3_we1                       |   1|          2|    1|          2|
    |mem_conv2_4_address0                  |  10|          6|   10|         60|
    |mem_conv2_4_address1                  |  10|          4|   10|         40|
    |mem_conv2_4_ce0                       |   1|          6|    1|          6|
    |mem_conv2_4_ce1                       |   1|          4|    1|          4|
    |mem_conv2_4_d0                        |   1|          4|    1|          4|
    |mem_conv2_4_we0                       |   1|          4|    1|          4|
    |mem_conv2_4_we1                       |   1|          2|    1|          2|
    |mem_conv2_5_address0                  |  10|          6|   10|         60|
    |mem_conv2_5_address1                  |  10|          4|   10|         40|
    |mem_conv2_5_ce0                       |   1|          6|    1|          6|
    |mem_conv2_5_ce1                       |   1|          4|    1|          4|
    |mem_conv2_5_d0                        |   1|          4|    1|          4|
    |mem_conv2_5_we0                       |   1|          4|    1|          4|
    |mem_conv2_5_we1                       |   1|          2|    1|          2|
    |mem_conv2_6_address0                  |  10|          6|   10|         60|
    |mem_conv2_6_address1                  |  10|          4|   10|         40|
    |mem_conv2_6_ce0                       |   1|          6|    1|          6|
    |mem_conv2_6_ce1                       |   1|          4|    1|          4|
    |mem_conv2_6_d0                        |   1|          4|    1|          4|
    |mem_conv2_6_we0                       |   1|          4|    1|          4|
    |mem_conv2_6_we1                       |   1|          2|    1|          2|
    |mem_conv2_7_address0                  |  10|          6|   10|         60|
    |mem_conv2_7_address1                  |  10|          4|   10|         40|
    |mem_conv2_7_ce0                       |   1|          6|    1|          6|
    |mem_conv2_7_ce1                       |   1|          4|    1|          4|
    |mem_conv2_7_d0                        |   1|          4|    1|          4|
    |mem_conv2_7_we0                       |   1|          4|    1|          4|
    |mem_conv2_7_we1                       |   1|          2|    1|          2|
    |output_V_reg_285                      |  32|          2|   32|         64|
    |strm_in_V_V_blk_n                     |   1|          2|    1|          2|
    |strm_out_V_V_blk_n                    |   1|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 655|        733|  612|       2722|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |Hi_assign_reg_274                        |   6|   0|    6|          0|
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_reg_grp_dut_conv_fu_335_ap_start      |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_1_fu_411_ap_start   |   1|   0|    1|          0|
    |ap_reg_grp_dut_dense_fu_401_ap_start     |   1|   0|    1|          0|
    |ap_reg_grp_dut_max_pool_fu_309_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_dut_pad_fu_421_ap_start       |   1|   0|    1|          0|
    |ap_reg_grp_dut_reshape_fu_395_ap_start   |   1|   0|    1|          0|
    |i_2_reg_540                              |   4|   0|    4|          0|
    |i_3_reg_576                              |   4|   0|    4|          0|
    |i_reg_263                                |   4|   0|    4|          0|
    |max_id_V_cast2_reg_563                   |   4|   0|   32|         28|
    |max_id_V_reg_298                         |   4|   0|    4|          0|
    |output_V_reg_285                         |  32|   0|   32|          0|
    |tmp_V_1_reg_545                          |  32|   0|   32|          0|
    |tmp_s_reg_550                            |   3|   0|    8|          5|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 121|   0|  154|         33|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / (exitcond)
	3  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_i)
22 --> 
	21  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_26 [1/1] 0.00ns
:1  %empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: mem_conv1_0 [1/1] 2.39ns
:2  %mem_conv1_0 = alloca [648 x i1], align 1

ST_1: mem_conv1_1 [1/1] 2.39ns
:3  %mem_conv1_1 = alloca [648 x i1], align 1

ST_1: mem_conv1_2 [1/1] 2.39ns
:4  %mem_conv1_2 = alloca [648 x i1], align 1

ST_1: mem_conv1_3 [1/1] 2.39ns
:5  %mem_conv1_3 = alloca [648 x i1], align 1

ST_1: mem_conv1_4 [1/1] 2.39ns
:6  %mem_conv1_4 = alloca [648 x i1], align 1

ST_1: mem_conv1_5 [1/1] 2.39ns
:7  %mem_conv1_5 = alloca [648 x i1], align 1

ST_1: mem_conv1_6 [1/1] 2.39ns
:8  %mem_conv1_6 = alloca [648 x i1], align 1

ST_1: mem_conv1_7 [1/1] 2.39ns
:9  %mem_conv1_7 = alloca [648 x i1], align 1

ST_1: mem_conv2_0 [1/1] 2.39ns
:10  %mem_conv2_0 = alloca [648 x i1], align 1

ST_1: mem_conv2_1 [1/1] 2.39ns
:11  %mem_conv2_1 = alloca [648 x i1], align 1

ST_1: mem_conv2_2 [1/1] 2.39ns
:12  %mem_conv2_2 = alloca [648 x i1], align 1

ST_1: mem_conv2_3 [1/1] 2.39ns
:13  %mem_conv2_3 = alloca [648 x i1], align 1

ST_1: mem_conv2_4 [1/1] 2.39ns
:14  %mem_conv2_4 = alloca [648 x i1], align 1

ST_1: mem_conv2_5 [1/1] 2.39ns
:15  %mem_conv2_5 = alloca [648 x i1], align 1

ST_1: mem_conv2_6 [1/1] 2.39ns
:16  %mem_conv2_6 = alloca [648 x i1], align 1

ST_1: mem_conv2_7 [1/1] 2.39ns
:17  %mem_conv2_7 = alloca [648 x i1], align 1

ST_1: stg_41 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

ST_1: stg_42 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

ST_1: stg_43 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: input_0 [1/1] 2.39ns
:21  %input_0 = alloca [648 x i1], align 1

ST_1: input_1 [1/1] 2.39ns
:22  %input_1 = alloca [648 x i1], align 1

ST_1: input_2 [1/1] 2.39ns
:23  %input_2 = alloca [648 x i1], align 1

ST_1: input_3 [1/1] 2.39ns
:24  %input_3 = alloca [648 x i1], align 1

ST_1: input_4 [1/1] 2.39ns
:25  %input_4 = alloca [648 x i1], align 1

ST_1: input_5 [1/1] 2.39ns
:26  %input_5 = alloca [648 x i1], align 1

ST_1: input_6 [1/1] 2.39ns
:27  %input_6 = alloca [648 x i1], align 1

ST_1: input_7 [1/1] 2.39ns
:28  %input_7 = alloca [648 x i1], align 1

ST_1: stg_52 [1/1] 1.57ns
:29  br label %.loopexit


 <State 2>: 4.38ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

ST_2: exitcond1 [1/1] 1.88ns
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

ST_2: empty_27 [1/1] 0.00ns
.loopexit:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_2 [1/1] 0.80ns
.loopexit:3  %i_2 = add i4 %i, 1

ST_2: stg_57 [1/1] 0.00ns
.loopexit:4  br i1 %exitcond1, label %3, label %1

ST_2: tmp_V_1 [1/1] 4.38ns
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

ST_2: tmp [1/1] 0.00ns
:1  %tmp = trunc i4 %i to i3

ST_2: tmp_s [1/1] 0.00ns
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp, i5 0)

ST_2: stg_61 [1/1] 1.57ns
:3  br label %2

ST_2: stg_62 [2/2] 2.76ns
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)


 <State 3>: 4.11ns
ST_3: Hi_assign [1/1] 0.00ns
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

ST_3: Hi_assign_cast4 [1/1] 0.00ns
:1  %Hi_assign_cast4 = zext i6 %Hi_assign to i8

ST_3: Hi_assign_cast3 [1/1] 0.00ns
:2  %Hi_assign_cast3 = zext i6 %Hi_assign to i32

ST_3: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %Hi_assign, -32

ST_3: empty_28 [1/1] 0.00ns
:4  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: j [1/1] 1.72ns
:5  %j = add i6 %Hi_assign, 1

ST_3: stg_69 [1/1] 0.00ns
:6  br i1 %exitcond, label %.loopexit, label %branch0

ST_3: tmp_20 [1/1] 0.00ns
branch0:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast3)

ST_3: tmp_7 [1/1] 1.72ns
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast4

ST_3: newIndex1 [1/1] 0.00ns
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

ST_3: input_0_addr [1/1] 0.00ns
branch0:3  %input_0_addr = getelementptr [648 x i1]* %input_0, i64 0, i64 %newIndex1

ST_3: stg_74 [1/1] 2.39ns
branch0:4  store i1 %tmp_20, i1* %input_0_addr, align 1

ST_3: stg_75 [1/1] 0.00ns
branch0:5  br label %2


 <State 4>: 0.00ns
ST_4: stg_76 [1/2] 0.00ns
:0  call fastcc void @dut_pad([648 x i1]* %input_0, [648 x i1]* %input_1, [648 x i1]* %input_2, [648 x i1]* %input_3, [648 x i1]* %input_4, [648 x i1]* %input_5, [648 x i1]* %input_6, [648 x i1]* %input_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 1, i6 16)


 <State 5>: 2.76ns
ST_5: stg_77 [2/2] 2.76ns
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)


 <State 6>: 0.00ns
ST_6: stg_78 [1/2] 0.00ns
:1  call fastcc void @dut_conv([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i8]* @threshold1_V_0, [648 x i8]* @threshold1_V_1, [648 x i8]* @threshold1_V_2, [648 x i8]* @threshold1_V_3, [648 x i8]* @threshold1_V_4, [648 x i8]* @threshold1_V_5, [648 x i8]* @threshold1_V_6, [648 x i8]* @threshold1_V_7, i7 1, i7 16, i6 18, i1 false)


 <State 7>: 1.04ns
ST_7: stg_79 [2/2] 1.04ns
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)


 <State 8>: 0.00ns
ST_8: stg_80 [1/2] 0.00ns
:2  call fastcc void @dut_max_pool([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, i7 16, i6 16)


 <State 9>: 2.76ns
ST_9: stg_81 [2/2] 2.76ns
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)


 <State 10>: 0.00ns
ST_10: stg_82 [1/2] 0.00ns
:3  call fastcc void @dut_pad([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 16, i6 8)


 <State 11>: 2.76ns
ST_11: stg_83 [2/2] 2.76ns
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)


 <State 12>: 0.00ns
ST_12: stg_84 [1/2] 0.00ns
:4  call fastcc void @dut_conv([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, [648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i8]* @threshold2_V_0, [648 x i8]* @threshold2_V_1, [648 x i8]* @threshold2_V_2, [648 x i8]* @threshold2_V_3, [648 x i8]* @threshold2_V_4, [648 x i8]* @threshold2_V_5, [648 x i8]* @threshold2_V_6, [648 x i8]* @threshold2_V_7, i7 16, i7 32, i6 10, i1 true)


 <State 13>: 1.04ns
ST_13: stg_85 [2/2] 1.04ns
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)


 <State 14>: 0.00ns
ST_14: stg_86 [1/2] 0.00ns
:5  call fastcc void @dut_max_pool([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv1_1, [648 x i1]* %mem_conv1_2, [648 x i1]* %mem_conv1_3, [648 x i1]* %mem_conv1_4, [648 x i1]* %mem_conv1_5, [648 x i1]* %mem_conv1_6, [648 x i1]* %mem_conv1_7, [648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv2_1, [648 x i1]* %mem_conv2_2, [648 x i1]* %mem_conv2_3, [648 x i1]* %mem_conv2_4, [648 x i1]* %mem_conv2_5, [648 x i1]* %mem_conv2_6, [648 x i1]* %mem_conv2_7, i7 32, i6 8)


 <State 15>: 0.00ns
ST_15: stg_87 [2/2] 0.00ns
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)


 <State 16>: 0.00ns
ST_16: stg_88 [1/2] 0.00ns
:6  call fastcc void @dut_reshape([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)


 <State 17>: 0.00ns
ST_17: stg_89 [2/2] 0.00ns
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)


 <State 18>: 0.00ns
ST_18: stg_90 [1/2] 0.00ns
:7  call fastcc void @dut_dense.1([648 x i1]* %mem_conv1_0, [648 x i1]* %mem_conv2_0)


 <State 19>: 0.00ns
ST_19: stg_91 [2/2] 0.00ns
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)


 <State 20>: 1.57ns
ST_20: stg_92 [1/2] 0.00ns
:8  call fastcc void @dut_dense([648 x i1]* %mem_conv2_0, [648 x i1]* %mem_conv1_0)

ST_20: stg_93 [1/1] 1.57ns
:9  br label %4


 <State 21>: 4.38ns
ST_21: output_V [1/1] 0.00ns
:0  %output_V = phi i32 [ 0, %3 ], [ %phitmp_i, %._crit_edge.i ]

ST_21: max_id_V [1/1] 0.00ns
:1  %max_id_V = phi i4 [ 1, %3 ], [ %i_3, %._crit_edge.i ]

ST_21: max_id_V_cast2 [1/1] 0.00ns
:2  %max_id_V_cast2 = zext i4 %max_id_V to i32

ST_21: exitcond_i [1/1] 1.88ns
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

ST_21: empty_29 [1/1] 0.00ns
:4  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_21: stg_99 [1/1] 0.00ns
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

ST_21: newIndex18_i [1/1] 0.00ns
._crit_edge.i:0  %newIndex18_i = zext i4 %max_id_V to i64

ST_21: mem_conv1_0_addr [1/1] 0.00ns
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [648 x i1]* %mem_conv1_0, i64 0, i64 %newIndex18_i

ST_21: mem_conv1_0_load [2/2] 2.39ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_21: i_3 [1/1] 0.80ns
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

ST_21: stg_104 [1/1] 4.38ns
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

ST_21: stg_105 [1/1] 0.00ns
bnn_xcel.exit:1  ret void


 <State 22>: 3.76ns
ST_22: mem_conv1_0_load [1/2] 2.39ns
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

ST_22: phitmp_i [1/1] 1.37ns
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast2, i32 %output_V

ST_22: stg_108 [1/1] 0.00ns
._crit_edge.i:5  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ strm_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ strm_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_conv1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ threshold1_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold1_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ threshold2_V_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ b_fc2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty            (specinterface    ) [ 00000000000000000000000]
empty_26         (specinterface    ) [ 00000000000000000000000]
mem_conv1_0      (alloca           ) [ 00111111111111111111111]
mem_conv1_1      (alloca           ) [ 00111111111111100000000]
mem_conv1_2      (alloca           ) [ 00111111111111100000000]
mem_conv1_3      (alloca           ) [ 00111111111111100000000]
mem_conv1_4      (alloca           ) [ 00111111111111100000000]
mem_conv1_5      (alloca           ) [ 00111111111111100000000]
mem_conv1_6      (alloca           ) [ 00111111111111100000000]
mem_conv1_7      (alloca           ) [ 00111111111111100000000]
mem_conv2_0      (alloca           ) [ 00111111111111111111100]
mem_conv2_1      (alloca           ) [ 00111111111111100000000]
mem_conv2_2      (alloca           ) [ 00111111111111100000000]
mem_conv2_3      (alloca           ) [ 00111111111111100000000]
mem_conv2_4      (alloca           ) [ 00111111111111100000000]
mem_conv2_5      (alloca           ) [ 00111111111111100000000]
mem_conv2_6      (alloca           ) [ 00111111111111100000000]
mem_conv2_7      (alloca           ) [ 00111111111111100000000]
stg_41           (specbitsmap      ) [ 00000000000000000000000]
stg_42           (specbitsmap      ) [ 00000000000000000000000]
stg_43           (spectopmodule    ) [ 00000000000000000000000]
input_0          (alloca           ) [ 00111000000000000000000]
input_1          (alloca           ) [ 00111000000000000000000]
input_2          (alloca           ) [ 00111000000000000000000]
input_3          (alloca           ) [ 00111000000000000000000]
input_4          (alloca           ) [ 00111000000000000000000]
input_5          (alloca           ) [ 00111000000000000000000]
input_6          (alloca           ) [ 00111000000000000000000]
input_7          (alloca           ) [ 00111000000000000000000]
stg_52           (br               ) [ 01110000000000000000000]
i                (phi              ) [ 00100000000000000000000]
exitcond1        (icmp             ) [ 00110000000000000000000]
empty_27         (speclooptripcount) [ 00000000000000000000000]
i_2              (add              ) [ 01110000000000000000000]
stg_57           (br               ) [ 00000000000000000000000]
tmp_V_1          (read             ) [ 00010000000000000000000]
tmp              (trunc            ) [ 00000000000000000000000]
tmp_s            (bitconcatenate   ) [ 00010000000000000000000]
stg_61           (br               ) [ 00110000000000000000000]
Hi_assign        (phi              ) [ 00010000000000000000000]
Hi_assign_cast4  (zext             ) [ 00000000000000000000000]
Hi_assign_cast3  (zext             ) [ 00000000000000000000000]
exitcond         (icmp             ) [ 00110000000000000000000]
empty_28         (speclooptripcount) [ 00000000000000000000000]
j                (add              ) [ 00110000000000000000000]
stg_69           (br               ) [ 01110000000000000000000]
tmp_20           (bitselect        ) [ 00000000000000000000000]
tmp_7            (add              ) [ 00000000000000000000000]
newIndex1        (zext             ) [ 00000000000000000000000]
input_0_addr     (getelementptr    ) [ 00000000000000000000000]
stg_74           (store            ) [ 00000000000000000000000]
stg_75           (br               ) [ 00110000000000000000000]
stg_76           (call             ) [ 00000000000000000000000]
stg_78           (call             ) [ 00000000000000000000000]
stg_80           (call             ) [ 00000000000000000000000]
stg_82           (call             ) [ 00000000000000000000000]
stg_84           (call             ) [ 00000000000000000000000]
stg_86           (call             ) [ 00000000000000000000000]
stg_88           (call             ) [ 00000000000000000000000]
stg_90           (call             ) [ 00000000000000000000000]
stg_92           (call             ) [ 00000000000000000000000]
stg_93           (br               ) [ 00000000000000000000111]
output_V         (phi              ) [ 00000000000000000000011]
max_id_V         (phi              ) [ 00000000000000000000010]
max_id_V_cast2   (zext             ) [ 00000000000000000000001]
exitcond_i       (icmp             ) [ 00000000000000000000011]
empty_29         (speclooptripcount) [ 00000000000000000000000]
stg_99           (br               ) [ 00000000000000000000000]
newIndex18_i     (zext             ) [ 00000000000000000000000]
mem_conv1_0_addr (getelementptr    ) [ 00000000000000000000001]
i_3              (add              ) [ 00000000000000000000111]
stg_104          (write            ) [ 00000000000000000000000]
stg_105          (ret              ) [ 00000000000000000000000]
mem_conv1_0_load (load             ) [ 00000000000000000000000]
phitmp_i         (select           ) [ 00000000000000000000111]
stg_108          (br               ) [ 00000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="strm_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_conv1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="threshold1_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="threshold1_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="threshold1_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="threshold1_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="threshold1_V_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="threshold1_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="threshold1_V_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="threshold1_V_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold1_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="threshold2_V_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="threshold2_V_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="threshold2_V_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="threshold2_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="threshold2_V_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="threshold2_V_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="threshold2_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="threshold2_V_7">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold2_V_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="b_fc1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="w_fc1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="w_fc2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="b_fc2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_pad"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_conv"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_max_pool"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_reshape"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense.1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dut_dense"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="mem_conv1_0_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mem_conv1_1_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mem_conv1_2_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_2/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mem_conv1_3_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="mem_conv1_4_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="mem_conv1_5_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mem_conv1_6_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mem_conv1_7_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv1_7/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mem_conv2_0_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mem_conv2_1_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mem_conv2_2_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="mem_conv2_3_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_3/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mem_conv2_4_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mem_conv2_5_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_5/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="mem_conv2_6_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mem_conv2_7_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_conv2_7/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="input_0_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_0/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="input_1_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="input_2_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_2/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="input_3_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_3/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="input_4_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_4/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="input_5_alloca_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_5/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="input_6_alloca_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_6/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="input_7_alloca_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_V_1_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="stg_104_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_104/21 "/>
</bind>
</comp>

<comp id="241" class="1004" name="input_0_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="stg_74_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_74/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mem_conv1_0_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_conv1_0_addr/21 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mem_conv1_0_load/21 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="1"/>
<pin id="265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="4" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="Hi_assign_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="Hi_assign_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="Hi_assign/3 "/>
</bind>
</comp>

<comp id="285" class="1005" name="output_V_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_V (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="output_V_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="32" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_V/21 "/>
</bind>
</comp>

<comp id="298" class="1005" name="max_id_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="1"/>
<pin id="300" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="max_id_V_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="4" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_id_V/21 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_dut_max_pool_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="313" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="315" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="317" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="318" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="319" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="320" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="321" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="322" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="323" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="324" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="325" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="326" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="327" dir="0" index="17" bw="7" slack="0"/>
<pin id="328" dir="0" index="18" bw="6" slack="0"/>
<pin id="329" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_79/7 stg_85/13 "/>
</bind>
</comp>

<comp id="335" class="1004" name="grp_dut_conv_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="0" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="339" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="341" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="343" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="344" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="345" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="346" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="347" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="348" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="349" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="350" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="351" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="352" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="353" dir="0" index="17" bw="8" slack="0"/>
<pin id="354" dir="0" index="18" bw="8" slack="0"/>
<pin id="355" dir="0" index="19" bw="8" slack="0"/>
<pin id="356" dir="0" index="20" bw="8" slack="0"/>
<pin id="357" dir="0" index="21" bw="8" slack="0"/>
<pin id="358" dir="0" index="22" bw="8" slack="0"/>
<pin id="359" dir="0" index="23" bw="8" slack="0"/>
<pin id="360" dir="0" index="24" bw="8" slack="0"/>
<pin id="361" dir="0" index="25" bw="6" slack="0"/>
<pin id="362" dir="0" index="26" bw="7" slack="0"/>
<pin id="363" dir="0" index="27" bw="6" slack="0"/>
<pin id="364" dir="0" index="28" bw="1" slack="0"/>
<pin id="365" dir="0" index="29" bw="1" slack="0"/>
<pin id="366" dir="0" index="30" bw="1" slack="0"/>
<pin id="367" dir="1" index="31" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_77/5 stg_83/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_dut_reshape_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_87/15 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_dut_dense_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="0" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="405" dir="0" index="3" bw="1" slack="0"/>
<pin id="406" dir="0" index="4" bw="32" slack="0"/>
<pin id="407" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_91/19 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_dut_dense_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="415" dir="0" index="3" bw="32" slack="0"/>
<pin id="416" dir="0" index="4" bw="1" slack="0"/>
<pin id="417" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_89/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_dut_pad_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="425" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="427" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="428" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="429" dir="0" index="7" bw="1" slack="2147483647"/>
<pin id="430" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="431" dir="0" index="9" bw="1" slack="2147483647"/>
<pin id="432" dir="0" index="10" bw="1" slack="2147483647"/>
<pin id="433" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="434" dir="0" index="12" bw="1" slack="2147483647"/>
<pin id="435" dir="0" index="13" bw="1" slack="2147483647"/>
<pin id="436" dir="0" index="14" bw="1" slack="2147483647"/>
<pin id="437" dir="0" index="15" bw="1" slack="2147483647"/>
<pin id="438" dir="0" index="16" bw="1" slack="2147483647"/>
<pin id="439" dir="0" index="17" bw="6" slack="0"/>
<pin id="440" dir="0" index="18" bw="6" slack="0"/>
<pin id="441" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_62/2 stg_81/9 "/>
</bind>
</comp>

<comp id="447" class="1004" name="exitcond1_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="4" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="i_2_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="4" slack="0"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="3" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="Hi_assign_cast4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="6" slack="0"/>
<pin id="473" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast4/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="Hi_assign_cast3_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="Hi_assign_cast3/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="exitcond_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="0"/>
<pin id="481" dir="0" index="1" bw="6" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="j_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tmp_20_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="1"/>
<pin id="494" dir="0" index="2" bw="6" slack="0"/>
<pin id="495" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_20/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_7_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="newIndex1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex1/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="max_id_V_cast2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="max_id_V_cast2/21 "/>
</bind>
</comp>

<comp id="513" class="1004" name="exitcond_i_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="4" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/21 "/>
</bind>
</comp>

<comp id="519" class="1004" name="newIndex18_i_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex18_i/21 "/>
</bind>
</comp>

<comp id="524" class="1004" name="i_3_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/21 "/>
</bind>
</comp>

<comp id="530" class="1004" name="phitmp_i_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="1"/>
<pin id="533" dir="0" index="2" bw="32" slack="1"/>
<pin id="534" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="phitmp_i/22 "/>
</bind>
</comp>

<comp id="540" class="1005" name="i_2_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="545" class="1005" name="tmp_V_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="tmp_s_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="8" slack="1"/>
<pin id="552" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="558" class="1005" name="j_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="0"/>
<pin id="560" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="563" class="1005" name="max_id_V_cast2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_id_V_cast2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="mem_conv1_0_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="1"/>
<pin id="573" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_conv1_0_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="i_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="0"/>
<pin id="578" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="phitmp_i_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="135"><net_src comp="60" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="60" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="60" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="60" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="60" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="60" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="60" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="60" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="232"><net_src comp="78" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="130" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="2" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="100" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="100" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="68" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="90" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="289" pin="4"/><net_sink comp="234" pin=2"/></net>

<net id="297"><net_src comp="289" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="330"><net_src comp="110" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="331"><net_src comp="104" pin="0"/><net_sink comp="309" pin=17"/></net>

<net id="332"><net_src comp="88" pin="0"/><net_sink comp="309" pin=18"/></net>

<net id="333"><net_src comp="114" pin="0"/><net_sink comp="309" pin=17"/></net>

<net id="334"><net_src comp="112" pin="0"/><net_sink comp="309" pin=18"/></net>

<net id="368"><net_src comp="102" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="335" pin=17"/></net>

<net id="370"><net_src comp="10" pin="0"/><net_sink comp="335" pin=18"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="335" pin=19"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="335" pin=20"/></net>

<net id="373"><net_src comp="16" pin="0"/><net_sink comp="335" pin=21"/></net>

<net id="374"><net_src comp="18" pin="0"/><net_sink comp="335" pin=22"/></net>

<net id="375"><net_src comp="20" pin="0"/><net_sink comp="335" pin=23"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="335" pin=24"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="335" pin=25"/></net>

<net id="378"><net_src comp="104" pin="0"/><net_sink comp="335" pin=26"/></net>

<net id="379"><net_src comp="106" pin="0"/><net_sink comp="335" pin=27"/></net>

<net id="380"><net_src comp="108" pin="0"/><net_sink comp="335" pin=28"/></net>

<net id="381"><net_src comp="4" pin="0"/><net_sink comp="335" pin=29"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="335" pin=30"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="335" pin=17"/></net>

<net id="384"><net_src comp="26" pin="0"/><net_sink comp="335" pin=18"/></net>

<net id="385"><net_src comp="28" pin="0"/><net_sink comp="335" pin=19"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="335" pin=20"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="335" pin=21"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="335" pin=22"/></net>

<net id="389"><net_src comp="36" pin="0"/><net_sink comp="335" pin=23"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="335" pin=24"/></net>

<net id="391"><net_src comp="104" pin="0"/><net_sink comp="335" pin=25"/></net>

<net id="392"><net_src comp="114" pin="0"/><net_sink comp="335" pin=26"/></net>

<net id="393"><net_src comp="116" pin="0"/><net_sink comp="335" pin=27"/></net>

<net id="394"><net_src comp="118" pin="0"/><net_sink comp="335" pin=28"/></net>

<net id="400"><net_src comp="120" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="408"><net_src comp="124" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="401" pin=4"/></net>

<net id="418"><net_src comp="122" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="40" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="420"><net_src comp="42" pin="0"/><net_sink comp="411" pin=4"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="443"><net_src comp="86" pin="0"/><net_sink comp="421" pin=17"/></net>

<net id="444"><net_src comp="88" pin="0"/><net_sink comp="421" pin=18"/></net>

<net id="445"><net_src comp="104" pin="0"/><net_sink comp="421" pin=17"/></net>

<net id="446"><net_src comp="112" pin="0"/><net_sink comp="421" pin=18"/></net>

<net id="451"><net_src comp="267" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="267" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="267" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="80" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="82" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="278" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="278" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="278" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="92" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="278" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="96" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="98" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="475" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="498"><net_src comp="491" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="503"><net_src comp="471" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="512"><net_src comp="302" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="302" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="126" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="302" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="528"><net_src comp="302" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="76" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="535"><net_src comp="258" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="285" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="543"><net_src comp="453" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="548"><net_src comp="228" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="553"><net_src comp="463" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="561"><net_src comp="485" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="566"><net_src comp="509" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="574"><net_src comp="252" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="579"><net_src comp="524" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="584"><net_src comp="530" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="289" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out_V_V | {21 }
 - Input state : 
	Port: dut : strm_in_V_V | {2 }
	Port: dut : w_conv1 | {5 6 11 12 }
	Port: dut : w_conv2 | {5 6 11 12 }
	Port: dut : threshold1_V_0 | {5 6 }
	Port: dut : threshold1_V_1 | {5 6 }
	Port: dut : threshold1_V_2 | {5 6 }
	Port: dut : threshold1_V_3 | {5 6 }
	Port: dut : threshold1_V_4 | {5 6 }
	Port: dut : threshold1_V_5 | {5 6 }
	Port: dut : threshold1_V_6 | {5 6 }
	Port: dut : threshold1_V_7 | {5 6 }
	Port: dut : threshold2_V_0 | {11 12 }
	Port: dut : threshold2_V_1 | {11 12 }
	Port: dut : threshold2_V_2 | {11 12 }
	Port: dut : threshold2_V_3 | {11 12 }
	Port: dut : threshold2_V_4 | {11 12 }
	Port: dut : threshold2_V_5 | {11 12 }
	Port: dut : threshold2_V_6 | {11 12 }
	Port: dut : threshold2_V_7 | {11 12 }
	Port: dut : b_fc1 | {17 18 }
	Port: dut : w_fc1 | {17 18 }
	Port: dut : w_fc2 | {19 20 }
	Port: dut : b_fc2 | {19 20 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		stg_57 : 2
		tmp : 1
		tmp_s : 2
	State 3
		Hi_assign_cast4 : 1
		Hi_assign_cast3 : 1
		exitcond : 1
		j : 1
		stg_69 : 2
		tmp_20 : 2
		tmp_7 : 2
		newIndex1 : 3
		input_0_addr : 4
		stg_74 : 5
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		max_id_V_cast2 : 1
		exitcond_i : 1
		stg_99 : 2
		newIndex18_i : 1
		mem_conv1_0_addr : 2
		mem_conv1_0_load : 3
		i_3 : 1
		stg_104 : 1
	State 22
		phitmp_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|          | grp_dut_max_pool_fu_309 |    9    | 140.753 |   2521  |  19231  |
|          |   grp_dut_conv_fu_335   |    21   |  70.018 |   6057  |   5297  |
|   call   |  grp_dut_reshape_fu_395 |    0    |  19.89  |   5120  |   5040  |
|          |   grp_dut_dense_fu_401  |    5    |  17.281 |   1172  |   1793  |
|          |  grp_dut_dense_1_fu_411 |    5    |  15.71  |   1114  |   1739  |
|          |    grp_dut_pad_fu_421   |    5    |  42.417 |   583   |   600   |
|----------|-------------------------|---------|---------|---------|---------|
|  select  |     phitmp_i_fu_530     |    0    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        i_2_fu_453       |    0    |    0    |    0    |    4    |
|    add   |         j_fu_485        |    0    |    0    |    0    |    6    |
|          |       tmp_7_fu_499      |    0    |    0    |    0    |    8    |
|          |        i_3_fu_524       |    0    |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|---------|
|          |     exitcond1_fu_447    |    0    |    0    |    0    |    2    |
|   icmp   |     exitcond_fu_479     |    0    |    0    |    0    |    3    |
|          |    exitcond_i_fu_513    |    0    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|---------|
|   read   |   tmp_V_1_read_fu_228   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   write  |   stg_104_write_fu_234  |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   trunc  |        tmp_fu_459       |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_463      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |  Hi_assign_cast4_fu_471 |    0    |    0    |    0    |    0    |
|          |  Hi_assign_cast3_fu_475 |    0    |    0    |    0    |    0    |
|   zext   |     newIndex1_fu_504    |    0    |    0    |    0    |    0    |
|          |  max_id_V_cast2_fu_509  |    0    |    0    |    0    |    0    |
|          |   newIndex18_i_fu_519   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_20_fu_491      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    45   | 306.069 |  16567  |  33761  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|     b_fc1    |    1   |    0   |    0   |
|     b_fc2    |    0   |   32   |    5   |
|    input_0   |    0   |    2   |   11   |
|    input_1   |    0   |    2   |   11   |
|    input_2   |    0   |    2   |   11   |
|    input_3   |    0   |    2   |   11   |
|    input_4   |    0   |    2   |   11   |
|    input_5   |    0   |    2   |   11   |
|    input_6   |    0   |    2   |   11   |
|    input_7   |    0   |    2   |   11   |
|  mem_conv1_0 |    1   |    0   |    0   |
|  mem_conv1_1 |    1   |    0   |    0   |
|  mem_conv1_2 |    1   |    0   |    0   |
|  mem_conv1_3 |    1   |    0   |    0   |
|  mem_conv1_4 |    1   |    0   |    0   |
|  mem_conv1_5 |    1   |    0   |    0   |
|  mem_conv1_6 |    1   |    0   |    0   |
|  mem_conv1_7 |    1   |    0   |    0   |
|  mem_conv2_0 |    1   |    0   |    0   |
|  mem_conv2_1 |    1   |    0   |    0   |
|  mem_conv2_2 |    1   |    0   |    0   |
|  mem_conv2_3 |    1   |    0   |    0   |
|  mem_conv2_4 |    1   |    0   |    0   |
|  mem_conv2_5 |    1   |    0   |    0   |
|  mem_conv2_6 |    1   |    0   |    0   |
|  mem_conv2_7 |    1   |    0   |    0   |
|threshold1_V_0|    1   |    0   |    0   |
|threshold1_V_1|    1   |    0   |    0   |
|threshold1_V_2|    1   |    0   |    0   |
|threshold1_V_3|    1   |    0   |    0   |
|threshold1_V_4|    1   |    0   |    0   |
|threshold1_V_5|    1   |    0   |    0   |
|threshold1_V_6|    1   |    0   |    0   |
|threshold1_V_7|    1   |    0   |    0   |
|threshold2_V_0|    1   |    0   |    0   |
|threshold2_V_1|    1   |    0   |    0   |
|threshold2_V_2|    1   |    0   |    0   |
|threshold2_V_3|    1   |    0   |    0   |
|threshold2_V_4|    1   |    0   |    0   |
|threshold2_V_5|    1   |    0   |    0   |
|threshold2_V_6|    1   |    0   |    0   |
|threshold2_V_7|    1   |    0   |    0   |
|    w_conv1   |    1   |    0   |    0   |
|    w_conv2   |    1   |    0   |    0   |
|     w_fc1    |    8   |    0   |    0   |
|     w_fc2    |    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |   44   |   48   |   93   |
+--------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    Hi_assign_reg_274   |    6   |
|       i_2_reg_540      |    4   |
|       i_3_reg_576      |    4   |
|        i_reg_263       |    4   |
|        j_reg_558       |    6   |
| max_id_V_cast2_reg_563 |   32   |
|    max_id_V_reg_298    |    4   |
|mem_conv1_0_addr_reg_571|   10   |
|    output_V_reg_285    |   32   |
|    phitmp_i_reg_581    |   32   |
|     tmp_V_1_reg_545    |   32   |
|      tmp_s_reg_550     |    8   |
+------------------------+--------+
|          Total         |   174  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_258    |  p0  |   2  |  10  |   20   ||    10   |
|     output_V_reg_285    |  p0  |   2  |  32  |   64   ||    32   |
| grp_dut_max_pool_fu_309 |  p17 |   2  |   7  |   14   |
| grp_dut_max_pool_fu_309 |  p18 |   2  |   6  |   12   |
|   grp_dut_conv_fu_335   |  p17 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p18 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p19 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p20 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p21 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p22 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p23 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p24 |   2  |   8  |   16   ||    8    |
|   grp_dut_conv_fu_335   |  p25 |   2  |   6  |   12   |
|   grp_dut_conv_fu_335   |  p26 |   2  |   7  |   14   |
|   grp_dut_conv_fu_335   |  p27 |   2  |   6  |   12   |
|   grp_dut_conv_fu_335   |  p28 |   2  |   1  |    2   |
|    grp_dut_pad_fu_421   |  p17 |   2  |   6  |   12   |
|    grp_dut_pad_fu_421   |  p18 |   2  |   6  |   12   |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   302  ||  28.278 ||   106   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   45   |   306  |  16567 |  33761 |
|   Memory  |   44   |    -   |    -   |   48   |   93   |
|Multiplexer|    -   |    -   |   28   |    -   |   106  |
|  Register |    -   |    -   |    -   |   174  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   44   |   45   |   334  |  16789 |  33960 |
+-----------+--------+--------+--------+--------+--------+
