

================================================================
== Vitis HLS Report for 'EvalCircuit'
================================================================
* Date:           Mon Nov 17 18:41:28 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.978 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   577873|   577873|  2.889 ms|  2.889 ms|  577873|  577873|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+
        |grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56  |EvalCircuit_Pipeline_VITIS_LOOP_100_1  |     1603|     1603|  8.015 us|  8.015 us|    1602|    1602|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72  |EvalCircuit_Pipeline_VITIS_LOOP_107_2  |   576267|   576267|  2.881 ms|  2.881 ms|  576261|  576261|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.84>
ST_1 : Operation 5 [1/1] (1.21ns)   --->   "%extended_witness = alloca i64 1" [gatebygate.cpp:96]   --->   Operation 5 'alloca' 'extended_witness' <Predicate = true> <Delay = 1.21>
ST_1 : Operation 6 [2/2] (1.62ns)   --->   "%call_ln0 = call void @EvalCircuit_Pipeline_VITIS_LOOP_100_1, i8 %witness, i1 %extended_witness, i1 %u_0, i1 %u_1, i8 %d_strm, i1 %d_strm_cp"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 1.62> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 7 [1/2] (2.05ns)   --->   "%call_ln0 = call void @EvalCircuit_Pipeline_VITIS_LOOP_100_1, i8 %witness, i1 %extended_witness, i1 %u_0, i1 %u_1, i8 %d_strm, i1 %d_strm_cp"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 2.81>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%fence_ln107 = fence void @_ssdm_op_Fence, i8 %witness, i8 %d_strm, i1 %d_strm_cp, i32 4294967295, i128 %circuit, i8 %d_strm, i1 %d_strm_cp, i256 %a0_strm, i128 %a1_strm, i32 0" [gatebygate.cpp:107]   --->   Operation 8 'fence' 'fence_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%fence_ln107 = fence void @_ssdm_op_Fence, i8 %witness, i8 %d_strm, i1 %d_strm_cp, i32 4294967295, i128 %circuit, i8 %d_strm, i1 %d_strm_cp, i256 %a0_strm, i128 %a1_strm, i32 0" [gatebygate.cpp:107]   --->   Operation 9 'fence' 'fence_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [2/2] (2.81ns)   --->   "%call_ln0 = call void @EvalCircuit_Pipeline_VITIS_LOOP_107_2, i8 %d_strm, i1 %d_strm_cp, i128 %V_0, i128 %V_1, i256 %a0_strm, i128 %a1_strm, i128 %circuit, i1 %extended_witness, i1 %u_0, i1 %u_1"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 2.81> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_0, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %V_1, i64 666, i64 24, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %u_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %d_strm, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %circuit, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %witness, void @empty_26, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a0_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %a1_strm, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %d_strm_cp, void @empty_46, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @EvalCircuit_Pipeline_VITIS_LOOP_107_2, i8 %d_strm, i1 %d_strm_cp, i128 %V_0, i128 %V_1, i256 %a0_strm, i128 %a1_strm, i128 %circuit, i1 %extended_witness, i1 %u_0, i1 %u_1"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln130 = ret" [gatebygate.cpp:130]   --->   Operation 22 'ret' 'ret_ln130' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ u_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ u_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[12]; IO mode=ap_memory:ce=0
Port [ witness]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ circuit]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ d_strm_cp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a0_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a1_strm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
extended_witness  (alloca       ) [ 00111]
call_ln0          (call         ) [ 00000]
fence_ln107       (fence        ) [ 00000]
fence_ln107       (fence        ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specmemcore_ln0   (specmemcore  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ln0          (call         ) [ 00000]
ret_ln130         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="u_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_0"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="u_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_0"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_1"/><MemPortTyVec>1 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="witness">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="witness"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="circuit">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="circuit"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="d_strm">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="d_strm_cp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_strm_cp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a0_strm">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a0_strm"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a1_strm">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a1_strm"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EvalCircuit_Pipeline_VITIS_LOOP_100_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Fence"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EvalCircuit_Pipeline_VITIS_LOOP_107_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="extended_witness_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="extended_witness/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="0" index="3" bw="1" slack="0"/>
<pin id="61" dir="0" index="4" bw="1" slack="0"/>
<pin id="62" dir="0" index="5" bw="8" slack="0"/>
<pin id="63" dir="0" index="6" bw="1" slack="0"/>
<pin id="64" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="0" index="3" bw="128" slack="0"/>
<pin id="77" dir="0" index="4" bw="128" slack="0"/>
<pin id="78" dir="0" index="5" bw="256" slack="0"/>
<pin id="79" dir="0" index="6" bw="128" slack="0"/>
<pin id="80" dir="0" index="7" bw="128" slack="0"/>
<pin id="81" dir="0" index="8" bw="1" slack="2147483647"/>
<pin id="82" dir="0" index="9" bw="1" slack="0"/>
<pin id="83" dir="0" index="10" bw="1" slack="0"/>
<pin id="84" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="fence_ln107_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="0" index="2" bw="8" slack="0"/>
<pin id="99" dir="0" index="3" bw="1" slack="0"/>
<pin id="100" dir="0" index="4" bw="1" slack="0"/>
<pin id="101" dir="0" index="5" bw="128" slack="0"/>
<pin id="102" dir="0" index="6" bw="8" slack="0"/>
<pin id="103" dir="0" index="7" bw="1" slack="0"/>
<pin id="104" dir="0" index="8" bw="256" slack="0"/>
<pin id="105" dir="0" index="9" bw="128" slack="0"/>
<pin id="106" dir="0" index="10" bw="1" slack="0"/>
<pin id="107" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln107/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="fence_ln107_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="0"/>
<pin id="123" dir="0" index="3" bw="1" slack="0"/>
<pin id="124" dir="0" index="4" bw="1" slack="0"/>
<pin id="125" dir="0" index="5" bw="128" slack="0"/>
<pin id="126" dir="0" index="6" bw="8" slack="0"/>
<pin id="127" dir="0" index="7" bw="1" slack="0"/>
<pin id="128" dir="0" index="8" bw="256" slack="0"/>
<pin id="129" dir="0" index="9" bw="128" slack="0"/>
<pin id="130" dir="0" index="10" bw="1" slack="0"/>
<pin id="131" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fence(30) " fcode="fence"/>
<opset="fence_ln107/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="52" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="56" pin=4"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="56" pin=5"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="56" pin=6"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="72" pin=5"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="72" pin=6"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="72" pin=7"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="72" pin=9"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="72" pin=10"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="95" pin=4"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="95" pin=5"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="95" pin=6"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="95" pin=7"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="95" pin=8"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="95" pin=9"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="95" pin=10"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="119" pin=5"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="119" pin=6"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="119" pin=7"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="119" pin=8"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="119" pin=9"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="119" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: u_0 | {3 4 }
	Port: u_1 | {3 4 }
	Port: V_0 | {3 4 }
	Port: V_1 | {3 4 }
	Port: d_strm | {1 2 3 4 }
	Port: d_strm_cp | {1 2 3 4 }
	Port: a0_strm | {3 4 }
	Port: a1_strm | {3 4 }
 - Input state : 
	Port: EvalCircuit : u_0 | {1 2 3 4 }
	Port: EvalCircuit : u_1 | {1 2 3 4 }
	Port: EvalCircuit : V_0 | {3 4 }
	Port: EvalCircuit : V_1 | {3 4 }
	Port: EvalCircuit : witness | {1 2 }
	Port: EvalCircuit : circuit | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|   call   | grp_EvalCircuit_Pipeline_VITIS_LOOP_100_1_fu_56 |  0.774  |    58   |    58   |
|          | grp_EvalCircuit_Pipeline_VITIS_LOOP_107_2_fu_72 | 5.65529 |   5002  |  59954  |
|----------|-------------------------------------------------|---------|---------|---------|
|   fence  |                fence_ln107_fu_95                |    0    |    0    |    0    |
|          |                fence_ln107_fu_119               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 | 6.42929 |   5060  |  60012  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|extended_witness|    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |    0   |    0   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |  5060  |  60012 |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    6   |  5060  |  60012 |    0   |
+-----------+--------+--------+--------+--------+--------+
