<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="axi4_amm_bridge_synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/axi4_amm_bridge_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi4_lite_amm_bridge_synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/axi4_lite_amm_bridge_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axi_clock_converter_128D32AW_synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/axi_clock_converter_128D32AW_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="axilite_clock_converter_32d32aw_synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/axilite_clock_converter_32d32aw_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="mult_64wx64w_unsigned_synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/mult_64wx64w_unsigned_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/media/wanner/work/work/fpga_prj/Xmrig-fpga/xmrig_X1_brd/CNv4_top/xdma_0_ex.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="axi4_amm_bridge_synth_1"/>
		<Parent Id="axi4_lite_amm_bridge_synth_1"/>
		<Parent Id="axi_clock_converter_128D32AW_synth_1"/>
		<Parent Id="axilite_clock_converter_32d32aw_synth_1"/>
		<Parent Id="mult_64wx64w_unsigned_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

