-c: script in C language to check the results of the simulation
-report: folders with the reports of the different synthesis performed
-sim: .do script to make automatic the VHDL simulation and files with inputs, expected outputs and evaluated outputs
only the Bash script has to be executed to perform simulation and check of results
-scr: all the VHDL files with the multiplier description
-tb: testbench files
-syn: bash script to open synopsys + script to use to make automatic the synthesis
