<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: /cygdrive/e/share/contiki/cpu/cc2430/cc2430_sfr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.4 -->
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Contiki 2.5</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_8250ce792a7fa8cc4c5147b6b30e941a.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_06679804dc94c0f3294eee9388b0fc6c.html">cc2430</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">cc2430_sfr.h</div>  </div>
</div>
<div class="contents">
<a href="a00791.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment"> *</span>
<a name="l00003"></a>00003 <span class="comment"> * \file cc2430_sfr.h</span>
<a name="l00004"></a>00004 <span class="comment"> * \brief CC2430 registers header file for CC2430.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> *  Definitions for CC2430 SFR registers.</span>
<a name="l00007"></a>00007 <span class="comment"> *   </span>
<a name="l00008"></a>00008 <span class="comment"> *      </span>
<a name="l00009"></a>00009 <span class="comment"> */</span>
<a name="l00010"></a>00010 
<a name="l00011"></a>00011 <span class="preprocessor">#ifndef REG_CC2430_H</span>
<a name="l00012"></a>00012 <span class="preprocessor"></span><span class="preprocessor">#define REG_CC2430_H</span>
<a name="l00013"></a>00013 <span class="preprocessor"></span>
<a name="l00014"></a>00014 <span class="comment">/*  BYTE Register  */</span>
<a name="l00015"></a>00015 
<a name="l00016"></a>00016 __sfr __at (0x80) P0   ;
<a name="l00017"></a>00017 <span class="comment">/* P0 */</span>
<a name="l00018"></a>00018 __sbit __at (0x87) P0_7 ;
<a name="l00019"></a>00019 __sbit __at (0x86) P0_6 ;
<a name="l00020"></a>00020 __sbit __at (0x85) P0_5 ;
<a name="l00021"></a>00021 __sbit __at (0x84) P0_4 ;
<a name="l00022"></a>00022 __sbit __at (0x83) P0_3 ;
<a name="l00023"></a>00023 __sbit __at (0x82) P0_2 ;
<a name="l00024"></a>00024 __sbit __at (0x81) P0_1 ;
<a name="l00025"></a>00025 __sbit __at (0x80) P0_0 ;
<a name="l00026"></a>00026 
<a name="l00027"></a>00027 __sfr __at (0x81) SP   ;
<a name="l00028"></a>00028 __sfr __at (0x82) DPL0  ;
<a name="l00029"></a>00029 __sfr __at (0x83) DPH0  ;
<a name="l00030"></a>00030 <span class="comment">/*DPL and DPH correspond DPL0 and DPH0 (82-83)*/</span>
<a name="l00031"></a>00031 __sfr __at (0x84)   DPL1;
<a name="l00032"></a>00032 __sfr __at (0x85)   DPH1;
<a name="l00033"></a>00033 __sfr __at (0x86)   U0CSR;
<a name="l00034"></a>00034 <span class="preprocessor">#define U_MODE  0x80</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define U_RE    0x40</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define U_SLAVE 0x20</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define U_FE    0x10</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define U_ERR   0x08</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span><span class="preprocessor">#define U_RXB   0x04</span>
<a name="l00040"></a>00040 <span class="preprocessor"></span><span class="preprocessor">#define U_TXB   0x02</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define U_ACTIVE 0x01</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 __sfr __at (0x87) PCON ;
<a name="l00044"></a>00044 <span class="comment">/*  PCON (0x87) */</span>
<a name="l00045"></a>00045 <span class="preprocessor">#define IDLE 0x01</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 __sfr __at (0x88) TCON ;
<a name="l00048"></a>00048 <span class="comment">/*  TCON (0x88) */</span>
<a name="l00049"></a>00049 __sbit __at (0x8F) TCON_URX1IF;
<a name="l00050"></a>00050 <span class="comment">/*__sbit __at (0x8E) RES;*/</span>
<a name="l00051"></a>00051 __sbit __at (0x8D) TCON_ADCIF;
<a name="l00052"></a>00052 <span class="comment">/*__sbit __at (0x8C) RES;*/</span>
<a name="l00053"></a>00053 __sbit __at (0x8B) TCON_URX0IF;
<a name="l00054"></a>00054 __sbit __at (0x8A) TCON_IT1;
<a name="l00055"></a>00055 __sbit __at (0x89) TCON_RFERRIF;
<a name="l00056"></a>00056 __sbit __at (0x88) TCON_IT0;
<a name="l00057"></a>00057 
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 __sfr __at (0x89)   P0IFG;
<a name="l00060"></a>00060 __sfr __at (0x8A)   P1IFG;
<a name="l00061"></a>00061 __sfr __at (0x8B)   P2IFG;
<a name="l00062"></a>00062 __sfr __at (0x8C)   PICTL;
<a name="l00063"></a>00063 <span class="comment">/*PICTL bits*/</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define PADSC   0x40</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#define P2IEN   0x20</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#define P0IENH  0x10</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define P0IENL  0x08</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="preprocessor">#define P2ICON  0x04</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span><span class="preprocessor">#define P1ICON  0x02</span>
<a name="l00070"></a>00070 <span class="preprocessor"></span><span class="preprocessor">#define P0ICON  0x01</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>
<a name="l00072"></a>00072 __sfr __at (0x8D)   P1IEN;
<a name="l00073"></a>00073 __sfr __at (0x8F)   P0INP;
<a name="l00074"></a>00074 
<a name="l00075"></a>00075 __sfr __at (0x90) P1   ;
<a name="l00076"></a>00076 <span class="comment">/* P1 */</span>
<a name="l00077"></a>00077 __sbit __at (0x90) P1_0 ;
<a name="l00078"></a>00078 __sbit __at (0x91) P1_1 ;
<a name="l00079"></a>00079 __sbit __at (0x92) P1_2 ;
<a name="l00080"></a>00080 __sbit __at (0x93) P1_3 ;
<a name="l00081"></a>00081 __sbit __at (0x94) P1_4 ;
<a name="l00082"></a>00082 __sbit __at (0x95) P1_5 ;
<a name="l00083"></a>00083 __sbit __at (0x96) P1_6 ;
<a name="l00084"></a>00084 __sbit __at (0x97) P1_7 ;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 __sfr __at (0x91)   RFIM;
<a name="l00087"></a>00087 __sfr __at (0x92)   DPS;
<a name="l00088"></a>00088 __sfr __at (0x93)   _XPAGE; <span class="comment">/*MPAGE as paging register for sdcc*/</span>
<a name="l00089"></a>00089 __sfr __at (0x94)   T2CMP;
<a name="l00090"></a>00090 __sfr __at (0x95)   ST0;
<a name="l00091"></a>00091 __sfr __at (0x96)   ST1;
<a name="l00092"></a>00092 __sfr __at (0x97)   ST2;
<a name="l00093"></a>00093 __sfr __at (0x98)   S0CON ;
<a name="l00094"></a>00094 
<a name="l00095"></a>00095 __sbit __at (0x99) S0CON_ENCIF_1;
<a name="l00096"></a>00096 __sbit __at (0x98) S0CON_ENCIF_0;
<a name="l00097"></a>00097 
<a name="l00098"></a>00098 __sfr __at (0x99)   HSRC;
<a name="l00099"></a>00099 __sfr __at (0x9A)   IEN2;
<a name="l00100"></a>00100 <span class="comment">/*IEN2 bits*/</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define WDTIE   0x20</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define P1IE    0x10</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define UTX1IE  0x08</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define UTX0IE  0x04</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define P2IE    0x02</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define RFIE    0x01</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>__sfr __at (0x9B)   S1CON;
<a name="l00108"></a>00108 <span class="comment">/*S1CON bits*/</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define RFIF_1  0x02</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define RFIF_0  0x01</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span>__sfr __at (0x9C)   T2PEROF0;
<a name="l00112"></a>00112 __sfr __at (0x9D)   T2PEROF1;
<a name="l00113"></a>00113 __sfr __at (0x9E)   T2PEROF2;
<a name="l00114"></a>00114 <span class="comment">/*T2PEROF2 bits*/</span>
<a name="l00115"></a>00115 <span class="preprocessor">#define CMPIM   0x80</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define PERIM   0x40</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define OFCMPIM 0x20</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor">#define PEROF23 0x08</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#define PEROF22 0x04</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#define PEROF21 0x02</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define PEROF20 0x01</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a>00124 __sfr __at (0x9F) FMAP;
<a name="l00125"></a>00125 __sfr __at (0x9F) PSBANK;
<a name="l00126"></a>00126 
<a name="l00127"></a>00127 __sfr __at (0xA0) P2   ;
<a name="l00128"></a>00128 <span class="comment">/* P2 */</span>
<a name="l00129"></a>00129 __sbit __at (0xA0) P2_0 ;
<a name="l00130"></a>00130 __sbit __at (0xA1) P2_1 ;
<a name="l00131"></a>00131 __sbit __at (0xA2) P2_2 ;
<a name="l00132"></a>00132 __sbit __at (0xA3) P2_3 ;
<a name="l00133"></a>00133 __sbit __at (0xA4) P2_4 ;
<a name="l00134"></a>00134 <span class="comment">/*__sbit __at (0xA5) P2_5 ;</span>
<a name="l00135"></a>00135 <span class="comment">__sbit __at (0xA6) P2_6 ;</span>
<a name="l00136"></a>00136 <span class="comment">__sbit __at (0xA7) P2_7 ;*/</span>
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 __sfr __at (0xA1)   T2OF0;
<a name="l00139"></a>00139 __sfr __at (0xA2)   T2OF1;
<a name="l00140"></a>00140 __sfr __at (0xA3)   T2OF2;
<a name="l00141"></a>00141 __sfr __at (0xA4)   T2CAPLPL;
<a name="l00142"></a>00142 __sfr __at (0xA5)   T2CAPHPH;
<a name="l00143"></a>00143 __sfr __at (0xA6)   T2TLD;
<a name="l00144"></a>00144 __sfr __at (0xA7)   T2THD;
<a name="l00145"></a>00145 
<a name="l00146"></a>00146 __sfr __at (0xA8) IE   ;
<a name="l00147"></a>00147 __sfr __at (0xA8)   IEN0;
<a name="l00148"></a>00148 <span class="comment">/*IEN0 bits*/</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define IEN0_EA_MASK    0x80</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define STIE    0x20</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#define ENCIE   0x10</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="preprocessor">#define URX1IE  0x08</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#define URX0IE  0x04</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#define ADCIE   0x02</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="preprocessor">#define RFERRIE 0x01</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span><span class="comment">/*  IEN0 (0xA8) */</span>
<a name="l00157"></a>00157 __sbit __at (0xAF) EA;
<a name="l00158"></a>00158 __sbit __at (0xAF) IEN0_EA;
<a name="l00159"></a>00159 <span class="comment">/*__sbit __at (0xAE) RES;*/</span>
<a name="l00160"></a>00160 __sbit __at (0xAD) IEN0_STIE;
<a name="l00161"></a>00161 __sbit __at (0xAC) IEN0_ENCIE;
<a name="l00162"></a>00162 __sbit __at (0xAB) IEN0_URX1IE;
<a name="l00163"></a>00163 __sbit __at (0xAA) IEN0_URX0IE;
<a name="l00164"></a>00164 __sbit __at (0xA9) IEN0_ADCIE;
<a name="l00165"></a>00165 __sbit __at (0xA8) IEN0_RFERRIE;
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 __sfr __at (0xA9)   IP0;
<a name="l00168"></a>00168 <span class="comment">/*IP0 bits*/</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define IP0_5   0x20</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#define IP0_4   0x10</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define IP0_3   0x08</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define IP0_2   0x04</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define IP0_1   0x02</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define IP0_0   0x01</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>__sfr __at (0xAB)   FWT;
<a name="l00176"></a>00176 __sfr __at (0xAC)   FADDRL;
<a name="l00177"></a>00177 __sfr __at (0xAD)   FADDRH;
<a name="l00178"></a>00178 
<a name="l00179"></a>00179 __sfr __at (0xAE)   FCTL;
<a name="l00180"></a>00180 <span class="preprocessor">#define F_BUSY  0x80</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define F_SWBSY 0x40</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define F_CONTRD 0x10</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define F_WRITE 0x02</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="preprocessor">#define F_ERASE 0x01</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>__sfr __at (0xAF)   FWDATA;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="comment">/*No port 3 (0xB0)*/</span>
<a name="l00188"></a>00188 __sfr __at (0xB1)   ENCDI;
<a name="l00189"></a>00189 __sfr __at (0xB2)   ENCDO;
<a name="l00190"></a>00190 __sfr __at (0xB3)   ENCCS;
<a name="l00191"></a>00191 <span class="preprocessor">#define CCS_MODE2       0x40</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define CCS_MODE1       0x20</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define CCS_MODE0       0x10</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define CCS_RDY         0x08</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="preprocessor">#define CCS_CMD1        0x04</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#define CCS_CMD0        0x02</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define CCS_ST          0x01</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>__sfr __at (0xB4)   ADCCON1;
<a name="l00199"></a>00199 <span class="comment">/*ADCCON1 bits*/</span>
<a name="l00200"></a>00200 <span class="preprocessor">#define ADEOC   0x80</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define ADST    0x40</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#define ADSTS1  0x20</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#define ADSTS0  0x10</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#define ADRCTRL1        0x08</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define ADRCTRL0        0x04</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>__sfr __at (0xB5)   ADCCON2;
<a name="l00207"></a>00207 <span class="comment">/*ADCCON2 bits*/</span>
<a name="l00208"></a>00208 <span class="preprocessor">#define ADSREF1 0x80</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#define ADSREF0 0x40</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#define ADSDIV1 0x20</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#define ADSDIV0 0x10</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define ADSCH3  0x08</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define ADSCH2  0x04</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define ADSCH1  0x02</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define ADSCH0  0x01</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>__sfr __at (0xB6)   ADCCON3;
<a name="l00217"></a>00217 <span class="comment">/*ADCCON3 bits*/</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define ADEREF1 0x80</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define ADEREF0 0x40</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define ADEDIV1 0x20</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define ADEDIV0 0x10</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define ADECH3  0x08</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#define ADECH2  0x04</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#define ADECH1  0x02</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#define ADECH0  0x01</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00227"></a>00227 __sfr __at (0xB7)   RCCTL;
<a name="l00228"></a>00228 <span class="preprocessor">#undef IP  </span><span class="comment">/*this is 0xb8 in base core*/</span>
<a name="l00229"></a>00229 
<a name="l00230"></a>00230 __sfr __at (0xB8)   IEN1;
<a name="l00231"></a>00231 <span class="comment">/*IEN1 bits*/</span>
<a name="l00232"></a>00232 <span class="preprocessor">#define P0IE    0x20</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span><span class="preprocessor">#define T4IE    0x10</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span><span class="preprocessor">#define T3IE    0x08</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span><span class="preprocessor">#define T2IE    0x04</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define T1IE    0x02</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define DMAIE   0x01</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="comment">/*  IEN1 (0xB8) */</span>
<a name="l00239"></a>00239 <span class="comment">/*__sbit __at (0xBF) IEN1_RES;*/</span>
<a name="l00240"></a>00240 <span class="comment">/*__sbit __at (0xBE) RES;*/</span>
<a name="l00241"></a>00241 __sbit __at (0xBD) IEN1_P0IE;
<a name="l00242"></a>00242 __sbit __at (0xBC) IEN1_T4IE;
<a name="l00243"></a>00243 __sbit __at (0xBB) IEN1_T3IE;
<a name="l00244"></a>00244 __sbit __at (0xBA) IEN1_T2IE;
<a name="l00245"></a>00245 __sbit __at (0xB9) IEN1_T1IE;
<a name="l00246"></a>00246 __sbit __at (0xB8) IEN1_DMAIE;
<a name="l00247"></a>00247 
<a name="l00248"></a>00248 __sfr __at (0xB9)   IP1;
<a name="l00249"></a>00249 <span class="comment">/*IP1 bits*/</span>
<a name="l00250"></a>00250 <span class="preprocessor">#define IP1_5   0x20</span>
<a name="l00251"></a>00251 <span class="preprocessor"></span><span class="preprocessor">#define IP1_4   0x10</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define IP1_3   0x08</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define IP1_2   0x04</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define IP1_1   0x02</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define IP1_0   0x01</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 __sfr __at (0xBA)   ADCL;
<a name="l00258"></a>00258 __sfr __at (0xBB)   ADCH;
<a name="l00259"></a>00259 __sfr __at (0xBC)   RNDL;
<a name="l00260"></a>00260 __sfr __at (0xBD)   RNDH;
<a name="l00261"></a>00261 
<a name="l00262"></a>00262 __sfr __at (0xBE)   <a class="code" href="a00763.html#a44e89d523436fcbbf2c56e4fb335d509" title="Constant SLEEP for sub-register SR_TRX_STATUS.">SLEEP</a>;
<a name="l00263"></a>00263 <span class="preprocessor">#define XOSC_STB        0x40</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define HFRC_STB        0x20</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="preprocessor">#define RST1            0x10</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span><span class="preprocessor">#define RST0            0x08</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="preprocessor">#define OSC_PD          0x04</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="preprocessor">#define SLEEP_MODE1     0x02</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span><span class="preprocessor">#define SLEEP_MODE0     0x01</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 __sfr __at (0xC0)   IRCON;
<a name="l00272"></a>00272 <span class="comment">/*IRCON bits*/</span>
<a name="l00273"></a>00273 <span class="preprocessor">#define STIF    0x80</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#define P0IF    0x20</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define T4IF    0x10</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="preprocessor">#define T3IF    0x08</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span><span class="preprocessor">#define T2IF    0x04</span>
<a name="l00278"></a>00278 <span class="preprocessor"></span><span class="preprocessor">#define T1IF    0x02</span>
<a name="l00279"></a>00279 <span class="preprocessor"></span><span class="preprocessor">#define DMAIF   0x01</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span><span class="comment">/* IRCON */</span>
<a name="l00281"></a>00281 __sbit __at (0xC7) IRCON_STIF ;
<a name="l00282"></a>00282 <span class="comment">/*__sbit __at (0x86) IRCON_6 ;*/</span>
<a name="l00283"></a>00283 __sbit __at (0xC5) IRCON_P0IF;
<a name="l00284"></a>00284 __sbit __at (0xC4) IRCON_T4IF;
<a name="l00285"></a>00285 __sbit __at (0xC3) IRCON_T3IF;
<a name="l00286"></a>00286 __sbit __at (0xC2) IRCON_T2IF;
<a name="l00287"></a>00287 __sbit __at (0xC1) IRCON_T1IF;
<a name="l00288"></a>00288 __sbit __at (0xC0) IRCON_DMAIF;
<a name="l00289"></a>00289 
<a name="l00290"></a>00290 __sfr __at (0xC1)   U0BUF;
<a name="l00291"></a>00291 
<a name="l00292"></a>00292 __sfr __at (0xC2)   U0BAUD;
<a name="l00293"></a>00293 __sfr __at (0xC3)   T2CNF;
<a name="l00294"></a>00294 <span class="comment">/*T2SEL bits*/</span>
<a name="l00295"></a>00295 <span class="preprocessor">#define CMPIF   0x80</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#define PERIF   0x40</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#define OFCMPIF 0x20</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>
<a name="l00299"></a>00299 <span class="preprocessor">#define CMSEL   0x08</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00301"></a>00301 <span class="preprocessor">#define SYNC    0x02</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span><span class="preprocessor">#define RUN     0x01</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span>
<a name="l00304"></a>00304 __sfr __at (0xC4)   U0UCR;
<a name="l00305"></a>00305 <span class="preprocessor">#define U_FLUSH         0x80</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span><span class="preprocessor">#define U_FLOW          0x40</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#define U_D9            0x20</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#define U_BIT9          0x10</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="preprocessor">#define U_PARITY        0x08</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span><span class="preprocessor">#define U_SPB           0x04</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span><span class="preprocessor">#define U_STOP          0x02</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span><span class="preprocessor">#define U_START         0x01</span>
<a name="l00313"></a>00313 <span class="preprocessor"></span>
<a name="l00314"></a>00314 __sfr __at (0xC5)   U0GCR;
<a name="l00315"></a>00315 <span class="preprocessor">#define U_CPOL          0x80</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span><span class="preprocessor">#define U_CPHA          0x40</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span><span class="preprocessor">#define U_ORDER         0x20</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#define U_BAUD_E4       0x10</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#define U_BAUD_E3       0x08</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="preprocessor">#define U_BAUD_E2       0x04</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span><span class="preprocessor">#define U_BAUD_E1       0x02</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span><span class="preprocessor">#define U_BAUD_E0       0x01</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span>
<a name="l00324"></a>00324 __sfr __at (0xC6)   CLKCON;
<a name="l00325"></a>00325 <span class="preprocessor">#define OSC32K          0x80</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span><span class="preprocessor">#define OSC             0x40</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="preprocessor">#define TICKSPD2        0x20</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span><span class="preprocessor">#define TICKSPD1        0x10</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#define TICKSPD0        0x08</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#define CLKSPD          0x01</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>
<a name="l00332"></a>00332 __sfr __at (0xC7)   MEMCTR;
<a name="l00333"></a>00333 <span class="preprocessor">#define MUNIF    0x40</span>
<a name="l00334"></a>00334 <span class="preprocessor"></span>__sfr __at (0xC8)   T2CON;
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 __sfr __at (0xC9)   WDCTL;
<a name="l00337"></a>00337 <span class="preprocessor">#define WDT_CLR3 0x80</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="preprocessor">#define WDT_CLR2 0x40</span>
<a name="l00339"></a>00339 <span class="preprocessor"></span><span class="preprocessor">#define WDT_CLR1 0x20</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#define WDT_CLR0 0x10</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#define WDT_EN   0x08</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#define WDT_MODE 0x04</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="preprocessor">#define WDT_INT1 0x02</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span><span class="preprocessor">#define WDT_INT0 0x01</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>
<a name="l00346"></a>00346 __sfr __at (0xCA)   T3CNT;
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 __sfr __at (0xCB)   T3CTL;
<a name="l00349"></a>00349 <span class="comment">/*T3CTL bits*/</span>
<a name="l00350"></a>00350 <span class="preprocessor">#define T3DIV2  0x80</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#define T3DIV1  0x40</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#define T3DIV0  0x20</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="preprocessor">#define T3START 0x10</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span><span class="preprocessor">#define T3OVFIM 0x08</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="preprocessor">#define T3CLR   0x04</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="preprocessor">#define T3MODE1 0x02</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span><span class="preprocessor">#define T3MODE0 0x01</span>
<a name="l00358"></a>00358 <span class="preprocessor"></span>
<a name="l00359"></a>00359 __sfr __at (0xCC)   T3CCTL0;
<a name="l00360"></a>00360 <span class="comment">/*T3CCTL0 bits*/</span>
<a name="l00361"></a>00361 <span class="preprocessor">#define T3IM    0x40</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#define T3CMP2  0x20</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#define T3CMP1  0x10</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#define T3CMP0  0x08</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span><span class="preprocessor">#define T3MODE  0x04</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#define T3CAP1  0x02</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="preprocessor">#define T3CAP0  0x01</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 __sfr __at (0xCD)   T3CC0;
<a name="l00370"></a>00370 __sfr __at (0xCE)   T3CCTL1;
<a name="l00371"></a>00371 <span class="comment">/*T3CCTL0 bits apply*/</span>
<a name="l00372"></a>00372 __sfr __at (0xCF)   T3CC1;
<a name="l00373"></a>00373 
<a name="l00374"></a>00374 __sfr __at (0xD0) PSW  ;
<a name="l00375"></a>00375 <span class="comment">/*  PSW   */</span>
<a name="l00376"></a>00376 __sbit __at (0xD0) P    ;
<a name="l00377"></a>00377 __sbit __at (0xD1) F1   ;
<a name="l00378"></a>00378 __sbit __at (0xD2) OV   ;
<a name="l00379"></a>00379 __sbit __at (0xD3) RS0  ;
<a name="l00380"></a>00380 __sbit __at (0xD4) RS1  ;
<a name="l00381"></a>00381 __sbit __at (0xD5) F0   ;
<a name="l00382"></a>00382 __sbit __at (0xD6) AC   ;
<a name="l00383"></a>00383 __sbit __at (0xD7) CY   ;
<a name="l00384"></a>00384 
<a name="l00385"></a>00385 __sfr __at (0xD1)   DMAIRQ;
<a name="l00386"></a>00386 <span class="comment">/*DMAIRQ bits*/</span>
<a name="l00387"></a>00387 <span class="preprocessor">#define DMAIF4  0x10</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span><span class="preprocessor">#define DMAIF3  0x08</span>
<a name="l00389"></a>00389 <span class="preprocessor"></span><span class="preprocessor">#define DMAIF2  0x04</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="preprocessor">#define DMAIF1  0x02</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span><span class="preprocessor">#define DMAIF0  0x01</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>
<a name="l00393"></a>00393 __sfr __at (0xD2)   DMA1CFGL;
<a name="l00394"></a>00394 __sfr __at (0xD3)   DMA1CFGH;
<a name="l00395"></a>00395 __sfr __at (0xD4)   DMA0CFGL;
<a name="l00396"></a>00396 __sfr __at (0xD5)   DMA0CFGH;
<a name="l00397"></a>00397 
<a name="l00398"></a>00398 __sfr __at (0xD6)   DMAARM;
<a name="l00399"></a>00399 <span class="comment">/*DMAARM bits*/</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define ABORT   0x80</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#define DMAARM4 0x10</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="preprocessor">#define DMAARM3 0x08</span>
<a name="l00403"></a>00403 <span class="preprocessor"></span><span class="preprocessor">#define DMAARM2 0x04</span>
<a name="l00404"></a>00404 <span class="preprocessor"></span><span class="preprocessor">#define DMAARM1 0x02</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="preprocessor">#define DMAARM0 0x01</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00407"></a>00407 __sfr __at (0xD7)   DMAREQ;
<a name="l00408"></a>00408 <span class="comment">/*DMAREQ bits*/</span>
<a name="l00409"></a>00409 <span class="preprocessor">#define DMAREQ4 0x10</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="preprocessor">#define DMAREQ3 0x08</span>
<a name="l00411"></a>00411 <span class="preprocessor"></span><span class="preprocessor">#define DMAREQ2 0x04</span>
<a name="l00412"></a>00412 <span class="preprocessor"></span><span class="preprocessor">#define DMAREQ1 0x02</span>
<a name="l00413"></a>00413 <span class="preprocessor"></span><span class="preprocessor">#define DMAREQ0 0x01</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>
<a name="l00415"></a>00415 __sfr __at (0xD8)   TIMIF;
<a name="l00416"></a>00416 <span class="comment">/*TIMIF bits*/</span>
<a name="l00417"></a>00417 <span class="preprocessor">#define OVFIM   0x40</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#define T4CH1IF 0x20</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="preprocessor">#define T4CH0IF 0x10</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span><span class="preprocessor">#define T4OVFIF 0x08</span>
<a name="l00421"></a>00421 <span class="preprocessor"></span><span class="preprocessor">#define T3CH1IF 0x04</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span><span class="preprocessor">#define T3CH0IF 0x02</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="preprocessor">#define T3OVFIF 0x01</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 __sfr __at (0xD9)   RFD;
<a name="l00426"></a>00426 __sfr __at (0xDA)   T1CC0L;
<a name="l00427"></a>00427 __sfr __at (0xDB)   T1CC0H;
<a name="l00428"></a>00428 __sfr __at (0xDC)   T1CC1L;
<a name="l00429"></a>00429 __sfr __at (0xDD)   T1CC1H;
<a name="l00430"></a>00430 __sfr __at (0xDE)   T1CC2L;
<a name="l00431"></a>00431 __sfr __at (0xDF)   T1CC2H;
<a name="l00432"></a>00432 
<a name="l00433"></a>00433 __sfr __at (0xE0)   ACC;
<a name="l00434"></a>00434 __sfr __at (0xE1)   RFST;
<a name="l00435"></a>00435 __sfr __at (0xE2)   T1CNTL;
<a name="l00436"></a>00436 __sfr __at (0xE3)   T1CNTH;
<a name="l00437"></a>00437 
<a name="l00438"></a>00438 __sfr __at (0xE4)   T1CTL;
<a name="l00439"></a>00439 <span class="comment">/*T1CTL bits*/</span>
<a name="l00440"></a>00440 <span class="preprocessor">#define CH2IF   0x80</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="preprocessor">#define CH1IF   0x40</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span><span class="preprocessor">#define CH0IF   0x20</span>
<a name="l00443"></a>00443 <span class="preprocessor"></span><span class="preprocessor">#define OVFIF   0x10</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span><span class="preprocessor">#define T1DIV1  0x08</span>
<a name="l00445"></a>00445 <span class="preprocessor"></span><span class="preprocessor">#define T1DIV0  0x04</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#define T1MODE1 0x02</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span><span class="preprocessor">#define T1MODE0 0x01</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span>
<a name="l00449"></a>00449 __sfr __at (0xE5)   T1CCTL0;
<a name="l00450"></a>00450 <span class="comment">/*T1CCTL0 bits*/</span>
<a name="l00451"></a>00451 <span class="preprocessor">#define T1CPSEL 0x80</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define T1IM    0x40</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span><span class="preprocessor">#define T1CMP2  0x20</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span><span class="preprocessor">#define T1CMP1  0x10</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span><span class="preprocessor">#define T1CMP0  0x08</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="preprocessor">#define T1MODE  0x04</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span><span class="preprocessor">#define T1CAP1  0x02</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="preprocessor">#define T1CAP0  0x01</span>
<a name="l00459"></a>00459 <span class="preprocessor"></span>
<a name="l00460"></a>00460 __sfr __at (0xE6)   T1CCTL1;
<a name="l00461"></a>00461 <span class="comment">/*Bits defined in T1CCTL0 */</span>
<a name="l00462"></a>00462 __sfr __at (0xE7)   T1CCTL2;
<a name="l00463"></a>00463 <span class="comment">/*Bits defined in T1CCTL0 */</span>
<a name="l00464"></a>00464 __sfr __at (0xE8)   IRCON2;
<a name="l00465"></a>00465 <span class="comment">/*IRCON2 bits*/</span>
<a name="l00466"></a>00466 <span class="preprocessor">#define WDTIF   0x10</span>
<a name="l00467"></a>00467 <span class="preprocessor"></span><span class="preprocessor">#define P1IF    0x08</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="preprocessor">#define UTX1IF  0x04</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span><span class="preprocessor">#define UTX0IF  0x02</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#define P2IF    0x01</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="comment">/* IRCON 2 */</span> 
<a name="l00472"></a>00472 <span class="comment">/*__sbit __at (0xEF) IRCON2_P1_7 ;</span>
<a name="l00473"></a>00473 <span class="comment">__sbit __at (0xEE) IRCON2_P1_6 ;</span>
<a name="l00474"></a>00474 <span class="comment">__sbit __at (0xED) IRCON2_P1_5 ;*/</span>
<a name="l00475"></a>00475 __sbit __at (0xEC) IRCON2_WDTIF ;
<a name="l00476"></a>00476 __sbit __at (0xEB) IRCON2_P1IF ;
<a name="l00477"></a>00477 __sbit __at (0xEA) IRCON2_UTX1IF ;
<a name="l00478"></a>00478 __sbit __at (0xE9) IRCON2_UTX0IF ;
<a name="l00479"></a>00479 __sbit __at (0xE8) IRCON2_P2IF;
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 
<a name="l00482"></a>00482 __sfr __at (0xE9)   RFIF;
<a name="l00483"></a>00483 <span class="comment">/*RFIF bits*/</span>
<a name="l00484"></a>00484 <span class="preprocessor">#define IRQ_RREG_ON     0x80</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_TXDONE      0x40</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_FIFOP       0x20</span>
<a name="l00487"></a>00487 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_SFD         0x10</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_CCA         0x08</span>
<a name="l00489"></a>00489 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_CSP_WT      0x04</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_CSP_STOP    0x02</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span><span class="preprocessor">#define IRQ_CSP_INT     0x01</span>
<a name="l00492"></a>00492 <span class="preprocessor"></span>
<a name="l00493"></a>00493 __sfr __at (0xEA)   T4CNT;
<a name="l00494"></a>00494 __sfr __at (0xEB)   T4CTL;
<a name="l00495"></a>00495 <span class="comment">/*T4CTL bits*/</span>
<a name="l00496"></a>00496 <span class="preprocessor">#define T4DIV2  0x80</span>
<a name="l00497"></a>00497 <span class="preprocessor"></span><span class="preprocessor">#define T4DIV1  0x40</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span><span class="preprocessor">#define T4DIV0  0x20</span>
<a name="l00499"></a>00499 <span class="preprocessor"></span><span class="preprocessor">#define T4START 0x10</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span><span class="preprocessor">#define T4OVFIM 0x08</span>
<a name="l00501"></a>00501 <span class="preprocessor"></span><span class="preprocessor">#define T4CLR   0x04</span>
<a name="l00502"></a>00502 <span class="preprocessor"></span><span class="preprocessor">#define T4MODE1 0x02</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="preprocessor">#define T4MODE0 0x01</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>
<a name="l00505"></a>00505 __sfr __at (0xEC)   T4CCTL0;
<a name="l00506"></a>00506 <span class="comment">/*T4CCTL0 bits*/</span>
<a name="l00507"></a>00507 <span class="preprocessor">#define T4IM    0x40</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span><span class="preprocessor">#define T4CMP2  0x20</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor">#define T4CMP1  0x10</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="preprocessor">#define T4CMP0  0x08</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#define T4MODE  0x04</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span><span class="preprocessor">#define T4CAP1  0x02</span>
<a name="l00513"></a>00513 <span class="preprocessor"></span><span class="preprocessor">#define T4CAP0  0x01</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>
<a name="l00515"></a>00515 __sfr __at (0xED)   T4CC0;
<a name="l00516"></a>00516 __sfr __at (0xEE)   T4CCTL1;
<a name="l00517"></a>00517 <span class="comment">/*T4CCTL0 bits apply*/</span>
<a name="l00518"></a>00518 __sfr __at (0xEF)   T4CC1;
<a name="l00519"></a>00519 
<a name="l00520"></a>00520 __sfr __at (0xF0) B    ;
<a name="l00521"></a>00521 __sfr __at (0xF1)   PERCFG;
<a name="l00522"></a>00522 <span class="comment">/*PERCFG bits*/</span>
<a name="l00523"></a>00523 <span class="preprocessor">#define T1CFG   0x40</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span><span class="preprocessor">#define T3CFG   0x20</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span><span class="preprocessor">#define T4CFG   0x10</span>
<a name="l00526"></a>00526 <span class="preprocessor"></span><span class="preprocessor">#define U1CFG   0x02</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#define U0CFG   0x01</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span>
<a name="l00529"></a>00529 __sfr __at (0xF2)   ADCCFG;
<a name="l00530"></a>00530 <span class="comment">/*ADCCFG bits*/</span>
<a name="l00531"></a>00531 <span class="preprocessor">#define ADC7EN  0x80</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span><span class="preprocessor">#define ADC6EN  0x40</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="preprocessor">#define ADC5EN  0x20</span>
<a name="l00534"></a>00534 <span class="preprocessor"></span><span class="preprocessor">#define ADC4EN  0x10</span>
<a name="l00535"></a>00535 <span class="preprocessor"></span><span class="preprocessor">#define ADC3EN  0x08</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span><span class="preprocessor">#define ADC2EN  0x04</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span><span class="preprocessor">#define ADC1EN  0x02</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#define ADC0EN  0x01</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00540"></a>00540 __sfr __at (0xF3)   P0SEL;
<a name="l00541"></a>00541 __sfr __at (0xF4)   P1SEL;
<a name="l00542"></a>00542 __sfr __at (0xF5)   P2SEL;
<a name="l00543"></a>00543 <span class="comment">/*P2SEL bits*/</span>
<a name="l00544"></a>00544 <span class="preprocessor">#define PRI3P1  0x40</span>
<a name="l00545"></a>00545 <span class="preprocessor"></span><span class="preprocessor">#define PRI2P1  0x20</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span><span class="preprocessor">#define PRI1P1  0x10</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span><span class="preprocessor">#define PRI0P1  0x08</span>
<a name="l00548"></a>00548 <span class="preprocessor"></span><span class="preprocessor">#define SELP2_4 0x04</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#define SELP2_3 0x02</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#define SELP2_0 0x01</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span>
<a name="l00552"></a>00552 __sfr __at (0xF6)   P1INP;
<a name="l00553"></a>00553 
<a name="l00554"></a>00554 __sfr __at (0xF7)   P2INP;
<a name="l00555"></a>00555 <span class="comment">/*P2INP bits*/</span>
<a name="l00556"></a>00556 <span class="preprocessor">#define PDUP2   0x80</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define PDUP1   0x40</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define PDUP0   0x20</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define MDP2_4  0x10</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#define MDP2_3  0x08</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#define MDP2_2  0x04</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="preprocessor">#define MDP2_1  0x02</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span><span class="preprocessor">#define MDP2_0  0x01</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>
<a name="l00565"></a>00565 __sfr __at (0xF8)   U1CSR;
<a name="l00566"></a>00566 __sfr __at (0xF9)   U1BUF;
<a name="l00567"></a>00567 __sfr __at (0xFA)   U1BAUD;
<a name="l00568"></a>00568 __sfr __at (0xFB)   U1UCR;
<a name="l00569"></a>00569 __sfr __at (0xFC)   U1GCR;
<a name="l00570"></a>00570 __sfr __at (0xFD)   P0DIR;
<a name="l00571"></a>00571 __sfr __at (0xFE)   P1DIR;
<a name="l00572"></a>00572 
<a name="l00573"></a>00573 __sfr __at (0xFF)   P2DIR;
<a name="l00574"></a>00574 <span class="comment">/*P2DIR bits*/</span>
<a name="l00575"></a>00575 <span class="preprocessor">#define PRI1P0  0x80</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="preprocessor">#define PRI0P0  0x40</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span><span class="preprocessor">#define DIRP2_4 0x10</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span><span class="preprocessor">#define DIRP2_3 0x08</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#define DIRP2_2 0x04</span>
<a name="l00580"></a>00580 <span class="preprocessor"></span><span class="preprocessor">#define DIRP2_1 0x02</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span><span class="preprocessor">#define DIRP2_0 0x01</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00583"></a>00583 <span class="comment">/*  IEN0  */</span>
<a name="l00584"></a>00584 <span class="comment">/*__sbit __at (0xA8) EA   ;</span>
<a name="l00585"></a>00585 <span class="comment">__sbit __at (0x99) TI   ;</span>
<a name="l00586"></a>00586 <span class="comment">__sbit __at (0x9A) RB8  ;</span>
<a name="l00587"></a>00587 <span class="comment">__sbit __at (0x9B) TB8  ;</span>
<a name="l00588"></a>00588 <span class="comment">__sbit __at (0x9C) REN  ;</span>
<a name="l00589"></a>00589 <span class="comment">__sbit __at (0x9D) SM2  ;</span>
<a name="l00590"></a>00590 <span class="comment">__sbit __at (0x9E) SM1  ;</span>
<a name="l00591"></a>00591 <span class="comment">__sbit __at (0x9F) SM0  ;*/</span>
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 
<a name="l00594"></a>00594 
<a name="l00595"></a>00595 <span class="comment">/* Interrupt numbers: address = (number * 8) + 3 */</span>
<a name="l00596"></a>00596 <span class="comment">/*#undef IE0_VECTOR</span>
<a name="l00597"></a>00597 <span class="comment">#undef TF0_VECTOR</span>
<a name="l00598"></a>00598 <span class="comment">#undef IE1_VECTOR</span>
<a name="l00599"></a>00599 <span class="comment">#undef TF1_VECTOR</span>
<a name="l00600"></a>00600 <span class="comment">#undef SI0_VECTOR*/</span>
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 <span class="comment">/* CC2430 interrupt vectors */</span>
<a name="l00603"></a>00603 <span class="preprocessor">#define RFERR_VECTOR    0</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#define ADC_VECTOR      1</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#define URX0_VECTOR     2</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="preprocessor">#define URX1_VECTOR     3</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span><span class="preprocessor">#define ENC_VECTOR      4</span>
<a name="l00608"></a>00608 <span class="preprocessor"></span><span class="preprocessor">#define ST_VECTOR       5</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="preprocessor">#define P2INT_VECTOR    6</span>
<a name="l00610"></a>00610 <span class="preprocessor"></span><span class="preprocessor">#define UTX0_VECTOR     7</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span><span class="preprocessor">#define DMA_VECTOR      8</span>
<a name="l00612"></a>00612 <span class="preprocessor"></span><span class="preprocessor">#define T1_VECTOR       9</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span><span class="preprocessor">#define T2_VECTOR       10</span>
<a name="l00614"></a>00614 <span class="preprocessor"></span><span class="preprocessor">#define T3_VECTOR       11</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#define T4_VECTOR       12</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#define P0INT_VECTOR    13</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="preprocessor">#define UTX1_VECTOR     14</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span><span class="preprocessor">#define P1INT_VECTOR    15</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="preprocessor">#define RF_VECTOR       16</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span><span class="preprocessor">#define WDT_VECTOR      17</span>
<a name="l00621"></a>00621 <span class="preprocessor"></span>
<a name="l00622"></a>00622 <span class="comment">/* RF control registers*/</span>
<a name="l00623"></a>00623 __xdata __at (0xDF02) unsigned <span class="keywordtype">char</span> MDMCTRL0H;
<a name="l00624"></a>00624 __xdata __at (0xDF03) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MDMCTRL0L;
<a name="l00625"></a>00625 __xdata __at (0xDF04) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MDMCTRL1H;
<a name="l00626"></a>00626 __xdata __at (0xDF05) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MDMCTRL1L;
<a name="l00627"></a>00627 __xdata __at (0xDF06) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RSSIH;
<a name="l00628"></a>00628 __xdata __at (0xDF07) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RSSIL;
<a name="l00629"></a>00629 __xdata __at (0xDF08) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> SYNCWORDH;
<a name="l00630"></a>00630 __xdata __at (0xDF09) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> SYNCWORDL;
<a name="l00631"></a>00631 __xdata __at (0xDF0A) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TXCTRLH;
<a name="l00632"></a>00632 __xdata __at (0xDF0B) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> TXCTRLL;
<a name="l00633"></a>00633 __xdata __at (0xDF0C) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RXCTRL0H;
<a name="l00634"></a>00634 __xdata __at (0xDF0D) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RXCTRL0L;
<a name="l00635"></a>00635 __xdata __at (0xDF0E) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RXCTRL1H;
<a name="l00636"></a>00636 __xdata __at (0xDF0F) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RXCTRL1L;
<a name="l00637"></a>00637 __xdata __at (0xDF10) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> FSCTRLH;
<a name="l00638"></a>00638 __xdata __at (0xDF11) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> FSCTRLL;
<a name="l00639"></a>00639 __xdata __at (0xDF12) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CSPX;
<a name="l00640"></a>00640 __xdata __at (0xDF13) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CSPY;
<a name="l00641"></a>00641 __xdata __at (0xDF14) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CSPZ;
<a name="l00642"></a>00642 __xdata __at (0xDF15) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CSPCTRL;
<a name="l00643"></a>00643 __xdata __at (0xDF16) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CSPT;
<a name="l00644"></a>00644 __xdata __at (0xDF17) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RFPWR;
<a name="l00645"></a>00645 <span class="preprocessor">#define ADI_RADIO_PD    0x10</span>
<a name="l00646"></a>00646 <span class="preprocessor"></span><span class="preprocessor">#define RREG_RADIO_PD   0x08</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span><span class="preprocessor">#define RREG_DELAY_MASK 0x07</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>
<a name="l00649"></a>00649 __xdata __at (0xDF20) unsigned <span class="keywordtype">char</span> FSMTCH;
<a name="l00650"></a>00650 __xdata __at (0xDF21) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> FSMTCL;
<a name="l00651"></a>00651 __xdata __at (0xDF22) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MANANDH;
<a name="l00652"></a>00652 __xdata __at (0xDF23) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MANANDL;
<a name="l00653"></a>00653 __xdata __at (0xDF24) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MANORH;
<a name="l00654"></a>00654 __xdata __at (0xDF25) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> MANORL;
<a name="l00655"></a>00655 __xdata __at (0xDF26) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> AGCCTRLH;
<a name="l00656"></a>00656 __xdata __at (0xDF27) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> AGCCTRLL;
<a name="l00657"></a>00657 
<a name="l00658"></a>00658 __xdata __at (0xDF39) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> FSMSTATE;
<a name="l00659"></a>00659 __xdata __at (0xDF3A) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> ADCTSTH;
<a name="l00660"></a>00660 __xdata __at (0xDF3B) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> ADCTSTL;
<a name="l00661"></a>00661 __xdata __at (0xDF3C) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> DACTSTH;
<a name="l00662"></a>00662 __xdata __at (0xDF3D) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> DACTSTL;
<a name="l00663"></a>00663 
<a name="l00664"></a>00664 __xdata __at (0xDF43) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR0;
<a name="l00665"></a>00665 __xdata __at (0xDF44) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR1;
<a name="l00666"></a>00666 __xdata __at (0xDF45) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR2;
<a name="l00667"></a>00667 __xdata __at (0xDF46) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR3;
<a name="l00668"></a>00668 __xdata __at (0xDF47) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR4;
<a name="l00669"></a>00669 __xdata __at (0xDF48) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR5;
<a name="l00670"></a>00670 __xdata __at (0xDF49) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR6;
<a name="l00671"></a>00671 __xdata __at (0xDF4A) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IEEE_ADDR7;
<a name="l00672"></a>00672 __xdata __at (0xDF4B) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> PANIDH;
<a name="l00673"></a>00673 __xdata __at (0xDF4C) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> PANIDL;
<a name="l00674"></a>00674 __xdata __at (0xDF4D) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> SHORTADDRH;
<a name="l00675"></a>00675 __xdata __at (0xDF4E) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> SHORTADDRL;
<a name="l00676"></a>00676 __xdata __at (0xDF4F) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IOCFG0;
<a name="l00677"></a>00677 __xdata __at (0xDF50) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IOCFG1;
<a name="l00678"></a>00678 __xdata __at (0xDF51) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IOCFG2;
<a name="l00679"></a>00679 __xdata __at (0xDF52) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> IOCFG3;
<a name="l00680"></a>00680 __xdata __at (0xDF53) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RXFIFOCNT;
<a name="l00681"></a>00681 __xdata __at (0xDF54) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> FSMTC1;
<a name="l00682"></a>00682 <span class="preprocessor">#define ABORTRX_ON_SRXON 0x20</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="preprocessor">#define RX_INTERRUPTED  0x10</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#define AUTO_TX2RX_OFF  0x08</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span><span class="preprocessor">#define RX2RX_TIME_OFF  0x04</span>
<a name="l00686"></a>00686 <span class="preprocessor"></span><span class="preprocessor">#define PENDING_OR      0x02</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="preprocessor">#define ACCEPT_ACKPKT   0x01</span>
<a name="l00688"></a>00688 <span class="preprocessor"></span>
<a name="l00689"></a>00689 __xdata __at (0xDF60) unsigned <span class="keywordtype">char</span> CHVER;
<a name="l00690"></a>00690 __xdata __at (0xDF61) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> CHIPID;
<a name="l00691"></a>00691 __xdata __at (0xDF62) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RFSTATUS;
<a name="l00692"></a>00692 <span class="preprocessor">#define TX_ACTIVE       0x10</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#define FIFO            0x08</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">#define FIFOP           0x04</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#define SFD             0x02</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span><span class="preprocessor">#define CCA             0x01</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>
<a name="l00698"></a>00698 __xdata __at (0xDFC1) unsigned <span class="keywordtype">char</span>   U0BUF_SHADOW;
<a name="l00699"></a>00699 
<a name="l00700"></a>00700 __xdata __at (0xDFD9) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> RFD_SHADOW;
<a name="l00701"></a>00701 
<a name="l00702"></a>00702 __xdata __at (0xDFF9) <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> U1BUF_SHADOW;
<a name="l00703"></a>00703 
<a name="l00704"></a>00704 __xdata __at (0xDFBA) <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> ADC_SHADOW;
<a name="l00705"></a>00705 
<a name="l00706"></a>00706 <span class="preprocessor">#endif </span><span class="comment">/*REG_CC2430*/</span>
</pre></div></div>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Tue May 8 2012 20:13:06 for Contiki 2.5 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
