Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Nov 26 19:27:43 2022
| Host         : ECE-PHO115-20 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PmodJSTK_Demo_timing_summary_routed.rpt -pb PmodJSTK_Demo_timing_summary_routed.pb -rpx PmodJSTK_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : PmodJSTK_Demo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: DispCtrl/DCLK_reg/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: PmodJSTK_Int/SerialClock/CLKOUT_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: bullet_pos_y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: char_y_reg[9]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: slowerClock/clk_out_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b1/y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b2/y_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/x_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/b3/y_reg[9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: vga/pixel_clk_reg_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: vga/vga_controller/blank_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[10]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/hcounter_reg[9]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[10]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[6]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[7]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[8]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: vga/vga_controller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 848 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.182        0.000                      0                  255        0.107        0.000                      0                  255        4.500        0.000                       0                   152  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.182        0.000                      0                  255        0.107        0.000                      0                  255        4.500        0.000                       0                   152  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 1.076ns (25.521%)  route 3.140ns (74.479%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.868     9.452    slowerClock/clk_out
    SLICE_X51Y101        FDRE                                         r  slowerClock/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.496    14.918    slowerClock/CLK
    SLICE_X51Y101        FDRE                                         r  slowerClock/counter_reg[25]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    slowerClock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.397%)  route 3.000ns (73.603%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.728     9.312    slowerClock/clk_out
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.496    14.918    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[21]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    slowerClock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.397%)  route 3.000ns (73.603%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.728     9.312    slowerClock/clk_out
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.496    14.918    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[22]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    slowerClock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.397%)  route 3.000ns (73.603%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.728     9.312    slowerClock/clk_out
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.496    14.918    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[23]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    slowerClock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.076ns (26.397%)  route 3.000ns (73.603%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.728     9.312    slowerClock/clk_out
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.496    14.918    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[24]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    slowerClock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.076ns (26.485%)  route 2.987ns (73.515%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.715     9.298    slowerClock/clk_out
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.512    14.935    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[17]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    slowerClock/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.076ns (26.485%)  route 2.987ns (73.515%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.715     9.298    slowerClock/clk_out
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.512    14.935    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[18]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    slowerClock/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.076ns (26.485%)  route 2.987ns (73.515%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.715     9.298    slowerClock/clk_out
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.512    14.935    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[19]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    slowerClock/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 1.076ns (26.485%)  route 2.987ns (73.515%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.715     9.298    slowerClock/clk_out
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.512    14.935    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
                         clock pessimism              0.301    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X51Y99         FDRE (Setup_fdre_C_R)       -0.429    14.771    slowerClock/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.771    
                         arrival time                          -9.298    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.076ns (27.238%)  route 2.874ns (72.762%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.633     5.236    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.987     6.678    slowerClock/counter[20]
    SLICE_X50Y100        LUT4 (Prop_lut4_I1_O)        0.124     6.802 f  slowerClock/counter[0]_i_7/O
                         net (fo=1, routed)           0.356     7.159    slowerClock/counter[0]_i_7_n_1
    SLICE_X50Y99         LUT5 (Prop_lut5_I4_O)        0.124     7.283 f  slowerClock/counter[0]_i_6/O
                         net (fo=1, routed)           0.444     7.727    slowerClock/counter[0]_i_6_n_1
    SLICE_X50Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.851 f  slowerClock/counter[0]_i_3/O
                         net (fo=1, routed)           0.303     8.154    slowerClock/counter[0]_i_3_n_1
    SLICE_X50Y96         LUT6 (Prop_lut6_I0_O)        0.124     8.278 f  slowerClock/counter[0]_i_2/O
                         net (fo=3, routed)           0.182     8.460    slowerClock/counter[0]_i_2_n_1
    SLICE_X50Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.584 r  slowerClock/counter[25]_i_1/O
                         net (fo=25, routed)          0.602     9.186    slowerClock/clk_out
    SLICE_X51Y95         FDRE                                         r  slowerClock/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         1.511    14.934    slowerClock/CLK
    SLICE_X51Y95         FDRE                                         r  slowerClock/counter_reg[1]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y95         FDRE (Setup_fdre_C_R)       -0.429    14.745    slowerClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    slowerClock/counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  slowerClock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    slowerClock/counter0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  slowerClock/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.961    slowerClock/counter0_carry__4_n_8
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    slowerClock/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.427%)  route 0.325ns (63.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.563     1.482    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X45Y101        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  DispCtrl/BtoBCD/tmpSR_reg[3]/Q
                         net (fo=1, routed)           0.325     1.948    DispCtrl/BtoBCD/tmpSR_reg_n_1_[3]
    SLICE_X46Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.993 r  DispCtrl/BtoBCD/tmpSR[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.993    DispCtrl/BtoBCD/tmpSR[4]
    SLICE_X46Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.838     2.003    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X46Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[4]/C
                         clock pessimism             -0.245     1.757    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.120     1.877    DispCtrl/BtoBCD/tmpSR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    slowerClock/counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  slowerClock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    slowerClock/counter0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  slowerClock/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.972    slowerClock/counter0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    slowerClock/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    slowerClock/counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  slowerClock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    slowerClock/counter0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  slowerClock/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.997    slowerClock/counter0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    slowerClock/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    slowerClock/counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  slowerClock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    slowerClock/counter0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  slowerClock/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.997    slowerClock/counter0_carry__4_n_5
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X51Y100        FDRE                                         r  slowerClock/counter_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    slowerClock/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 slowerClock/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowerClock/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.566     1.485    slowerClock/CLK
    SLICE_X51Y99         FDRE                                         r  slowerClock/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  slowerClock/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    slowerClock/counter[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  slowerClock/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    slowerClock/counter0_carry__3_n_1
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  slowerClock/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    slowerClock/counter0_carry__4_n_1
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  slowerClock/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.000    slowerClock/counter0_carry__5_n_8
    SLICE_X51Y101        FDRE                                         r  slowerClock/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.830     1.995    slowerClock/CLK
    SLICE_X51Y101        FDRE                                         r  slowerClock/counter_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    slowerClock/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.586%)  route 0.149ns (51.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.481    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X43Y104        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD/tmpSR_reg[21]/Q
                         net (fo=5, routed)           0.149     1.772    DispCtrl/BtoBCD/tmpSR_reg_n_1_[21]
    SLICE_X41Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.834     1.999    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X41Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[9]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.072     1.591    DispCtrl/BtoBCD/BCDOUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.463%)  route 0.133ns (48.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.481    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X41Y103        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  DispCtrl/BtoBCD/tmpSR_reg[25]/Q
                         net (fo=5, routed)           0.133     1.755    DispCtrl/BtoBCD/tmpSR_reg_n_1_[25]
    SLICE_X41Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.834     1.999    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X41Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[13]/C
                         clock pessimism             -0.501     1.497    
    SLICE_X41Y104        FDRE (Hold_fdre_C_D)         0.070     1.567    DispCtrl/BtoBCD/BCDOUT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/tmpSR_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.938%)  route 0.379ns (67.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.563     1.482    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X44Y102        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  DispCtrl/BtoBCD/tmpSR_reg[0]/Q
                         net (fo=1, routed)           0.379     2.002    DispCtrl/BtoBCD/tmpSR_reg_n_1_[0]
    SLICE_X44Y99         LUT6 (Prop_lut6_I4_O)        0.045     2.047 r  DispCtrl/BtoBCD/tmpSR[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.047    DispCtrl/BtoBCD/tmpSR[1]
    SLICE_X44Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.839     2.004    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X44Y99         FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[1]/C
                         clock pessimism             -0.245     1.758    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.091     1.849    DispCtrl/BtoBCD/tmpSR_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 DispCtrl/BtoBCD/tmpSR_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispCtrl/BtoBCD/BCDOUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.337%)  route 0.155ns (48.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.562     1.481    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X42Y104        FDRE                                         r  DispCtrl/BtoBCD/tmpSR_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y104        FDRE (Prop_fdre_C_Q)         0.164     1.645 r  DispCtrl/BtoBCD/tmpSR_reg[19]/Q
                         net (fo=4, routed)           0.155     1.801    DispCtrl/BtoBCD/tmpSR_reg_n_1_[19]
    SLICE_X40Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=151, routed)         0.834     1.999    DispCtrl/BtoBCD/BCDOUT_reg[15]_0
    SLICE_X40Y104        FDRE                                         r  DispCtrl/BtoBCD/BCDOUT_reg[7]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X40Y104        FDRE (Hold_fdre_C_D)         0.075     1.594    DispCtrl/BtoBCD/BCDOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y104   DispCtrl/BtoBCD/BCDOUT_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y104   DispCtrl/BtoBCD/BCDOUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y103   DispCtrl/BtoBCD/BCDOUT_reg[3]/C



