library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity screen_control is
  Port ( clk,rstn   : in std_logic;
         hcnt,vcnt   : in unsigned(9 downto 0);
         blank       : in std_logic; -- same pipeline stage as hcnt,vcnt.
         -- RAM signals
end screen_control;

architecture rtl of RAM_control is

begin

sram_ce <= '0';
sram_oe <= '0';
sram_we <= '1';
sram_lb <= '0';
sram_ub <= '0';

	process(clk, rstn)
		begin
			if (rstn = '0') then
			
			elsif rising_edge(clk) then

			end if;
		end process;

end rtl;

