<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri Nov 29 16:25:36 2024" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:arty-a7-35:part0:1.1" DEVICE="7a35ti" NAME="main_block" PACKAGE="csg324" SPEEDGRADE="-1L"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn00" SIGIS="undef" SIGNAME="External_Ports_btn00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn01" SIGIS="undef" SIGNAME="External_Ports_btn01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn02" SIGIS="undef" SIGNAME="External_Ports_btn02">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn02"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn03" SIGIS="undef" SIGNAME="External_Ports_btn03">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn03"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn04" SIGIS="undef" SIGNAME="External_Ports_btn04">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn04"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn05" SIGIS="undef" SIGNAME="External_Ports_btn05">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn05"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn06" SIGIS="undef" SIGNAME="External_Ports_btn06">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn06"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn07" SIGIS="undef" SIGNAME="External_Ports_btn07">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn07"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn08" SIGIS="undef" SIGNAME="External_Ports_btn08">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn08"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn09" SIGIS="undef" SIGNAME="External_Ports_btn09">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn09"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn10" SIGIS="undef" SIGNAME="External_Ports_btn10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn10"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn11" SIGIS="undef" SIGNAME="External_Ports_btn11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn11"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn12" SIGIS="undef" SIGNAME="External_Ports_btn12">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn12"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn13" SIGIS="undef" SIGNAME="External_Ports_btn13">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn13"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn14" SIGIS="undef" SIGNAME="External_Ports_btn14">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn14"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn15" SIGIS="undef" SIGNAME="External_Ports_btn15">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn15"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn16" SIGIS="undef" SIGNAME="External_Ports_btn16">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn16"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn17" SIGIS="undef" SIGNAME="External_Ports_btn17">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn17"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn18" SIGIS="undef" SIGNAME="External_Ports_btn18">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn18"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="btn19" SIGIS="undef" SIGNAME="External_Ports_btn19">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="btn19"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk100mhzIn" SIGIS="clk" SIGNAME="External_Ports_clk100mhzIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="clk100mhzIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="debugAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="debugBank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugBank">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugBank"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="O" NAME="debugClk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="debugClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="debugDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugDin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugDin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debugEnableIn" SIGIS="undef" SIGNAME="External_Ports_debugEnableIn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="debugEnableIn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debugMockClk" SIGIS="undef" SIGNAME="External_Ports_debugMockClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="debugMockClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debugOverrideEnable" SIGIS="undef" SIGNAME="External_Ports_debugOverrideEnable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugOverrideEnable"/>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="debugMmuOverrideEnable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debugReset" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_debugReset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="debugReset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="debugWe" SIGIS="undef" SIGNAME="External_Ports_debugWe">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugWe"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="debug_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_debugDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugDout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="external_debugClk" SIGIS="undef" SIGNAME="External_Ports_external_debugClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="debugClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="faultReset" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_faultReset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="faultReset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="gpuAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpuAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gpuAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gpuClk" SIGIS="undef" SIGNAME="External_Ports_gpuClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gpuClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="11" NAME="gpuDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpuDin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gpuDin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gpuWe" SIGIS="undef" SIGNAME="External_Ports_gpuWe">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gpuWe"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="gpu_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_gpuDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gpuDout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="gramAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="gramBank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramBank">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramBank"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="gramDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramDin">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramDin"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gramOe" SIGIS="undef" SIGNAME="External_Ports_gramOe">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramOe"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="gramWe" SIGIS="undef" SIGNAME="External_Ports_gramWe">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramWe"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="gram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_gramDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="gramDout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="iramAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iramAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="iramAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="iram_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_iramDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="iramDout"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led00" SIGIS="undef" SIGNAME="mmio_0_led00">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led00"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led01" SIGIS="undef" SIGNAME="mmio_0_led01">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led01"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led02" SIGIS="undef" SIGNAME="mmio_0_led02">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led02"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led03" SIGIS="undef" SIGNAME="mmio_0_led03">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led03"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led04" SIGIS="undef" SIGNAME="mmio_0_led04">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led04"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led05" SIGIS="undef" SIGNAME="mmio_0_led05">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led05"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led06" SIGIS="undef" SIGNAME="mmio_0_led06">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led06"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led07" SIGIS="undef" SIGNAME="mmio_0_led07">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led07"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led08" SIGIS="undef" SIGNAME="mmio_0_led08">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led08"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led09" SIGIS="undef" SIGNAME="mmio_0_led09">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led09"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led10" SIGIS="undef" SIGNAME="mmio_0_led10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led10"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led11" SIGIS="undef" SIGNAME="mmio_0_led11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led11"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led12" SIGIS="undef" SIGNAME="mmio_0_led12">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led12"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led13" SIGIS="undef" SIGNAME="mmio_0_led13">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led13"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led14" SIGIS="undef" SIGNAME="mmio_0_led14">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led14"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led15" SIGIS="undef" SIGNAME="mmio_0_led15">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led15"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led16" SIGIS="undef" SIGNAME="mmio_0_led16">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led16"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led17" SIGIS="undef" SIGNAME="mmio_0_led17">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led17"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led18" SIGIS="undef" SIGNAME="mmio_0_led18">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led18"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led19" SIGIS="undef" SIGNAME="mmio_0_led19">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="led19"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb0" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb1" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb2" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="rgb3" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rgb3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="rho" SIGIS="undef" SIGNAME="mmio_0_rho">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmio_0" PORT="rho"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="vgaAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_vgaAddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="vgaAddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="50000000" DIR="O" NAME="vgaClk" SIGIS="clk" SIGNAME="clockcontroller_0_vgaClk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clockcontroller_0" PORT="vgaClk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="11" NAME="vga_dout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vgaDout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="mmu_1" PORT="vgaDout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clockcontroller_0" HWVERSION="1.0" INSTANCE="clockcontroller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clockcontroller" VLNV="xilinx.com:module_ref:clockcontroller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_block_clockcontroller_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk100mhzIn" SIGIS="undef" SIGNAME="External_Ports_clk100mhzIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk100mhzIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk100mhzOut" SIGIS="undef" SIGNAME="clockcontroller_0_clk100mhzOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="clk100mhzIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="debugClk" SIGIS="clk" SIGNAME="clockcontroller_0_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugEnableIn" SIGIS="undef" SIGNAME="External_Ports_debugEnableIn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugEnableIn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="debugEnableOut" SIGIS="undef" SIGNAME="clockcontroller_0_debugEnableOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="debugEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugMmuOverrideEnable" SIGIS="undef" SIGNAME="External_Ports_debugOverrideEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugOverrideEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugMockClk" SIGIS="undef" SIGNAME="External_Ports_debugMockClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugMockClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugReset" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_debugReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="faultReset" POLARITY="ACTIVE_LOW" SIGIS="undef" SIGNAME="External_Ports_faultReset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="faultReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="loadClk" SIGIS="clk" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="clk50mhzIn"/>
            <CONNECTION INSTANCE="mmu_1" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="vgaClk" SIGIS="clk" SIGNAME="clockcontroller_0_vgaClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaClk"/>
            <CONNECTION INSTANCE="mmu_1" PORT="vgaClk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmio_0" HWVERSION="1.0" INSTANCE="mmio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmio" VLNV="xilinx.com:module_ref:mmio:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_block_mmio_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_mmioMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="mmioMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn00" SIGIS="undef" SIGNAME="External_Ports_btn00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn01" SIGIS="undef" SIGNAME="External_Ports_btn01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn02" SIGIS="undef" SIGNAME="External_Ports_btn02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn02"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn03" SIGIS="undef" SIGNAME="External_Ports_btn03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn03"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn04" SIGIS="undef" SIGNAME="External_Ports_btn04">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn04"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn05" SIGIS="undef" SIGNAME="External_Ports_btn05">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn05"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn06" SIGIS="undef" SIGNAME="External_Ports_btn06">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn06"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn07" SIGIS="undef" SIGNAME="External_Ports_btn07">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn07"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn08" SIGIS="undef" SIGNAME="External_Ports_btn08">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn08"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn09" SIGIS="undef" SIGNAME="External_Ports_btn09">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn09"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn10" SIGIS="undef" SIGNAME="External_Ports_btn10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn11" SIGIS="undef" SIGNAME="External_Ports_btn11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn12" SIGIS="undef" SIGNAME="External_Ports_btn12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn13" SIGIS="undef" SIGNAME="External_Ports_btn13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn14" SIGIS="undef" SIGNAME="External_Ports_btn14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn15" SIGIS="undef" SIGNAME="External_Ports_btn15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn16" SIGIS="undef" SIGNAME="External_Ports_btn16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn17" SIGIS="undef" SIGNAME="External_Ports_btn17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn18" SIGIS="undef" SIGNAME="External_Ports_btn18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="btn19" SIGIS="undef" SIGNAME="External_Ports_btn19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn19"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="mmu_1_mmioMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="mmioMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk100mhzIn" SIGIS="undef" SIGNAME="clockcontroller_0_clk100mhzOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="clk100mhzOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk50mhzIn" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="din" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_mmioMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="mmioMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="mmioMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led00" SIGIS="undef" SIGNAME="mmio_0_led00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led01" SIGIS="undef" SIGNAME="mmio_0_led01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led02" SIGIS="undef" SIGNAME="mmio_0_led02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led02"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led03" SIGIS="undef" SIGNAME="mmio_0_led03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led03"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led04" SIGIS="undef" SIGNAME="mmio_0_led04">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led04"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led05" SIGIS="undef" SIGNAME="mmio_0_led05">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led05"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led06" SIGIS="undef" SIGNAME="mmio_0_led06">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led06"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led07" SIGIS="undef" SIGNAME="mmio_0_led07">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led07"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led08" SIGIS="undef" SIGNAME="mmio_0_led08">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led08"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led09" SIGIS="undef" SIGNAME="mmio_0_led09">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led09"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led10" SIGIS="undef" SIGNAME="mmio_0_led10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led10"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led11" SIGIS="undef" SIGNAME="mmio_0_led11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led11"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led12" SIGIS="undef" SIGNAME="mmio_0_led12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led12"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led13" SIGIS="undef" SIGNAME="mmio_0_led13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led13"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led14" SIGIS="undef" SIGNAME="mmio_0_led14">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led14"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led15" SIGIS="undef" SIGNAME="mmio_0_led15">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led15"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led16" SIGIS="undef" SIGNAME="mmio_0_led16">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led16"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led17" SIGIS="undef" SIGNAME="mmio_0_led17">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led17"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led18" SIGIS="undef" SIGNAME="mmio_0_led18">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led18"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led19" SIGIS="undef" SIGNAME="mmio_0_led19">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led19"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb0" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb1" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb2" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="rgb3" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_rgb3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rgb3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rho" SIGIS="undef" SIGNAME="mmio_0_rho">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rho"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="mmu_1_mmioMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="mmioMemWe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mmu_1" HWVERSION="1.0" INSTANCE="mmu_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mmu" VLNV="xilinx.com:module_ref:mmu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="main_block_mmu_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="debugAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="debugBank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugBank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugBank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugClk" SIGIS="undef" SIGNAME="External_Ports_external_debugClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="external_debugClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="debugDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_debugDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="debugDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_debugDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debug_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugEnable" SIGIS="undef" SIGNAME="clockcontroller_0_debugEnableOut">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="debugEnableOut"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugOverrideEnable" SIGIS="undef" SIGNAME="External_Ports_debugOverrideEnable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugOverrideEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="debugWe" SIGIS="undef" SIGNAME="External_Ports_debugWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="debugWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gpuAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpuAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpuAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpuClk" SIGIS="undef" SIGNAME="External_Ports_gpuClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpuClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="gpuDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gpuDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpuDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="gpuDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_gpuDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpu_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gpuWe" SIGIS="undef" SIGNAME="External_Ports_gpuWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gpuWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gramAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gramAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="gramBank" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramBank">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gramBank"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="gramDin" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_gramDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gramDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="gramDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_gramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gramOe" SIGIS="undef" SIGNAME="External_Ports_gramOe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gramOe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="gramWe" SIGIS="undef" SIGNAME="External_Ports_gramWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gramWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iramAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_iramAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iramAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="iramDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_iramDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="iram_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="loadClk" SIGIS="undef" SIGNAME="clockcontroller_0_loadClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="loadClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmioMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_mmioMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmioMemClk" SIGIS="undef" SIGNAME="mmu_1_mmioMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="mmioMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_mmioMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="mmioMemDout" RIGHT="0" SIGIS="undef" SIGNAME="mmio_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mmioMemWe" SIGIS="undef" SIGNAME="mmu_1_mmioMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmio_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="vgaAddr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_vgaAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vgaAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="vgaClk" SIGIS="undef" SIGNAME="clockcontroller_0_vgaClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clockcontroller_0" PORT="vgaClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vgaDout" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vgaDout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="vga_dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vramaMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vramaMemClk" SIGIS="undef" SIGNAME="mmu_1_vramaMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vramaMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="vramaMemDout" RIGHT="0" SIGIS="undef" SIGNAME="vram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vramaMemWe" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="vrambMemAddr" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="vrambMemClk" SIGIS="undef" SIGNAME="mmu_1_vrambMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="vrambMemDin" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="vrambMemDout" RIGHT="0" SIGIS="undef" SIGNAME="vram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="vrambMemWe" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="vram" PORT="web"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="8" FULLNAME="/vram" HWVERSION="8.4" INSTANCE="vram" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.4">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_4;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="16"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="22"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_EN_DEEPSLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRA_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_RDADDRB_CHG" VALUE="0"/>
        <PARAMETER NAME="C_EN_SAFETY_CKT" VALUE="0"/>
        <PARAMETER NAME="C_EN_SHUTDOWN_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     19.58121 mW"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="C_READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_URAM" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="65535"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="12"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="12"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="artix7"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Component_Name" VALUE="main_block_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="EN_DEEPSLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="EN_SAFETY_CKT" VALUE="false"/>
        <PARAMETER NAME="EN_SHUTDOWN_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="Enable_A" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="READ_FIRST"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="PRIM_type_to_Implement" VALUE="BRAM"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="RD_ADDR_CHNG_A" VALUE="false"/>
        <PARAMETER NAME="RD_ADDR_CHNG_B" VALUE="false"/>
        <PARAMETER NAME="READ_LATENCY_A" VALUE="1"/>
        <PARAMETER NAME="READ_LATENCY_B" VALUE="1"/>
        <PARAMETER NAME="Read_Width_A" VALUE="12"/>
        <PARAMETER NAME="Read_Width_B" VALUE="12"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="false"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="65535"/>
        <PARAMETER NAME="Write_Width_A" VALUE="12"/>
        <PARAMETER NAME="Write_Width_B" VALUE="12"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vramaMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemAddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vrambMemAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clka" SIGIS="clk" SIGNAME="mmu_1_vramaMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vramaMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="clk" SIGNAME="mmu_1_vrambMemClk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vrambMemClk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vramaMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemDin">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vrambMemDin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="vram_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vramaMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="vram_doutb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vrambMemDout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vramaMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vramaMemWe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="mmu_1_vrambMemWe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mmu_1" PORT="vrambMemWe"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTA" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addra"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clka"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dina"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="douta"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="BRAM_PORTB" TYPE="TARGET" VLNV="xilinx.com:interface:bram:1.0">
          <PARAMETER NAME="MASTER_TYPE" VALUE="OTHER"/>
          <PARAMETER NAME="MEM_ADDRESS_MODE" VALUE="BYTE_ADDRESS"/>
          <PARAMETER NAME="MEM_ECC" VALUE="NONE"/>
          <PARAMETER NAME="MEM_SIZE" VALUE="8192"/>
          <PARAMETER NAME="MEM_WIDTH" VALUE="32"/>
          <PARAMETER NAME="READ_LATENCY" VALUE="1"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="addrb"/>
            <PORTMAP LOGICAL="CLK" PHYSICAL="clkb"/>
            <PORTMAP LOGICAL="DIN" PHYSICAL="dinb"/>
            <PORTMAP LOGICAL="DOUT" PHYSICAL="doutb"/>
            <PORTMAP LOGICAL="WE" PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
