# Simple-VHDL-Compiler
using LEX to implement scanner to scan simple VHDL code, and using YACC to implement parser to parse the VHDL code while doing some semantic checking
