# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab1_SIPO.srcs/sources_1/new/clk_div.vhd"
vhdl xil_defaultlib  "../../../Lab1_SIPO.srcs/sources_1/new/shift_reg_SIPO.vhd"

# Do not sort compile order
nosort
