# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SPI_ADkonv_Lab6.srcs/sources_1/new/ADC_Interface.vhd" \
"../../../../SPI_ADkonv_Lab6.srcs/sources_1/imports/VHDL-hjælpekode/TB_ADC_interface.vhd" \

# Do not sort compile order
nosort
