,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openLANE_flow/designs/clk_divider,clk_divider,10-05_03-36,Flow_completed,0h3m6s,0h2m26s,75826.50894752805,0.026376,3791.3254473764027,5,401.81,100,0,0,0,0,0,0,0,0,0,0,-1,1950,630,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1032064,0.0,1.62,1.58,0.0,0.0,0.0,101,101,30,30,0,0,0,100,4,1,16,5,32,15,12,28,28,29,15,106,300,0,406,20.0,50.0,50,AREA 0,5,5,1,153.6,153.18,0.5,0,sky130_fd_sc_hd,4,3
